{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1661900758312 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1661900758312 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1661900758348 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1661900758348 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1661900758380 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1661900758380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661900759196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661900759197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 19:05:59 2022 " "Processing started: Tue Aug 30 19:05:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661900759197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900759197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Sound -c FPGA_Sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Sound -c FPGA_Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900759197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661900759733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesquare/soundtable01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesquare/soundtable01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SoundTable01-behavior " "Found design unit 1: SoundTable01-behavior" {  } { { "ScaleSquare/SoundTable01.VHD" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/SoundTable01.VHD" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773567 ""} { "Info" "ISGN_ENTITY_NAME" "1 SoundTable01 " "Found entity 1: SoundTable01" {  } { { "ScaleSquare/SoundTable01.VHD" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/SoundTable01.VHD" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesquare/sound_square_scale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesquare/sound_square_scale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Square_Scale-behv " "Found design unit 1: Sound_Square_Scale-behv" {  } { { "ScaleSquare/Sound_Square_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773571 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Square_Scale " "Found entity 1: Sound_Square_Scale" {  } { { "ScaleSquare/Sound_Square_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsawtooth/sound_sawtooth_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsawtooth/sound_sawtooth_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Sawtooth_Middle_C-behv " "Found design unit 1: Sound_Sawtooth_Middle_C-behv" {  } { { "MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773573 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Sawtooth_Middle_C " "Found entity 1: Sound_Sawtooth_Middle_C" {  } { { "MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsine/sound_pwm_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsine/sound_pwm_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_PWM_Middle_C-behv " "Found design unit 1: Sound_PWM_Middle_C-behv" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_PWM_Middle_C " "Found entity 1: Sound_PWM_Middle_C" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsquare/sound_sqwave_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsquare/sound_sqwave_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_SQWave_Middle_C-behv " "Found design unit 1: Sound_SQWave_Middle_C-behv" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773578 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_SQWave_Middle_C " "Found entity 1: Sound_SQWave_Middle_C" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/counterldcnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters/counterldcnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterLdInc-behv " "Found design unit 1: counterLdInc-behv" {  } { { "Counters/CounterLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterLdCnt.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773580 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterLdInc " "Found entity 1: counterLdInc" {  } { { "Counters/CounterLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterLdCnt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773580 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Debounce.vhd " "Can't analyze file -- file Debounce.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1661900773587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_sound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_Sound-struct " "Found design unit 1: FPGA_Sound-struct" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773589 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Sound " "Found entity 1: FPGA_Sound" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsine/middlec_256-samples.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsine/middlec_256-samples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MiddleCSineTable-behavior " "Found design unit 1: MiddleCSineTable-behavior" {  } { { "MiddleCSine/MiddleC_256-Samples.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/MiddleC_256-Samples.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773592 ""} { "Info" "ISGN_ENTITY_NAME" "1 MiddleCSineTable " "Found entity 1: MiddleCSineTable" {  } { { "MiddleCSine/MiddleC_256-Samples.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/MiddleC_256-Samples.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlectriangle/sound_triangle_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlectriangle/sound_triangle_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Triangle_Middle_C-behv " "Found design unit 1: Sound_Triangle_Middle_C-behv" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773594 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Triangle_Middle_C " "Found entity 1: Sound_Triangle_Middle_C" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/counterupdnldcnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters/counterupdnldcnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUpDnLdCnt-behv " "Found design unit 1: CounterUpDnLdCnt-behv" {  } { { "Counters/CounterUpDnLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterUpDnLdCnt.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773596 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUpDnLdCnt " "Found entity 1: CounterUpDnLdCnt" {  } { { "Counters/CounterUpDnLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterUpDnLdCnt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notestepper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notestepper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NoteStepper-struct " "Found design unit 1: NoteStepper-struct" {  } { { "NoteStepper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/NoteStepper.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773598 ""} { "Info" "ISGN_ENTITY_NAME" "1 NoteStepper " "Found entity 1: NoteStepper" {  } { { "NoteStepper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/NoteStepper.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesine/notesinecountertable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesine/notesinecountertable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NoteSineCounterTable-behavior " "Found design unit 1: NoteSineCounterTable-behavior" {  } { { "ScaleSine/NoteSineCounterTable.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/NoteSineCounterTable.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773601 ""} { "Info" "ISGN_ENTITY_NAME" "1 NoteSineCounterTable " "Found entity 1: NoteSineCounterTable" {  } { { "ScaleSine/NoteSineCounterTable.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/NoteSineCounterTable.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesine/sound_sine_scale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesine/sound_sine_scale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Sine_Scale-behv " "Found design unit 1: Sound_Sine_Scale-behv" {  } { { "ScaleSine/Sound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773604 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Sine_Scale " "Found entity 1: Sound_Sine_Scale" {  } { { "ScaleSine/Sound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661900773604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Sound " "Elaborating entity \"FPGA_Sound\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661900773665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_SQWave_Middle_C Sound_SQWave_Middle_C:SQWCounter " "Elaborating entity \"Sound_SQWave_Middle_C\" for hierarchy \"Sound_SQWave_Middle_C:SQWCounter\"" {  } { { "FPGA_Sound.vhd" "SQWCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661900773682 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SQWave Sound_SQWave_Middle_C.vhd(54) " "Inferred latch for \"w_SQWave\" at Sound_SQWave_Middle_C.vhd(54)" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773683 "|FPGA_Sound|Sound_SQWave_Middle_C:SQWCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_SQWave_Middle_C:SQWCounter\|counterLdInc:SquareWaveCounter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_SQWave_Middle_C:SQWCounter\|counterLdInc:SquareWaveCounter\"" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "SquareWaveCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661900773683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_PWM_Middle_C Sound_PWM_Middle_C:SineWCounter " "Elaborating entity \"Sound_PWM_Middle_C\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\"" {  } { { "FPGA_Sound.vhd" "SineWCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661900773686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MiddleCSineTable Sound_PWM_Middle_C:SineWCounter\|MiddleCSineTable:SineWaveROM " "Elaborating entity \"MiddleCSineTable\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\|MiddleCSineTable:SineWaveROM\"" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "SineWaveROM" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661900773688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PreScale_Counter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PreScale_Counter\"" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "PreScale_Counter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661900773690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PWMCounter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PWMCounter\"" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "PWMCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661900773691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Sawtooth_Middle_C Sound_Sawtooth_Middle_C:SawWCounter " "Elaborating entity \"Sound_Sawtooth_Middle_C\" for hierarchy \"Sound_Sawtooth_Middle_C:SawWCounter\"" {  } { { "FPGA_Sound.vhd" "SawWCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661900773692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Triangle_Middle_C Sound_Triangle_Middle_C:TriangleMiddleC " "Elaborating entity \"Sound_Triangle_Middle_C\" for hierarchy \"Sound_Triangle_Middle_C:TriangleMiddleC\"" {  } { { "FPGA_Sound.vhd" "TriangleMiddleC" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661900773694 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_Up Sound_Triangle_Middle_C.vhd(84) " "Inferred latch for \"w_Up\" at Sound_Triangle_Middle_C.vhd(84)" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773695 "|FPGA_Sound|Sound_Triangle_Middle_C:eTriangleWCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterUpDnLdCnt Sound_Triangle_Middle_C:TriangleMiddleC\|CounterUpDnLdCnt:RampCounter " "Elaborating entity \"CounterUpDnLdCnt\" for hierarchy \"Sound_Triangle_Middle_C:TriangleMiddleC\|CounterUpDnLdCnt:RampCounter\"" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "RampCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661900773696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Square_Scale Sound_Square_Scale:SquareScale " "Elaborating entity \"Sound_Square_Scale\" for hierarchy \"Sound_Square_Scale:SquareScale\"" {  } { { "FPGA_Sound.vhd" "SquareScale" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661900773698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoundTable01 Sound_Square_Scale:SquareScale\|SoundTable01:NoteSquareSoundTable " "Elaborating entity \"SoundTable01\" for hierarchy \"Sound_Square_Scale:SquareScale\|SoundTable01:NoteSquareSoundTable\"" {  } { { "ScaleSquare/Sound_Square_Scale.vhd" "NoteSquareSoundTable" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661900773699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Sine_Scale Sound_Sine_Scale:SineScale " "Elaborating entity \"Sound_Sine_Scale\" for hierarchy \"Sound_Sine_Scale:SineScale\"" {  } { { "FPGA_Sound.vhd" "SineScale" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661900773702 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "o_PWMOut Sound_Sine_Scale.vhd(93) " "Can't resolve multiple constant drivers for net \"o_PWMOut\" at Sound_Sine_Scale.vhd(93)" {  } { { "ScaleSine/Sound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd" 93 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773705 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Sound_Sine_Scale.vhd(97) " "Constant driver at Sound_Sine_Scale.vhd(97)" {  } { { "ScaleSine/Sound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd" 97 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773705 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Sound_Sine_Scale:SineScale " "Can't elaborate user hierarchy \"Sound_Sine_Scale:SineScale\"" {  } { { "FPGA_Sound.vhd" "SineScale" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 103 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661900773705 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661900773839 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 30 19:06:13 2022 " "Processing ended: Tue Aug 30 19:06:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661900773839 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661900773839 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661900773839 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900773839 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661900774517 ""}
