vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/actividad6.vhd
source_file = 1, C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/actividad1.vhd
source_file = 1, C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/Waveform.vwf
source_file = 1, C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/actividad2.vhd
source_file = 1, C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/actividad3.vhd
source_file = 1, C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/Waveform1.vwf
source_file = 1, C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/actividad4.vhd
source_file = 1, C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/Waveform2.vwf
source_file = 1, C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/actividad5.vhd
source_file = 1, C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/Waveform3.vwf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/db/actividad1.cbx.xml
design_name = hard_block
design_name = actividad3
instance = comp, \y[0]~output\, y[0]~output, actividad3, 1
instance = comp, \y[1]~output\, y[1]~output, actividad3, 1
instance = comp, \x[1]~input\, x[1]~input, actividad3, 1
instance = comp, \ctrl[0]~input\, ctrl[0]~input, actividad3, 1
instance = comp, \x[0]~input\, x[0]~input, actividad3, 1
instance = comp, \y~0\, y~0, actividad3, 1
instance = comp, \ctrl[1]~input\, ctrl[1]~input, actividad3, 1
instance = comp, \Mux0~0\, Mux0~0, actividad3, 1
