Sri Parameswaran , Jörg Henkel , Haris Lekastas, Multi-parametric improvements for embedded systems using code-placement and address bus coding, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan
Maziar Goudarzi , Tohru Ishihara, Instruction cache leakage reduction by changing register operands and using asymmetric sram cells, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA
Prabhat Jain , Srinivas Devadas , Daniel Engels , Larry Rudolph, Software-assisted cache replacement mechanisms for embedded systems, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Maziar Goudarzi , Tohru Ishihara , Hamid Noori, Software-level instruction-cache leakage reduction using value-dependence of SRAM leakage in nanometer technologies, Transactions on high-performance embedded architectures and compilers III, Springer-Verlag, Berlin, Heidelberg, 2011
Derek Chiou , Prabhat Jain , Larry Rudolph , Srinivas Devadas, Application-specific memory management for embedded systems using software-controlled caches, Proceedings of the 37th Annual Design Automation Conference, p.416-419, June 05-09, 2000, Los Angeles, California, USA
Yun Liang , Lei Ju , Samarjit Chakraborty , Tulika Mitra , Abhik Roychoudhury, Cache-aware optimization of BAN applications, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA
Chanik Park , Junghee Lim , Kiwon Kwon , Jaejin Lee , Sang Lyul Min, Compiler-assisted demand paging for embedded systems with flash memory, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy
Yun Liang , Tulika Mitra, Improved procedure placement for set associative caches, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA
Paul Lokuciejewski , Heiko Falk , Peter Marwedel , Henrik Theiling, WCET-driven, code-size critical procedure cloning, Proceedings of the 11th international workshop on Software & compilers for embedded systems, March 13-14, 2008, Munich, Germany
Nikil Dutt , Alex Nicolau , Hiroyuki Tomiyama , Ashok Halambi, New directions in compiler technology for embedded systems (embedded tutorial), Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.409-414, January 2001, Yokohama, Japan
Lei Ju , Yun Liang , Samarjit Chakraborty , Tulika Mitra , Abhik Roychoudhury, Cache-aware optimization of BAN applications, Design Automation for Embedded Systems, v.13 n.3, p.159-178, September 2009
Dan Knights , Todd Mytkowicz , Peter F. Sweeney , Michael C. Mozer , Amer Diwan, Blind Optimization for Exploiting Hardware Features, Proceedings of the 18th International Conference on Compiler Construction: Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2009, p.251-265, March 22-29, 2009, York, UK
Sri Parameswaran , Jörg Henkel, I-CoPES: fast instruction code placement for embedded systems to improve performance and energy efficiency, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
André DeHon, Very Large Scale Spatial Computing, Proceedings of the Third International Conference on Unconventional Models of Computation, p.27-36, October 15-19, 2002
Rajiv A. Ravindran , Pracheeti D. Nagarkar , Ganesh S. Dasika , Eric D. Marsman , Robert M. Senger , Scott A. Mahlke , Richard B. Brown, Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache, Proceedings of the international symposium on Code generation and optimization, p.179-190, March 20-23, 2005
Sri Parameswaran , Jörg Henkel, Instruction code mapping for performance increase and energy reduction in embedded computer systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.4, p.498-502, April 2005
Reiley Jeyapaul , Aviral Shrivastava, B2P2: bounds based procedure placement for instruction TLB power reduction in embedded systems, Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems, June 28-29, 2010, St. Goar, Germany
Kwangyoon Cho , Kyoung-Soo We , Chang-Gun Lee , Kanghee Kim, Using NAND flash memory for executing large volume real-time programs in automotive embedded systems, Proceedings of the tenth ACM international conference on Embedded software, October 24-29, 2010, Scottsdale, Arizona, USA
Ahmad Zmily , Christos Kozyrakis, A low power front-end for embedded processors using a block-aware instruction set, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
Seungkyun Kim , Kiwon Kwon , Chihun Kim , Choonki Jang , Jaejin Lee , Sang Lyul Min, Demand Paging Techniques for Flash Memory Using Compiler Post-Pass Optimizations, ACM Transactions on Embedded Computing Systems (TECS), v.10 n.4, p.1-29, November 2011
Heiko Falk , Paul Lokuciejewski, A compiler framework for the reduction of worst-case execution times, Real-Time Systems, v.46 n.2, p.251-300, October   2010
P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. Vandercappelle , P. G. Kjeldsberg, Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.149-206, April 2001
