LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY LAB103 IS
PORT ( u,v,w : IN STD_LOGIC;
		 s0,s1 : IN STD_LOGIC;
		 m : OUT STD_LOGIC);
END LAB103;

ARCHITECTURE Behavior OF LAB103 IS
BEGIN
	m <= (NOT (s1) AND ((NOT (s0) AND u) OR (s0 AND v)) OR (s1 AND w)
END Behavior;