{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449716531558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449716531561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 22:02:11 2015 " "Processing started: Wed Dec 09 22:02:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449716531561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449716531561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjectV2 -c ProjectV2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjectV2 -c ProjectV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449716531561 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449716532188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projectv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProjectV2-Simon " "Found design unit 1: ProjectV2-Simon" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449716532622 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProjectV2 " "Found entity 1: ProjectV2" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449716532622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449716532622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random-Behavioral " "Found design unit 1: random-Behavioral" {  } { { "output_files/Random.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/Random.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449716532643 ""} { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "output_files/Random.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/Random.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449716532643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449716532643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-Display " "Found design unit 1: sevenseg-Display" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449716532661 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449716532661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449716532661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjectV2 " "Elaborating entity \"ProjectV2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449716532741 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hard ProjectV2.vhd(138) " "VHDL Process Statement warning at ProjectV2.vhd(138): signal \"hard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449716532745 "|ProjectV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lvl3 ProjectV2.vhd(146) " "VHDL Process Statement warning at ProjectV2.vhd(146): signal \"lvl3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449716532748 "|ProjectV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lvl2 ProjectV2.vhd(154) " "VHDL Process Statement warning at ProjectV2.vhd(154): signal \"lvl2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449716532748 "|ProjectV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ProjectV2.vhd(171) " "VHDL Process Statement warning at ProjectV2.vhd(171): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449716532748 "|ProjectV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q ProjectV2.vhd(124) " "VHDL Process Statement warning at ProjectV2.vhd(124): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449716532768 "|ProjectV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dif_0 ProjectV2.vhd(124) " "VHDL Process Statement warning at ProjectV2.vhd(124): inferring latch(es) for signal or variable \"dif_0\", which holds its previous value in one or more paths through the process" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449716532768 "|ProjectV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dif_1 ProjectV2.vhd(124) " "VHDL Process Statement warning at ProjectV2.vhd(124): inferring latch(es) for signal or variable \"dif_1\", which holds its previous value in one or more paths through the process" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449716532768 "|ProjectV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dif_2 ProjectV2.vhd(124) " "VHDL Process Statement warning at ProjectV2.vhd(124): inferring latch(es) for signal or variable \"dif_2\", which holds its previous value in one or more paths through the process" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449716532768 "|ProjectV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dif_3 ProjectV2.vhd(124) " "VHDL Process Statement warning at ProjectV2.vhd(124): inferring latch(es) for signal or variable \"dif_3\", which holds its previous value in one or more paths through the process" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449716532771 "|ProjectV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clkTime ProjectV2.vhd(124) " "VHDL Process Statement warning at ProjectV2.vhd(124): inferring latch(es) for signal or variable \"clkTime\", which holds its previous value in one or more paths through the process" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449716532771 "|ProjectV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rnd ProjectV2.vhd(258) " "VHDL Process Statement warning at ProjectV2.vhd(258): inferring latch(es) for signal or variable \"rnd\", which holds its previous value in one or more paths through the process" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449716532775 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rnd\[0\] ProjectV2.vhd(260) " "Inferred latch for \"rnd\[0\]\" at ProjectV2.vhd(260)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532808 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rnd\[1\] ProjectV2.vhd(260) " "Inferred latch for \"rnd\[1\]\" at ProjectV2.vhd(260)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532808 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rnd\[2\] ProjectV2.vhd(260) " "Inferred latch for \"rnd\[2\]\" at ProjectV2.vhd(260)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532808 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rnd\[3\] ProjectV2.vhd(260) " "Inferred latch for \"rnd\[3\]\" at ProjectV2.vhd(260)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532808 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_3\[0\] ProjectV2.vhd(124) " "Inferred latch for \"dif_3\[0\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532809 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_3\[1\] ProjectV2.vhd(124) " "Inferred latch for \"dif_3\[1\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532809 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_3\[2\] ProjectV2.vhd(124) " "Inferred latch for \"dif_3\[2\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532809 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_3\[3\] ProjectV2.vhd(124) " "Inferred latch for \"dif_3\[3\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532810 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_3\[4\] ProjectV2.vhd(124) " "Inferred latch for \"dif_3\[4\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532810 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_3\[5\] ProjectV2.vhd(124) " "Inferred latch for \"dif_3\[5\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532810 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_3\[6\] ProjectV2.vhd(124) " "Inferred latch for \"dif_3\[6\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532810 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_2\[0\] ProjectV2.vhd(124) " "Inferred latch for \"dif_2\[0\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532810 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_2\[1\] ProjectV2.vhd(124) " "Inferred latch for \"dif_2\[1\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532811 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_2\[2\] ProjectV2.vhd(124) " "Inferred latch for \"dif_2\[2\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532811 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_2\[3\] ProjectV2.vhd(124) " "Inferred latch for \"dif_2\[3\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532811 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_2\[4\] ProjectV2.vhd(124) " "Inferred latch for \"dif_2\[4\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532811 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_2\[5\] ProjectV2.vhd(124) " "Inferred latch for \"dif_2\[5\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532811 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_2\[6\] ProjectV2.vhd(124) " "Inferred latch for \"dif_2\[6\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532811 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_1\[0\] ProjectV2.vhd(124) " "Inferred latch for \"dif_1\[0\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532811 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_1\[1\] ProjectV2.vhd(124) " "Inferred latch for \"dif_1\[1\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532811 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_1\[2\] ProjectV2.vhd(124) " "Inferred latch for \"dif_1\[2\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532812 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_1\[3\] ProjectV2.vhd(124) " "Inferred latch for \"dif_1\[3\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532812 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_1\[4\] ProjectV2.vhd(124) " "Inferred latch for \"dif_1\[4\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532812 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_1\[5\] ProjectV2.vhd(124) " "Inferred latch for \"dif_1\[5\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532812 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_1\[6\] ProjectV2.vhd(124) " "Inferred latch for \"dif_1\[6\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532812 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_0\[0\] ProjectV2.vhd(124) " "Inferred latch for \"dif_0\[0\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532812 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_0\[1\] ProjectV2.vhd(124) " "Inferred latch for \"dif_0\[1\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532812 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_0\[2\] ProjectV2.vhd(124) " "Inferred latch for \"dif_0\[2\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532812 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_0\[3\] ProjectV2.vhd(124) " "Inferred latch for \"dif_0\[3\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532812 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_0\[4\] ProjectV2.vhd(124) " "Inferred latch for \"dif_0\[4\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532812 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_0\[5\] ProjectV2.vhd(124) " "Inferred latch for \"dif_0\[5\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532812 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_0\[6\] ProjectV2.vhd(124) " "Inferred latch for \"dif_0\[6\]\" at ProjectV2.vhd(124)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532812 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[0\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[0\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532851 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[1\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[1\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532853 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[2\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[2\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532853 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[3\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[3\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532853 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[4\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[4\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532853 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[5\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[5\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532853 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[6\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[6\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532853 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[7\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[7\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532853 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[8\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[8\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532853 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[9\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[9\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532853 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[10\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[10\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532853 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[11\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[11\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532853 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[12\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[12\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532853 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[13\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[13\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532853 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[14\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[14\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532855 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[15\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[15\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532855 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[16\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[16\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532855 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[17\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[17\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532855 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[18\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[18\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532855 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[19\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[19\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532855 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[20\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[20\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532855 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[21\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[21\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532855 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[22\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[22\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532855 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[23\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[23\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532855 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[24\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[24\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532855 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[25\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[25\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532855 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[26\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[26\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532857 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[27\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[27\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532857 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[28\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[28\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532857 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[29\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[29\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532857 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[30\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[30\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532857 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkTime\[31\] ProjectV2.vhd(126) " "Inferred latch for \"clkTime\[31\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532857 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] ProjectV2.vhd(126) " "Inferred latch for \"q\[0\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532858 "|ProjectV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] ProjectV2.vhd(126) " "Inferred latch for \"q\[1\]\" at ProjectV2.vhd(126)" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449716532858 "|ProjectV2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:uut " "Elaborating entity \"random\" for hierarchy \"random:uut\"" {  } { { "ProjectV2.vhd" "uut" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716533143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:high0 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:high0\"" {  } { { "ProjectV2.vhd" "high0" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716533149 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sev sevenseg.vhd(16) " "VHDL Process Statement warning at sevenseg.vhd(16): signal \"sev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449716533156 "|ProjectV2|sevenseg:high0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sev sevenseg.vhd(17) " "VHDL Process Statement warning at sevenseg.vhd(17): signal \"sev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449716533156 "|ProjectV2|sevenseg:high0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sev sevenseg.vhd(18) " "VHDL Process Statement warning at sevenseg.vhd(18): signal \"sev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449716533157 "|ProjectV2|sevenseg:high0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sev sevenseg.vhd(19) " "VHDL Process Statement warning at sevenseg.vhd(19): signal \"sev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449716533157 "|ProjectV2|sevenseg:high0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sev sevenseg.vhd(20) " "VHDL Process Statement warning at sevenseg.vhd(20): signal \"sev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449716533157 "|ProjectV2|sevenseg:high0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sev sevenseg.vhd(21) " "VHDL Process Statement warning at sevenseg.vhd(21): signal \"sev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449716533157 "|ProjectV2|sevenseg:high0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sev sevenseg.vhd(22) " "VHDL Process Statement warning at sevenseg.vhd(22): signal \"sev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sevenseg.vhd" "" { Text "M:/ECE 287/ProjectV2/output_files/sevenseg.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449716533157 "|ProjectV2|sevenseg:high0"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_0\[6\]\$latch dif_0\[2\]\$latch " "Duplicate LATCH primitive \"dif_0\[6\]\$latch\" merged with LATCH primitive \"dif_0\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_1\[6\]\$latch dif_0\[2\]\$latch " "Duplicate LATCH primitive \"dif_1\[6\]\$latch\" merged with LATCH primitive \"dif_0\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_1\[5\]\$latch dif_0\[2\]\$latch " "Duplicate LATCH primitive \"dif_1\[5\]\$latch\" merged with LATCH primitive \"dif_0\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_1\[1\]\$latch dif_0\[2\]\$latch " "Duplicate LATCH primitive \"dif_1\[1\]\$latch\" merged with LATCH primitive \"dif_0\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_1\[0\]\$latch dif_0\[2\]\$latch " "Duplicate LATCH primitive \"dif_1\[0\]\$latch\" merged with LATCH primitive \"dif_0\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_2\[6\]\$latch dif_0\[2\]\$latch " "Duplicate LATCH primitive \"dif_2\[6\]\$latch\" merged with LATCH primitive \"dif_0\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_1\[3\]\$latch dif_0\[3\]\$latch " "Duplicate LATCH primitive \"dif_1\[3\]\$latch\" merged with LATCH primitive \"dif_0\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_2\[5\]\$latch dif_0\[3\]\$latch " "Duplicate LATCH primitive \"dif_2\[5\]\$latch\" merged with LATCH primitive \"dif_0\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_2\[3\]\$latch dif_0\[3\]\$latch " "Duplicate LATCH primitive \"dif_2\[3\]\$latch\" merged with LATCH primitive \"dif_0\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[11\] dif_0\[3\]\$latch " "Duplicate LATCH primitive \"clkTime\[11\]\" merged with LATCH primitive \"dif_0\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[16\] dif_0\[3\]\$latch " "Duplicate LATCH primitive \"clkTime\[16\]\" merged with LATCH primitive \"dif_0\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[14\] dif_3\[0\]\$latch " "Duplicate LATCH primitive \"clkTime\[14\]\" merged with LATCH primitive \"dif_3\[0\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[5\] dif_3\[2\]\$latch " "Duplicate LATCH primitive \"clkTime\[5\]\" merged with LATCH primitive \"dif_3\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[10\] dif_3\[2\]\$latch " "Duplicate LATCH primitive \"clkTime\[10\]\" merged with LATCH primitive \"dif_3\[2\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_3\[6\]\$latch dif_3\[3\]\$latch " "Duplicate LATCH primitive \"dif_3\[6\]\$latch\" merged with LATCH primitive \"dif_3\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[7\] dif_3\[3\]\$latch " "Duplicate LATCH primitive \"clkTime\[7\]\" merged with LATCH primitive \"dif_3\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[17\] dif_3\[3\]\$latch " "Duplicate LATCH primitive \"clkTime\[17\]\" merged with LATCH primitive \"dif_3\[3\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[15\] dif_3\[4\]\$latch " "Duplicate LATCH primitive \"clkTime\[15\]\" merged with LATCH primitive \"dif_3\[4\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[23\] dif_3\[4\]\$latch " "Duplicate LATCH primitive \"clkTime\[23\]\" merged with LATCH primitive \"dif_3\[4\]\$latch\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[6\] clkTime\[18\] " "Duplicate LATCH primitive \"clkTime\[6\]\" merged with LATCH primitive \"clkTime\[18\]\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[0\] clkTime\[4\] " "Duplicate LATCH primitive \"clkTime\[0\]\" merged with LATCH primitive \"clkTime\[4\]\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "clkTime\[2\] clkTime\[4\] " "Duplicate LATCH primitive \"clkTime\[2\]\" merged with LATCH primitive \"clkTime\[4\]\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449716536171 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1449716536171 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449716536184 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449716536185 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_0\[0\] high_0\[0\]~_emulated high_0\[0\]~1 " "Register \"high_0\[0\]\" is converted into an equivalent circuit using register \"high_0\[0\]~_emulated\" and latch \"high_0\[0\]~1\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449716536187 "|ProjectV2|high_0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_0\[2\] high_0\[2\]~_emulated high_0\[2\]~5 " "Register \"high_0\[2\]\" is converted into an equivalent circuit using register \"high_0\[2\]~_emulated\" and latch \"high_0\[2\]~5\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449716536187 "|ProjectV2|high_0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_0\[3\] high_0\[3\]~_emulated high_0\[3\]~9 " "Register \"high_0\[3\]\" is converted into an equivalent circuit using register \"high_0\[3\]~_emulated\" and latch \"high_0\[3\]~9\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449716536187 "|ProjectV2|high_0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_0\[1\] high_0\[1\]~_emulated high_0\[1\]~13 " "Register \"high_0\[1\]\" is converted into an equivalent circuit using register \"high_0\[1\]~_emulated\" and latch \"high_0\[1\]~13\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449716536187 "|ProjectV2|high_0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_1\[0\] high_1\[0\]~_emulated high_1\[0\]~1 " "Register \"high_1\[0\]\" is converted into an equivalent circuit using register \"high_1\[0\]~_emulated\" and latch \"high_1\[0\]~1\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449716536187 "|ProjectV2|high_1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_1\[2\] high_1\[2\]~_emulated high_1\[2\]~5 " "Register \"high_1\[2\]\" is converted into an equivalent circuit using register \"high_1\[2\]~_emulated\" and latch \"high_1\[2\]~5\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449716536187 "|ProjectV2|high_1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_1\[3\] high_1\[3\]~_emulated high_1\[3\]~9 " "Register \"high_1\[3\]\" is converted into an equivalent circuit using register \"high_1\[3\]~_emulated\" and latch \"high_1\[3\]~9\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449716536187 "|ProjectV2|high_1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "high_1\[1\] high_1\[1\]~_emulated high_1\[1\]~13 " "Register \"high_1\[1\]\" is converted into an equivalent circuit using register \"high_1\[1\]~_emulated\" and latch \"high_1\[1\]~13\"" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449716536187 "|ProjectV2|high_1[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1449716536187 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dif_0\[0\] VCC " "Pin \"dif_0\[0\]\" is stuck at VCC" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449716537174 "|ProjectV2|dif_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_0\[1\] VCC " "Pin \"dif_0\[1\]\" is stuck at VCC" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449716537174 "|ProjectV2|dif_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_0\[4\] GND " "Pin \"dif_0\[4\]\" is stuck at GND" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449716537174 "|ProjectV2|dif_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_0\[5\] GND " "Pin \"dif_0\[5\]\" is stuck at GND" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449716537174 "|ProjectV2|dif_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_1\[2\] GND " "Pin \"dif_1\[2\]\" is stuck at GND" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449716537174 "|ProjectV2|dif_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_1\[4\] GND " "Pin \"dif_1\[4\]\" is stuck at GND" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449716537174 "|ProjectV2|dif_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_2\[0\] VCC " "Pin \"dif_2\[0\]\" is stuck at VCC" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449716537174 "|ProjectV2|dif_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_2\[1\] VCC " "Pin \"dif_2\[1\]\" is stuck at VCC" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449716537174 "|ProjectV2|dif_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_2\[2\] VCC " "Pin \"dif_2\[2\]\" is stuck at VCC" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449716537174 "|ProjectV2|dif_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_2\[4\] GND " "Pin \"dif_2\[4\]\" is stuck at GND" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449716537174 "|ProjectV2|dif_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_3\[1\] GND " "Pin \"dif_3\[1\]\" is stuck at GND" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449716537174 "|ProjectV2|dif_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_3\[5\] VCC " "Pin \"dif_3\[5\]\" is stuck at VCC" {  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449716537174 "|ProjectV2|dif_3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449716537174 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449716537338 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449716541552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449716541552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2941 " "Implemented 2941 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449716542201 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449716542201 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2871 " "Implemented 2871 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449716542201 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449716542201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449716542401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 22:02:22 2015 " "Processing ended: Wed Dec 09 22:02:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449716542401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449716542401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449716542401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449716542401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449716545279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449716545282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 22:02:24 2015 " "Processing started: Wed Dec 09 22:02:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449716545282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449716545282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjectV2 -c ProjectV2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjectV2 -c ProjectV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449716545283 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449716545340 ""}
{ "Info" "0" "" "Project  = ProjectV2" {  } {  } 0 0 "Project  = ProjectV2" 0 0 "Fitter" 0 0 1449716545340 ""}
{ "Info" "0" "" "Revision = ProjectV2" {  } {  } 0 0 "Revision = ProjectV2" 0 0 "Fitter" 0 0 1449716545340 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449716545617 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProjectV2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ProjectV2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449716545649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449716545693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449716545693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449716545693 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449716546307 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449716546316 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449716546390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449716546390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449716546390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449716546390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449716546390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449716546390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449716546390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449716546390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449716546390 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449716546390 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/ProjectV2/" { { 0 { 0 ""} 0 4458 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449716546398 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/ProjectV2/" { { 0 { 0 ""} 0 4460 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449716546398 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/ProjectV2/" { { 0 { 0 ""} 0 4462 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449716546398 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/ProjectV2/" { { 0 { 0 ""} 0 4464 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449716546398 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/ProjectV2/" { { 0 { 0 ""} 0 4466 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449716546398 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449716546398 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1449716546402 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1449716547758 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjectV2.sdc " "Synopsys Design Constraints File file not found: 'ProjectV2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449716547762 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449716547764 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1449716547786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1449716547787 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449716547788 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449716547907 ""}  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 10 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/ProjectV2/" { { 0 { 0 ""} 0 4449 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449716547907 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkr  " "Automatically promoted node clkr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449716547908 ""}  } { { "ProjectV2.vhd" "" { Text "M:/ECE 287/ProjectV2/ProjectV2.vhd" 39 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/ProjectV2/" { { 0 { 0 ""} 0 1309 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449716547908 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449716548955 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449716548958 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449716548959 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449716548962 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449716548968 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449716548973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449716548973 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449716548976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449716548978 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449716548981 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449716548981 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449716549058 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1449716549133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449716554150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449716555481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449716555530 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449716565146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449716565146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449716566304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "M:/ECE 287/ProjectV2/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 11 { 0 ""} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449716571804 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449716571804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449716580266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449716580267 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449716580267 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.72 " "Total time spent on timing analysis during the Fitter is 2.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449716580332 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449716580571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449716581267 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449716581492 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449716582159 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449716583201 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/ECE 287/ProjectV2/output_files/ProjectV2.fit.smsg " "Generated suppressed messages file M:/ECE 287/ProjectV2/output_files/ProjectV2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449716584132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449716587212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 22:03:07 2015 " "Processing ended: Wed Dec 09 22:03:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449716587212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449716587212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449716587212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449716587212 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449716593556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449716593559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 22:03:13 2015 " "Processing started: Wed Dec 09 22:03:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449716593559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449716593559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjectV2 -c ProjectV2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjectV2 -c ProjectV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449716593559 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449716596559 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449716596705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449716600037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 22:03:20 2015 " "Processing ended: Wed Dec 09 22:03:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449716600037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449716600037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449716600037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449716600037 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449716601046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449716602366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449716602369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 22:03:22 2015 " "Processing started: Wed Dec 09 22:03:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449716602369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449716602369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjectV2 -c ProjectV2 " "Command: quartus_sta ProjectV2 -c ProjectV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449716602370 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449716602429 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449716602742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449716602743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449716602795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449716602795 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1449716603410 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjectV2.sdc " "Synopsys Design Constraints File file not found: 'ProjectV2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449716603913 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449716603914 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449716603918 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Reset Reset " "create_clock -period 1.000 -name Reset Reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449716603918 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkr clkr " "create_clock -period 1.000 -name clkr clkr" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449716603918 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449716603918 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1449716604410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449716604413 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449716604415 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1449716604548 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449716604867 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449716604867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.251 " "Worst-case setup slack is -10.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716604929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716604929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.251           -6897.454 Clock  " "  -10.251           -6897.454 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716604929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.421             -16.775 Reset  " "   -2.421             -16.775 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716604929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.152 clkr  " "   -0.084              -0.152 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716604929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716604929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 Clock  " "    0.382               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 clkr  " "    0.423               0.000 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 Reset  " "    0.687               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716605004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.122 " "Worst-case recovery slack is -1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.122             -93.760 Clock  " "   -1.122             -93.760 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716605068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.750 " "Worst-case removal slack is 0.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.750               0.000 Clock  " "    0.750               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716605133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1533.435 Clock  " "   -3.000           -1533.435 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Reset  " "   -3.000              -3.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 clkr  " "   -1.285              -3.855 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716605203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716605203 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1449716606405 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1449716606450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1449716607255 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449716607696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449716607804 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449716607804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.273 " "Worst-case setup slack is -9.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716607877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716607877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.273           -6240.397 Clock  " "   -9.273           -6240.397 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716607877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976             -13.738 Reset  " "   -1.976             -13.738 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716607877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 clkr  " "    0.013               0.000 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716607877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716607877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716607957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716607957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 Clock  " "    0.335               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716607957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clkr  " "    0.381               0.000 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716607957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 Reset  " "    0.517               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716607957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716607957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.949 " "Worst-case recovery slack is -0.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716608030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716608030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949             -79.028 Clock  " "   -0.949             -79.028 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716608030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716608030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.789 " "Worst-case removal slack is 0.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716608100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716608100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.789               0.000 Clock  " "    0.789               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716608100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716608100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716608168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716608168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1533.435 Clock  " "   -3.000           -1533.435 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716608168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Reset  " "   -3.000              -3.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716608168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 clkr  " "   -1.285              -3.855 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716608168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716608168 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1449716609365 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449716609950 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449716609964 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449716609964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.633 " "Worst-case setup slack is -4.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.633           -2883.520 Clock  " "   -4.633           -2883.520 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.816              -5.264 Reset  " "   -0.816              -5.264 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 clkr  " "    0.481               0.000 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716610031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 Clock  " "    0.172               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clkr  " "    0.193               0.000 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 Reset  " "    0.429               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716610141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.719 " "Worst-case recovery slack is -0.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.719             -60.711 Clock  " "   -0.719             -60.711 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716610237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.223 " "Worst-case removal slack is 0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 Clock  " "    0.223               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716610315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1288.228 Clock  " "   -3.000           -1288.228 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.263 Reset  " "   -3.000              -4.263 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 clkr  " "   -1.000              -3.000 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449716610390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449716610390 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449716613342 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449716613344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449716614486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 22:03:34 2015 " "Processing ended: Wed Dec 09 22:03:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449716614486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449716614486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449716614486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449716614486 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449716622749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449716622751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 22:03:42 2015 " "Processing started: Wed Dec 09 22:03:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449716622751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449716622751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ProjectV2 -c ProjectV2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ProjectV2 -c ProjectV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449716622751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProjectV2_7_1200mv_85c_slow.vho M:/ECE 287/ProjectV2/simulation/modelsim/ simulation " "Generated file ProjectV2_7_1200mv_85c_slow.vho in folder \"M:/ECE 287/ProjectV2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449716625185 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProjectV2_7_1200mv_0c_slow.vho M:/ECE 287/ProjectV2/simulation/modelsim/ simulation " "Generated file ProjectV2_7_1200mv_0c_slow.vho in folder \"M:/ECE 287/ProjectV2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449716626598 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProjectV2_min_1200mv_0c_fast.vho M:/ECE 287/ProjectV2/simulation/modelsim/ simulation " "Generated file ProjectV2_min_1200mv_0c_fast.vho in folder \"M:/ECE 287/ProjectV2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449716628366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProjectV2.vho M:/ECE 287/ProjectV2/simulation/modelsim/ simulation " "Generated file ProjectV2.vho in folder \"M:/ECE 287/ProjectV2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449716629848 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProjectV2_7_1200mv_85c_vhd_slow.sdo M:/ECE 287/ProjectV2/simulation/modelsim/ simulation " "Generated file ProjectV2_7_1200mv_85c_vhd_slow.sdo in folder \"M:/ECE 287/ProjectV2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449716631216 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProjectV2_7_1200mv_0c_vhd_slow.sdo M:/ECE 287/ProjectV2/simulation/modelsim/ simulation " "Generated file ProjectV2_7_1200mv_0c_vhd_slow.sdo in folder \"M:/ECE 287/ProjectV2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449716632820 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProjectV2_min_1200mv_0c_vhd_fast.sdo M:/ECE 287/ProjectV2/simulation/modelsim/ simulation " "Generated file ProjectV2_min_1200mv_0c_vhd_fast.sdo in folder \"M:/ECE 287/ProjectV2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449716634043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProjectV2_vhd.sdo M:/ECE 287/ProjectV2/simulation/modelsim/ simulation " "Generated file ProjectV2_vhd.sdo in folder \"M:/ECE 287/ProjectV2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449716635296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449716635613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 22:03:55 2015 " "Processing ended: Wed Dec 09 22:03:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449716635613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449716635613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449716635613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449716635613 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus II Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449716636763 ""}
