

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Thu May  9 19:06:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  0.640 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|       2|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|       6|    -|
|Register         |        -|     -|        3|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|        3|       8|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done                    |   2|          2|    1|          2|
    |colorFormat_val11_c_blk_n  |   2|          2|    1|          2|
    |real_start                 |   2|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |   6|          6|    3|          6|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|start_full_n                        |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|start_out                           |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|start_write                         |  out|    1|  ap_ctrl_hs|           entry_proc|  return value|
|colorFormat_val11                   |   in|    2|     ap_none|    colorFormat_val11|        scalar|
|colorFormat_val11_c_din             |  out|    2|     ap_fifo|  colorFormat_val11_c|       pointer|
|colorFormat_val11_c_num_data_valid  |   in|    3|     ap_fifo|  colorFormat_val11_c|       pointer|
|colorFormat_val11_c_fifo_cap        |   in|    3|     ap_fifo|  colorFormat_val11_c|       pointer|
|colorFormat_val11_c_full_n          |   in|    1|     ap_fifo|  colorFormat_val11_c|       pointer|
|colorFormat_val11_c_write           |  out|    1|     ap_fifo|  colorFormat_val11_c|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.64>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %colorFormat_val11_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colorFormat_val11_read = muxlogic"   --->   Operation 3 'muxlogic' 'muxLogicCE_to_colorFormat_val11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%colorFormat_val11_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %colorFormat_val11"   --->   Operation 4 'read' 'colorFormat_val11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i2 %colorFormat_val11_read"   --->   Operation 5 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.64ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i2P0A, i2 %colorFormat_val11_c, i2 %colorFormat_val11_read"   --->   Operation 6 'write' 'write_ln0' <Predicate = true> <Delay = 0.64> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 4> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 7 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ colorFormat_val11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ colorFormat_val11_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                    (specinterface) [ 00]
muxLogicCE_to_colorFormat_val11_read (muxlogic     ) [ 00]
colorFormat_val11_read               (read         ) [ 00]
muxLogicData_to_write_ln0            (muxlogic     ) [ 00]
write_ln0                            (write        ) [ 00]
ret_ln0                              (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="colorFormat_val11">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val11"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="colorFormat_val11_c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val11_c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="colorFormat_val11_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="2" slack="0"/>
<pin id="26" dir="0" index="1" bw="2" slack="0"/>
<pin id="27" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormat_val11_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="write_ln0_write_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="2" slack="0"/>
<pin id="33" dir="0" index="2" bw="2" slack="0"/>
<pin id="34" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="muxLogicCE_to_colorFormat_val11_read_fu_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_colorFormat_val11_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="muxLogicData_to_write_ln0_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="2" slack="0"/>
<pin id="42" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="20" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="22" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="24" pin="2"/><net_sink comp="30" pin=2"/></net>

<net id="43"><net_src comp="24" pin="2"/><net_sink comp="40" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: colorFormat_val11_c | {1 }
 - Input state : 
	Port: entry_proc : colorFormat_val11 | {1 }
	Port: entry_proc : colorFormat_val11_c | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|
| Operation|               Functional Unit              |
|----------|--------------------------------------------|
|   read   |      colorFormat_val11_read_read_fu_24     |
|----------|--------------------------------------------|
|   write  |            write_ln0_write_fu_30           |
|----------|--------------------------------------------|
| muxlogic | muxLogicCE_to_colorFormat_val11_read_fu_38 |
|          |       muxLogicData_to_write_ln0_fu_40      |
|----------|--------------------------------------------|
|   Total  |                                            |
|----------|--------------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
