# Reading pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap PolarFire C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/precompiled/vlog/PolarFire 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:27 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Synchronizer
# -- Compiling architecture arch of Synchronizer
# End time: 22:39:27 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:27 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/CtrlBus_HandShake.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CtrlBus_HandShake
# -- Compiling architecture rtl of CtrlBus_HandShake
# End time: 22:39:27 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:27 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleCompose.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SampleCompose
# -- Compiling architecture rtl of SampleCompose
# End time: 22:39:27 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:27 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleTxDeCompose.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SampleTxDeCompose
# -- Compiling architecture rtl of SampleTxDeCompose
# End time: 22:39:27 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:27 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Test_Generator_for_Lanes
# -- Compiling architecture rtl of Test_Generator_for_Lanes
# End time: 22:39:27 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:27 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_corefifo_sync_scntr
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_corefifo_sync_scntr
# End time: 22:39:27 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:28 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_corefifo_sync
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_corefifo_sync
# End time: 22:39:28 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:28 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync
# End time: 22:39:28 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:28 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv
# End time: 22:39:28 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:28 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_corefifo_async
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_corefifo_async
# End time: 22:39:28 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:28 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft
# End time: 22:39:28 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:28 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_LSRAM_top
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_LSRAM_top
# End time: 22:39:28 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:28 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_ram_wrapper
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_ram_wrapper
# End time: 22:39:28 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:28 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_COREFIFO
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_COREFIFO
# End time: 22:39:28 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:28 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v 
# -- Compiling module COREFIFO_C12
# 
# Top level modules:
# 	COREFIFO_C12
# End time: 22:39:28 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:28 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_corefifo_sync_scntr
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_corefifo_sync_scntr
# End time: 22:39:29 on May 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:29 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_corefifo_sync
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_corefifo_sync
# End time: 22:39:29 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:29 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync
# End time: 22:39:29 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:29 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv
# End time: 22:39:29 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:29 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_corefifo_async
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_corefifo_async
# End time: 22:39:29 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:29 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft
# End time: 22:39:29 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:29 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_LSRAM_top
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_LSRAM_top
# End time: 22:39:29 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:29 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_ram_wrapper
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_ram_wrapper
# End time: 22:39:29 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:29 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_COREFIFO
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_COREFIFO
# End time: 22:39:29 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:29 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v 
# -- Compiling module COREFIFO_C13
# 
# Top level modules:
# 	COREFIFO_C13
# End time: 22:39:29 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:30 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v 
# -- Compiling module PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL
# 
# Top level modules:
# 	PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL
# End time: 22:39:30 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:30 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1.v 
# -- Compiling module PF_TX_PLL_C1
# 
# Top level modules:
# 	PF_TX_PLL_C1
# End time: 22:39:30 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:30 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELCKMGT/2.0.100/rtl/vlog/core/CORELCKMGT.v 
# -- Compiling module CORELCKMGT
# 
# Top level modules:
# 	CORELCKMGT
# End time: 22:39:30 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:30 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDgrycnt.v 
# -- Compiling module CORERFDgrycnt
# 
# Top level modules:
# 	CORERFDgrycnt
# End time: 22:39:30 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:30 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDbincnt.v 
# -- Compiling module CORERFDbincnt
# 
# Top level modules:
# 	CORERFDbincnt
# End time: 22:39:30 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:30 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsmplcnt.v 
# -- Compiling module CORERFDsmplcnt
# 
# Top level modules:
# 	CORERFDsmplcnt
# End time: 22:39:30 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:30 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDfrqerrarb.v 
# -- Compiling module CORERFDfrqerrarb
# 
# Top level modules:
# 	CORERFDfrqerrarb
# End time: 22:39:30 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:30 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDplsgen.v 
# -- Compiling module CORERFDplsgen
# 
# Top level modules:
# 	CORERFDplsgen
# End time: 22:39:30 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:30 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDshcnt.v 
# -- Compiling module CORERFDshcnt
# 
# Top level modules:
# 	CORERFDshcnt
# End time: 22:39:30 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:30 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsyncen.v 
# -- Compiling module CORERFDsyncen
# 
# Top level modules:
# 	CORERFDsyncen
# End time: 22:39:30 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:31 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsync.v 
# -- Compiling module CORERFDsync
# 
# Top level modules:
# 	CORERFDsync
# End time: 22:39:31 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:31 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsicr.v 
# -- Compiling module CORERFDsicr
# 
# Top level modules:
# 	CORERFDsicr
# End time: 22:39:31 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:31 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFD.v 
# -- Compiling module CORERFD
# 
# Top level modules:
# 	CORERFD
# End time: 22:39:31 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:31 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_XCVR_APBLINK_V/1.1.104/hdl/PF_XCVR_APBLINK_V.v 
# -- Compiling module PF_XCVR_APBLINK_V
# 
# Top level modules:
# 	PF_XCVR_APBLINK_V
# End time: 22:39:31 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:31 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode0.v 
# -- Compiling module CORELANEMSTRmode0
# 
# Top level modules:
# 	CORELANEMSTRmode0
# End time: 22:39:31 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:31 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode1.v 
# -- Compiling module CORELANEMSTRmode1
# 
# Top level modules:
# 	CORELANEMSTRmode1
# End time: 22:39:31 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:31 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode2.v 
# -- Compiling module CORELANEMSTRmode2
# 
# Top level modules:
# 	CORELANEMSTRmode2
# End time: 22:39:31 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:31 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTR.v 
# -- Compiling module CORELANEMSTR
# 
# Top level modules:
# 	CORELANEMSTR
# End time: 22:39:31 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:31 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/I_XCVR/PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_sim.v 
# -- Compiling module PF_XCVR_ERM_C8_I_XCVR_PF_XCVR
# 
# Top level modules:
# 	PF_XCVR_ERM_C8_I_XCVR_PF_XCVR
# End time: 22:39:31 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:31 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/PF_XCVR_ERM_C8.v 
# -- Compiling module PF_XCVR_ERM_C8
# 
# Top level modules:
# 	PF_XCVR_ERM_C8
# End time: 22:39:32 on May 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:32 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LaneStatus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Transceiver_LaneStatus
# -- Compiling architecture rtl of Transceiver_LaneStatus
# End time: 22:39:32 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:32 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AlignmentLane_Fifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AlignmentLane_Fifo
# -- Compiling architecture rtl of AlignmentLane_Fifo
# End time: 22:39:32 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:32 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RxLaneControl
# -- Compiling architecture rtl of RxLaneControl
# End time: 22:39:32 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:32 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TxLaneControl
# -- Compiling architecture rtl of TxLaneControl
# End time: 22:39:32 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:32 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transciever_OneLane/Transciever_OneLane.v 
# -- Compiling module Transciever_OneLane
# 
# Top level modules:
# 	Transciever_OneLane
# End time: 22:39:32 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:32 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RxMainLinkController
# -- Compiling architecture rtl of RxMainLinkController
# End time: 22:39:32 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:32 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TxMainLinkController
# -- Compiling architecture rtl of TxMainLinkController
# End time: 22:39:32 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:32 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LanesConnection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Transceiver_LanesConnection
# -- Compiling architecture rtl of Transceiver_LanesConnection
# End time: 22:39:32 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:32 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Transceiver_Controller
# -- Compiling architecture rtl of Transceiver_Controller
# End time: 22:39:33 on May 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:33 on May 27,2024
# vlog -reportprogress 300 "+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core" -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver_Main/Transceiver_Main.v 
# -- Compiling module Transceiver_Main
# 
# Top level modules:
# 	Transceiver_Main
# End time: 22:39:33 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:33 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package cmd_table
# End time: 22:39:33 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:33 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package cmd_table_trigger
# End time: 22:39:33 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 22:39:33 on May 27,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_Main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_Transceiver_Main
# -- Compiling architecture behavioral of TB_Transceiver_Main
# End time: 22:39:33 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L PolarFire -L presynth -L CORESPI_LIB -t 1ps -pli "C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll" presynth.TB_Transceiver_Main -gSIM_PA5M300T=0 
# Start time: 22:39:33 on May 27,2024
# //  ModelSim Microsemi Pro 2021.3 Jul 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.tb_transceiver_main(behavioral)
# Loading sv_std.std
# Loading presynth.Transceiver_Main
# Loading PolarFire.AND2
# Loading PolarFire.CFG2
# Loading ieee.numeric_std(body)
# Loading presynth.ctrlbus_handshake(rtl)
# Loading presynth.synchronizer(arch)
# Loading presynth.samplecompose(rtl)
# Loading presynth.sampletxdecompose(rtl)
# Loading presynth.test_generator_for_lanes(rtl)
# Loading presynth.transceiver_controller(rtl)
# Loading presynth.transceiver_lanesconnection(rtl)
# Loading presynth.txmainlinkcontroller(rtl)
# Loading presynth.rxmainlinkcontroller(rtl)
# Loading presynth.Transciever_OneLane
# Loading presynth.COREFIFO_C12
# Loading presynth.COREFIFO_C12_COREFIFO_C12_0_COREFIFO
# Loading presynth.COREFIFO_C13
# Loading presynth.COREFIFO_C13_COREFIFO_C13_0_COREFIFO
# Loading PolarFire.OR2
# Loading presynth.PF_TX_PLL_C1
# Loading presynth.PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL
# Loading PolarFire.VCC
# Loading PolarFire.TX_PLL
# Loading PolarFire.CCC_FB_DIV
# Loading PolarFire.Freq_Divider
# Loading PolarFire.Even_Divider
# Loading PolarFire.Odd_Divider
# Loading PolarFire.frac_divider
# Loading PolarFire.freq_multiplier
# Loading PolarFire.CCC_PLL
# Loading PolarFire.ABISCB82
# Loading PolarFire.ABI_PLL_FRONT
# Loading PolarFire.refstop
# Loading PolarFire.Divide_2
# Loading PolarFire.ABI_PHASE
# Loading PolarFire.CCC_RF_DIV
# Loading PolarFire.GND
# Loading presynth.PF_XCVR_ERM_C8
# Loading presynth.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR
# Loading PolarFire.RCLKINT
# Loading PolarFire.XCVR_8B10B
# Loading presynth.PF_XCVR_APBLINK_V
# Loading PolarFire.XCVR_APB_LINK_V2
# Loading PolarFire.ARBITER_MICROCHIP_TMP_V2_0
# Loading PolarFire.APB_LINK_INST_v2
# Loading PolarFire.XCVR_APB_LINK
# Loading PolarFire.OSC_GENERIC
# Loading PolarFire.apbtoscbapblink
# Loading PolarFire.CORELNKARBMUX_v2
# Loading PolarFire.CORELNKMSTR_v2
# Loading PolarFire.comb_adder_v2
# Loading PolarFire.XOR3_soft
# Loading PolarFire.MAJ3_soft
# Loading PolarFire.AND2_soft
# Loading PolarFire.XOR2_soft
# Loading presynth.CORELANEMSTR
# Loading presynth.CORELCKMGT
# Loading PolarFire.CORELNKTMR_V
# Loading presynth.CORERFD
# Loading presynth.CORERFDsicr
# Loading presynth.CORERFDsync
# Loading presynth.CORERFDplsgen
# Loading presynth.CORERFDgrycnt
# Loading presynth.CORERFDsyncen
# Loading presynth.CORERFDsmplcnt
# Loading presynth.CORERFDbincnt
# Loading presynth.CORERFDshcnt
# Loading presynth.CORERFDfrqerrarb
# Loading PolarFire.DFN1
# Loading PolarFire.SLE
# Loading PolarFire.SLE_Prim
# Loading PolarFire.SLE_DEBUG
# Loading presynth.COREFIFO_C12_COREFIFO_C12_0_corefifo_async
# Loading presynth.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync
# Loading presynth.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv
# Loading presynth.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft
# Loading presynth.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper
# Loading presynth.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top
# Loading PolarFire.RAM1K20
# Loading PolarFire.RAM1K20_IP
# Loading PolarFire.RAM_DLY
# Loading PolarFire.ECC_PIPELINE
# Loading presynth.COREFIFO_C13_COREFIFO_C13_0_corefifo_async
# Loading presynth.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync
# Loading presynth.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv
# Loading presynth.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft
# Loading presynth.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper
# Loading presynth.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top
# Loading presynth.alignmentlane_fifo(rtl)
# Loading presynth.rxlanecontrol(rtl)
# Loading presynth.transceiver_lanestatus(rtl)
# Loading presynth.txlanecontrol(rtl)
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'CTRL_Clock'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_transceiver_main/Transceiver_Main_0 File: C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_Main.vhd Line: 227
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'CTRL_Reset_N'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_transceiver_main/Transceiver_Main_0 File: C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_Main.vhd Line: 227
# Loading PolarFire.UDP_MUX2
# Loading PolarFire.UDP_DFF
# Loading PolarFire.UDP_DL
# Loading C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
# ** Warning: (vsim-8683) Uninitialized out port /tb_transceiver_main/Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/RxLaneControl_0/Status_CTRL_Fault has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_transceiver_main/Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/RxLaneControl_0/Status_FSM_State(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_transceiver_main/Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/RxLaneControl_0/Status_FSM_State(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_transceiver_main/Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/RxLaneControl_0/Status_FSM_State(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_transceiver_main/Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/RxLaneControl_0/Status_CTRL_Fault has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_transceiver_main/Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/RxLaneControl_0/Status_FSM_State(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_transceiver_main/Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/RxLaneControl_0/Status_FSM_State(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_transceiver_main/Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/RxLaneControl_0/Status_FSM_State(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_transceiver_main/Transceiver_Main_0/Transceiver_LanesConnection_0/Data_Valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tomáš  Hostname: DESKTOP-TDPVUTD  ProcessID: 61208
#           Attempting to use alternate WLF file "./wlftq9rq8g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq9rq8g
# ** Warning: (vsim-3466) [DECAY] - Charge on node '/tb_transceiver_main/Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/genblk2/u_g5_pcspma/<protected>/<protected>' has decayed.
#    Time: 100255 ps  Iteration: 0  Instance: /tb_transceiver_main File: $MODEL_TECH/../../Designer/lib/modelsim/precompiled/vlog/src/polarfire.v Line: 79
# ** Warning: (vsim-3466) [DECAY] - Charge on node '/tb_transceiver_main/Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/genblk2/u_g5_pcspma/<protected>/<protected>' has decayed.
#    Time: 100255 ps  Iteration: 0  Instance: /tb_transceiver_main File: $MODEL_TECH/../../Designer/lib/modelsim/precompiled/vlog/src/polarfire.v Line: 79
# ** Warning: (vsim-3466) [DECAY] - Charge on node '/tb_transceiver_main/Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/genblk2/u_g5_pcspma/<protected>/<protected>' has decayed.
#    Time: 100255 ps  Iteration: 0  Instance: /tb_transceiver_main File: $MODEL_TECH/../../Designer/lib/modelsim/precompiled/vlog/src/polarfire.v Line: 79
# ** Warning: (vsim-3466) [DECAY] - Charge on node '/tb_transceiver_main/Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/genblk2/u_g5_pcspma/<protected>/<protected>' has decayed.
#    Time: 100255 ps  Iteration: 0  Instance: /tb_transceiver_main File: $MODEL_TECH/../../Designer/lib/modelsim/precompiled/vlog/src/polarfire.v Line: 79
run -all
# Break key hit
# Break in file $MODEL_TECH/../../Designer/lib/modelsim/precompiled/vlog/src/polarfire.v
