TimeQuest Timing Analyzer report for Secador
Sat Nov 17 21:31:20 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 13. Slow Model Setup: 'FINISH'
 14. Slow Model Hold: 'FINISH'
 15. Slow Model Hold: 'CLK'
 16. Slow Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 17. Slow Model Recovery: 'FINISH'
 18. Slow Model Removal: 'FINISH'
 19. Slow Model Minimum Pulse Width: 'CLK'
 20. Slow Model Minimum Pulse Width: 'FINISH'
 21. Slow Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'CLK'
 32. Fast Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 33. Fast Model Setup: 'FINISH'
 34. Fast Model Hold: 'FINISH'
 35. Fast Model Hold: 'CLK'
 36. Fast Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 37. Fast Model Recovery: 'FINISH'
 38. Fast Model Removal: 'FINISH'
 39. Fast Model Minimum Pulse Width: 'CLK'
 40. Fast Model Minimum Pulse Width: 'FINISH'
 41. Fast Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Secador                                            ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------+
; CLK                                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                                                                     ;
; FINISH                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FINISH }                                                                                                  ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] } ;
+---------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 59.38 MHz  ; 59.38 MHz       ; CLK        ;                                                               ;
; 696.38 MHz ; 450.05 MHz      ; FINISH     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                   ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+---------+---------------+
; CLK                                                                                                     ; -10.001 ; -12862.267    ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -1.553  ; -45.934       ;
; FINISH                                                                                                  ; -0.436  ; -1.373        ;
+---------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; FINISH                                                                                                  ; -2.710 ; -2.726        ;
; CLK                                                                                                     ; -0.390 ; -2.620        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.466  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; FINISH ; 1.115 ; 0.000         ;
+--------+-------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; FINISH ; -0.845 ; -1.690        ;
+--------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                           ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                     ; -1.627 ; -8418.604     ;
; FINISH                                                                                                  ; -1.222 ; -11.222       ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.001 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 11.028     ;
; -9.934  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[12]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.930     ;
; -9.887  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[13]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.883     ;
; -9.869  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[19]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.865     ;
; -9.796  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[23]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.792     ;
; -9.719  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[24]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.715     ;
; -9.719  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[15]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.715     ;
; -9.718  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 10.745     ;
; -9.703  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[25]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.699     ;
; -9.681  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[18]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.677     ;
; -9.631  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[14]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.627     ;
; -9.620  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 10.647     ;
; -9.586  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 10.613     ;
; -9.583  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[17]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.579     ;
; -9.579  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[16]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.575     ;
; -9.555  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[26]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.551     ;
; -9.524  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[27]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.520     ;
; -9.522  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 10.549     ;
; -9.517  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg32  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 10.564     ;
; -9.505  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg31  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 10.552     ;
; -9.501  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg34  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 10.548     ;
; -9.474  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[17]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.005     ; 10.505     ;
; -9.466  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg32  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 10.513     ;
; -9.464  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[19]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.007     ; 10.493     ;
; -9.456  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[21]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.007     ; 10.485     ;
; -9.454  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg31  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 10.501     ;
; -9.453  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[28]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.449     ;
; -9.450  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg34  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 10.497     ;
; -9.440  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[18]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.005     ; 10.471     ;
; -9.434  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[5]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 10.461     ;
; -9.398  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[6]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 10.425     ;
; -9.364  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[16]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.007     ; 10.393     ;
; -9.357  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[3]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.353     ;
; -9.352  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg33  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 10.399     ;
; -9.351  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[29]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.347     ;
; -9.344  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[4] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg32  ; CLK          ; CLK         ; 1.000        ; 0.084      ; 10.393     ;
; -9.332  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[4] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg31  ; CLK          ; CLK         ; 1.000        ; 0.084      ; 10.381     ;
; -9.328  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[9]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.324     ;
; -9.328  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[4] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg34  ; CLK          ; CLK         ; 1.000        ; 0.084      ; 10.377     ;
; -9.324  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[1]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.320     ;
; -9.310  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg35  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 10.357     ;
; -9.303  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[2]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.299     ;
; -9.301  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg33  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 10.348     ;
; -9.299  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[2] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg32  ; CLK          ; CLK         ; 1.000        ; 0.084      ; 10.348     ;
; -9.295  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[30]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.291     ;
; -9.287  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[2] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg31  ; CLK          ; CLK         ; 1.000        ; 0.084      ; 10.336     ;
; -9.287  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[10]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.283     ;
; -9.283  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[2] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg34  ; CLK          ; CLK         ; 1.000        ; 0.084      ; 10.332     ;
; -9.271  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[22]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.007     ; 10.300     ;
; -9.259  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg35  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 10.306     ;
; -9.257  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a140~porta_datain_reg22 ; CLK          ; CLK         ; 1.000        ; 0.085      ; 10.307     ;
; -9.256  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[7]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 10.283     ;
; -9.231  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[21]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.227     ;
; -9.220  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[5]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.004     ; 10.252     ;
; -9.216  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[7]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.212     ;
; -9.206  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a140~porta_datain_reg22 ; CLK          ; CLK         ; 1.000        ; 0.085      ; 10.256     ;
; -9.203  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[20]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.007     ; 10.232     ;
; -9.200  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[15]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.005     ; 10.231     ;
; -9.191  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[5]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.187     ;
; -9.190  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[6]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.004     ; 10.222     ;
; -9.187  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[10]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.008     ; 10.215     ;
; -9.179  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[4] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg33  ; CLK          ; CLK         ; 1.000        ; 0.084      ; 10.228     ;
; -9.153  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[0]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.149     ;
; -9.148  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[6]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.144     ;
; -9.147  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[9]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.008     ; 10.175     ;
; -9.137  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[4] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg35  ; CLK          ; CLK         ; 1.000        ; 0.084      ; 10.186     ;
; -9.134  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[2] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg33  ; CLK          ; CLK         ; 1.000        ; 0.084      ; 10.183     ;
; -9.128  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[4]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.124     ;
; -9.098  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[11]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.094     ;
; -9.092  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[2] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg35  ; CLK          ; CLK         ; 1.000        ; 0.084      ; 10.141     ;
; -9.084  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[4] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a140~porta_datain_reg22 ; CLK          ; CLK         ; 1.000        ; 0.087      ; 10.136     ;
; -9.040  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[8]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 10.036     ;
; -9.039  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[2] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a140~porta_datain_reg22 ; CLK          ; CLK         ; 1.000        ; 0.087      ; 10.091     ;
; -9.014  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[3]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.004     ; 10.046     ;
; -8.979  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[8]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.008     ; 10.007     ;
; -8.956  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[20]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 9.952      ;
; -8.948  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[5] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg32  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 9.995      ;
; -8.942  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[13]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.007     ; 9.971      ;
; -8.939  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe127                                    ; CLK          ; CLK         ; 1.000        ; 0.020      ; 9.995      ;
; -8.936  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[5] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg31  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 9.983      ;
; -8.932  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[5] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg34  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 9.979      ;
; -8.912  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[4]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.004     ; 9.944      ;
; -8.888  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe127                                    ; CLK          ; CLK         ; 1.000        ; 0.020      ; 9.944      ;
; -8.883  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[22]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.040     ; 9.879      ;
; -8.873  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.006     ; 9.903      ;
; -8.870  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[7]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.008     ; 9.898      ;
; -8.863  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[12]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.007     ; 9.892      ;
; -8.862  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[11]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.004     ; 9.894      ;
; -8.821  ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[10]                                                                    ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.026     ; 9.831      ;
; -8.806  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[12]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 9.805      ;
; -8.792  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[2]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.016     ; 9.812      ;
; -8.783  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[5] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg33  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 9.830      ;
; -8.772  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe196                                    ; CLK          ; CLK         ; 1.000        ; 0.024      ; 9.832      ;
; -8.770  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[3]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.024     ; 9.782      ;
; -8.766  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[4] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe127                                    ; CLK          ; CLK         ; 1.000        ; 0.022      ; 9.824      ;
; -8.759  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[13]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 9.758      ;
; -8.741  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe215                                    ; CLK          ; CLK         ; 1.000        ; 0.024      ; 9.801      ;
; -8.741  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe242                                    ; CLK          ; CLK         ; 1.000        ; 0.024      ; 9.801      ;
; -8.741  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[5] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg35  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 9.788      ;
; -8.741  ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[19]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.037     ; 9.740      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                       ; Launch Clock ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.553 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sign_out_dffe5    ; lpm_latch:inst999|latches[31] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.264     ; 0.702      ;
; -1.492 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[0]  ; lpm_latch:inst999|latches[0]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.552     ; 0.573      ;
; -1.477 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]  ; lpm_latch:inst999|latches[1]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.553     ; 0.573      ;
; -1.471 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[4]  ; lpm_latch:inst999|latches[4]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.519     ; 0.573      ;
; -1.471 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[13] ; lpm_latch:inst999|latches[13] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.523     ; 0.573      ;
; -1.471 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[6]  ; lpm_latch:inst999|latches[29] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.523     ; 0.573      ;
; -1.463 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[4]  ; lpm_latch:inst999|latches[27] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.524     ; 0.573      ;
; -1.463 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[6]  ; lpm_latch:inst999|latches[6]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.523     ; 0.573      ;
; -1.455 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[3]  ; lpm_latch:inst999|latches[26] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.541     ; 0.573      ;
; -1.443 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[0]  ; lpm_latch:inst999|latches[23] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.541     ; 0.573      ;
; -1.442 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[12] ; lpm_latch:inst999|latches[12] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.522     ; 0.573      ;
; -1.441 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[1]  ; lpm_latch:inst999|latches[24] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.500     ; 0.573      ;
; -1.439 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[5]  ; lpm_latch:inst999|latches[5]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.520     ; 0.573      ;
; -1.439 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[7]  ; lpm_latch:inst999|latches[30] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.499     ; 0.573      ;
; -1.438 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[2]  ; lpm_latch:inst999|latches[2]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.504     ; 0.573      ;
; -1.431 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[3]  ; lpm_latch:inst999|latches[3]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.522     ; 0.573      ;
; -1.431 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[11] ; lpm_latch:inst999|latches[11] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.521     ; 0.573      ;
; -1.425 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[10] ; lpm_latch:inst999|latches[10] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.503     ; 0.573      ;
; -1.425 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[5]  ; lpm_latch:inst999|latches[28] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.500     ; 0.573      ;
; -1.422 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[14] ; lpm_latch:inst999|latches[14] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.522     ; 0.573      ;
; -1.421 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[19] ; lpm_latch:inst999|latches[19] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.481     ; 0.573      ;
; -1.418 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[7]  ; lpm_latch:inst999|latches[7]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.504     ; 0.573      ;
; -1.418 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[8]  ; lpm_latch:inst999|latches[8]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.504     ; 0.573      ;
; -1.417 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[2]  ; lpm_latch:inst999|latches[25] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.500     ; 0.573      ;
; -1.415 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[9]  ; lpm_latch:inst999|latches[9]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.505     ; 0.573      ;
; -1.403 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[22] ; lpm_latch:inst999|latches[22] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.482     ; 0.573      ;
; -1.401 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[20] ; lpm_latch:inst999|latches[20] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.481     ; 0.573      ;
; -1.399 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[15] ; lpm_latch:inst999|latches[15] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.482     ; 0.573      ;
; -1.395 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[18] ; lpm_latch:inst999|latches[18] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.481     ; 0.573      ;
; -1.395 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[21] ; lpm_latch:inst999|latches[21] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.481     ; 0.573      ;
; -1.381 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[16] ; lpm_latch:inst999|latches[16] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.481     ; 0.573      ;
; -1.379 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[17] ; lpm_latch:inst999|latches[17] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.480     ; 0.573      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.436 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 1.472      ;
; -0.131 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; -0.374     ; 0.793      ;
; -0.131 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; -0.374     ; 0.793      ;
; -0.130 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; -0.374     ; 0.792      ;
; -0.124 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; -0.374     ; 0.786      ;
; -0.124 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; -0.374     ; 0.786      ;
; -0.124 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; -0.374     ; 0.786      ;
; -0.123 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; -0.374     ; 0.785      ;
; -0.050 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 1.086      ;
; 0.005  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 2.168      ; 3.199      ;
; 0.174  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 4.830      ; 5.192      ;
; 0.191  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 4.830      ; 5.175      ;
; 0.204  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 4.830      ; 5.162      ;
; 0.204  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 4.830      ; 5.162      ;
; 0.205  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 4.830      ; 5.161      ;
; 0.205  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 4.830      ; 5.161      ;
; 0.215  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 4.830      ; 5.151      ;
; 0.216  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 4.830      ; 5.150      ;
; 0.243  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.793      ;
; 0.243  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.793      ;
; 0.244  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.792      ;
; 0.250  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.786      ;
; 0.250  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.786      ;
; 0.250  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.786      ;
; 0.251  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.785      ;
; 0.588  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 2.168      ; 2.616      ;
; 0.595  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 2.168      ; 2.609      ;
; 0.649  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 2.168      ; 2.555      ;
; 0.669  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 2.170      ; 2.537      ;
; 0.674  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 4.830      ; 5.192      ;
; 0.691  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 4.830      ; 5.175      ;
; 0.704  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 4.830      ; 5.162      ;
; 0.704  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 4.830      ; 5.162      ;
; 0.705  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 4.830      ; 5.161      ;
; 0.705  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 4.830      ; 5.161      ;
; 0.715  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 4.830      ; 5.151      ;
; 0.716  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 4.830      ; 5.150      ;
; 0.745  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 2.168      ; 2.459      ;
; 0.753  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 2.168      ; 2.451      ;
; 0.786  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 2.170      ; 2.420      ;
; 2.980  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 2.989      ; 0.795      ;
; 3.480  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 2.989      ; 0.795      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.710 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 2.989      ; 0.795      ;
; -2.210 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 2.989      ; 0.795      ;
; -0.016 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 2.170      ; 2.420      ;
; 0.017  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 2.168      ; 2.451      ;
; 0.025  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 2.168      ; 2.459      ;
; 0.054  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 4.830      ; 5.150      ;
; 0.055  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 4.830      ; 5.151      ;
; 0.065  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 4.830      ; 5.161      ;
; 0.065  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 4.830      ; 5.161      ;
; 0.066  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 4.830      ; 5.162      ;
; 0.066  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 4.830      ; 5.162      ;
; 0.079  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 4.830      ; 5.175      ;
; 0.096  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 4.830      ; 5.192      ;
; 0.101  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 2.170      ; 2.537      ;
; 0.121  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 2.168      ; 2.555      ;
; 0.175  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 2.168      ; 2.609      ;
; 0.182  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 2.168      ; 2.616      ;
; 0.519  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.785      ;
; 0.520  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.786      ;
; 0.520  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.786      ;
; 0.520  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.786      ;
; 0.526  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.793      ;
; 0.554  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 4.830      ; 5.150      ;
; 0.555  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 4.830      ; 5.151      ;
; 0.565  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 4.830      ; 5.161      ;
; 0.565  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 4.830      ; 5.161      ;
; 0.566  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 4.830      ; 5.162      ;
; 0.566  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 4.830      ; 5.162      ;
; 0.579  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 4.830      ; 5.175      ;
; 0.596  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 4.830      ; 5.192      ;
; 0.765  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 2.168      ; 3.199      ;
; 0.820  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 1.086      ;
; 0.893  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; -0.374     ; 0.785      ;
; 0.894  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; -0.374     ; 0.786      ;
; 0.894  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; -0.374     ; 0.786      ;
; 0.894  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; -0.374     ; 0.786      ;
; 0.900  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; -0.374     ; 0.792      ;
; 0.901  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; -0.374     ; 0.793      ;
; 0.901  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; -0.374     ; 0.793      ;
; 1.206  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 1.472      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                   ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.390 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 2.544      ; 2.420      ;
; -0.357 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 2.542      ; 2.451      ;
; -0.349 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 2.542      ; 2.459      ;
; -0.320 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 5.204      ; 5.150      ;
; -0.319 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 5.204      ; 5.151      ;
; -0.309 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 5.204      ; 5.161      ;
; -0.309 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 5.204      ; 5.161      ;
; -0.308 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 5.204      ; 5.162      ;
; -0.308 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 5.204      ; 5.162      ;
; -0.295 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 5.204      ; 5.175      ;
; -0.278 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 5.204      ; 5.192      ;
; -0.273 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 2.544      ; 2.537      ;
; -0.253 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 2.542      ; 2.555      ;
; -0.199 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 2.542      ; 2.609      ;
; -0.192 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 2.542      ; 2.616      ;
; 0.145  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                                                          ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 0.374      ; 0.785      ;
; 0.146  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                                                          ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 0.374      ; 0.786      ;
; 0.146  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                                                          ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 0.374      ; 0.786      ;
; 0.146  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                                                          ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 0.374      ; 0.786      ;
; 0.152  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                                                                                                                          ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 0.374      ; 0.792      ;
; 0.153  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                                                          ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 0.374      ; 0.793      ;
; 0.153  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                                                          ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 0.374      ; 0.793      ;
; 0.178  ; lpm_latch:inst999|latches[0]                                                                                                                                                                                                                                                              ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe84                                                                                                    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.552      ; 0.496      ;
; 0.178  ; lpm_latch:inst999|latches[0]                                                                                                                                                                                                                                                              ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe160                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.552      ; 0.496      ;
; 0.180  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 5.204      ; 5.150      ;
; 0.181  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 5.204      ; 5.151      ;
; 0.191  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 5.204      ; 5.161      ;
; 0.191  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 5.204      ; 5.161      ;
; 0.192  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 5.204      ; 5.162      ;
; 0.192  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 5.204      ; 5.162      ;
; 0.200  ; lpm_latch:inst999|latches[14]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe252                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.522      ; 0.488      ;
; 0.204  ; lpm_latch:inst999|latches[6]                                                                                                                                                                                                                                                              ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe239                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.523      ; 0.493      ;
; 0.205  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 5.204      ; 5.175      ;
; 0.207  ; lpm_latch:inst999|latches[3]                                                                                                                                                                                                                                                              ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe203                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.522      ; 0.495      ;
; 0.213  ; lpm_latch:inst999|latches[13]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe238                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.523      ; 0.502      ;
; 0.213  ; lpm_latch:inst999|latches[13]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe305                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.523      ; 0.502      ;
; 0.215  ; lpm_latch:inst999|latches[11]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe220                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.521      ; 0.502      ;
; 0.218  ; lpm_latch:inst999|latches[12]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe226                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.522      ; 0.506      ;
; 0.219  ; lpm_latch:inst999|latches[5]                                                                                                                                                                                                                                                              ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe227                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.520      ; 0.505      ;
; 0.222  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 5.204      ; 5.192      ;
; 0.250  ; lpm_latch:inst999|latches[19]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe302                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.481      ; 0.497      ;
; 0.362  ; lpm_latch:inst999|latches[4]                                                                                                                                                                                                                                                              ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe215                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.519      ; 0.647      ;
; 0.372  ; lpm_latch:inst999|latches[10]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe208                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.503      ; 0.641      ;
; 0.385  ; lpm_latch:inst999|latches[10]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe278                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.503      ; 0.654      ;
; 0.388  ; lpm_latch:inst999|latches[11]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe289                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.520      ; 0.674      ;
; 0.391  ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_h0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_h0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_h0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_h0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                                                                            ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                                                                            ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                                                           ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                                                           ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                                                           ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                                                           ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 2.542      ; 3.199      ;
; 0.454  ; lpm_latch:inst999|latches[18]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe338                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.482      ; 0.702      ;
; 0.456  ; lpm_latch:inst999|latches[18]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe294                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.482      ; 0.704      ;
; 0.456  ; lpm_latch:inst999|latches[31]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|sign_node_ff0                                                                                                                                                ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.264      ; 0.486      ;
; 0.461  ; lpm_latch:inst999|latches[17]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe332                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.481      ; 0.708      ;
; 0.463  ; lpm_latch:inst999|latches[17]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe277                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.481      ; 0.710      ;
; 0.487  ; lpm_latch:inst999|latches[25]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[2]                                                                                        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.500      ; 0.753      ;
; 0.512  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|sign_node_ff4                                                                                                                                                ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|sign_node_ff5                                                                                                                                                ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.778      ;
; 0.512  ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe565                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe564                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.778      ;
; 0.512  ; lpm_latch:inst999|latches[27]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[4]                                                                                        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.524      ; 0.802      ;
; 0.513  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe19                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe420                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.779      ;
; 0.513  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe74                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe529                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.779      ;
; 0.513  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe83                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe561                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.779      ;
; 0.513  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe315                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe870                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.779      ;
; 0.513  ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe101                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe577                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.779      ;
; 0.513  ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe650                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe646                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.779      ;
; 0.514  ; altfp_convert_INT_TO_FP_TIMER:inst_bora|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component|mantissa_pre_round_reg[19]                                                                                                              ; altfp_convert_INT_TO_FP_TIMER:inst_bora|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component|result_reg[19]                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.780      ;
; 0.515  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|remainder_j_dffe_0[35]                                                                     ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|remainder_j_dffe_1[35]                                                                     ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe63                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe511                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe105                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe591                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe132                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe621                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe282                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe813                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe303                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe855                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe327                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe902                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe337                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe924                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst6|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_bias_p1[0]                                                                                                                                                ; altfp_mult_ADJUSTING_DATA:inst6|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_bias_p2[0]                                                                                                                                                ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|sign_node_ff8                                                                                                                                                ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|sign_node_ff9                                                                                                                                                ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe297                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe836                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe267                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe801                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe306                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe859                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe308                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe862                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe326                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe896                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe350                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe948                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe344                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe935                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe348                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe947                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|sign_node_ff2                                                                                                                                                ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|sign_node_ff3                                                                                                                                                ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.516  ; altfp_convert_INT_TO_FP_TIMER:inst_bora|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component|add_1_adder2_reg[1]                                                                                                                     ; altfp_convert_INT_TO_FP_TIMER:inst_bora|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component|result_reg[13]                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe41                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe468                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe42                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe466                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe114                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe599                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe142                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe629                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe173                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe674                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe56                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe503                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe52                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe500                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe62                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe514                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe111                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe588                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe118                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe606                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe147                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe651                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe163                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe666                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.782      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                       ; Launch Clock ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.466 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sign_out_dffe5    ; lpm_latch:inst999|latches[31] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.264     ; 0.702      ;
; 1.553 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[17] ; lpm_latch:inst999|latches[17] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.480     ; 0.573      ;
; 1.554 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[16] ; lpm_latch:inst999|latches[16] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.481     ; 0.573      ;
; 1.554 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[18] ; lpm_latch:inst999|latches[18] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.481     ; 0.573      ;
; 1.554 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[19] ; lpm_latch:inst999|latches[19] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.481     ; 0.573      ;
; 1.554 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[20] ; lpm_latch:inst999|latches[20] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.481     ; 0.573      ;
; 1.554 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[21] ; lpm_latch:inst999|latches[21] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.481     ; 0.573      ;
; 1.555 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[15] ; lpm_latch:inst999|latches[15] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.482     ; 0.573      ;
; 1.555 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[22] ; lpm_latch:inst999|latches[22] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.482     ; 0.573      ;
; 1.572 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[7]  ; lpm_latch:inst999|latches[30] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.499     ; 0.573      ;
; 1.573 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[1]  ; lpm_latch:inst999|latches[24] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.500     ; 0.573      ;
; 1.573 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[2]  ; lpm_latch:inst999|latches[25] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.500     ; 0.573      ;
; 1.573 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[5]  ; lpm_latch:inst999|latches[28] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.500     ; 0.573      ;
; 1.576 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[10] ; lpm_latch:inst999|latches[10] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.503     ; 0.573      ;
; 1.577 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[2]  ; lpm_latch:inst999|latches[2]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.504     ; 0.573      ;
; 1.577 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[7]  ; lpm_latch:inst999|latches[7]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.504     ; 0.573      ;
; 1.577 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[8]  ; lpm_latch:inst999|latches[8]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.504     ; 0.573      ;
; 1.578 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[9]  ; lpm_latch:inst999|latches[9]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.505     ; 0.573      ;
; 1.592 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[4]  ; lpm_latch:inst999|latches[4]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.519     ; 0.573      ;
; 1.593 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[5]  ; lpm_latch:inst999|latches[5]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.520     ; 0.573      ;
; 1.594 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[11] ; lpm_latch:inst999|latches[11] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.521     ; 0.573      ;
; 1.595 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[3]  ; lpm_latch:inst999|latches[3]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.522     ; 0.573      ;
; 1.595 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[12] ; lpm_latch:inst999|latches[12] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.522     ; 0.573      ;
; 1.595 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[14] ; lpm_latch:inst999|latches[14] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.522     ; 0.573      ;
; 1.596 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[6]  ; lpm_latch:inst999|latches[6]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.523     ; 0.573      ;
; 1.596 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[13] ; lpm_latch:inst999|latches[13] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.523     ; 0.573      ;
; 1.596 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[6]  ; lpm_latch:inst999|latches[29] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.523     ; 0.573      ;
; 1.597 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[4]  ; lpm_latch:inst999|latches[27] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.524     ; 0.573      ;
; 1.614 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[0]  ; lpm_latch:inst999|latches[23] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.541     ; 0.573      ;
; 1.614 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[3]  ; lpm_latch:inst999|latches[26] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.541     ; 0.573      ;
; 1.625 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[0]  ; lpm_latch:inst999|latches[0]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.552     ; 0.573      ;
; 1.626 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]  ; lpm_latch:inst999|latches[1]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.553     ; 0.573      ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'FINISH'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.115 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 2.989      ; 2.660      ;
; 1.115 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 2.989      ; 2.660      ;
; 1.615 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 2.989      ; 2.660      ;
; 1.615 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 2.989      ; 2.660      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.845 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 2.989      ; 2.660      ;
; -0.845 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 2.989      ; 2.660      ;
; -0.345 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 2.989      ; 2.660      ;
; -0.345 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 2.989      ; 2.660      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a13                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a14                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a14                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a15                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a15                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a16                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a16                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a17                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a17                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FINISH'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; FINISH ; Rise       ; FINISH                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; FINISH|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; FINISH|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[0]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[0]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[1]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[1]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[2]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[2]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[3]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[3]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[4]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[4]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[5]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[5]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[6]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[6]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[7]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[7]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48|datac                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48|datac                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                     ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[0]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[0]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[10]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[10]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[11]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[11]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[12]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[12]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[13]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[13]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[14]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[14]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[15]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[15]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[16]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[16]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[17]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[17]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[18]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[18]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[19]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[19]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[1]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[1]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[20]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[20]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[21]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[21]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[22]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[22]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[23]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[23]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[24]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[24]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[25]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[25]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[26]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[26]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[27]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[27]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[28]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[28]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[29]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[29]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[2]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[2]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[30]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[30]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[31]|dataa                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[31]|dataa                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[3]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[3]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[4]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[4]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[5]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[5]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[6]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[6]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[7]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[7]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[8]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[8]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[9]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[9]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[0]                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[0]                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[10]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[10]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[11]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[11]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[12]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[12]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[13]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[13]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[14]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[14]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[15]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[15]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[16]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[16]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[17]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[17]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[18]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[18]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[19]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[19]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[1]                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[1]                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[20]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[20]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[21]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[21]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[22]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[22]                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FINISH    ; CLK        ; -0.048 ; -0.048 ; Rise       ; CLK             ;
; S1[*]     ; CLK        ; 4.106  ; 4.106  ; Rise       ; CLK             ;
;  S1[0]    ; CLK        ; 3.669  ; 3.669  ; Rise       ; CLK             ;
;  S1[1]    ; CLK        ; 3.937  ; 3.937  ; Rise       ; CLK             ;
;  S1[2]    ; CLK        ; 3.890  ; 3.890  ; Rise       ; CLK             ;
;  S1[3]    ; CLK        ; 3.916  ; 3.916  ; Rise       ; CLK             ;
;  S1[4]    ; CLK        ; 4.106  ; 4.106  ; Rise       ; CLK             ;
;  S1[5]    ; CLK        ; 3.627  ; 3.627  ; Rise       ; CLK             ;
;  S1[6]    ; CLK        ; 3.514  ; 3.514  ; Rise       ; CLK             ;
;  S1[7]    ; CLK        ; 3.390  ; 3.390  ; Rise       ; CLK             ;
; S2[*]     ; CLK        ; 4.243  ; 4.243  ; Rise       ; CLK             ;
;  S2[0]    ; CLK        ; 3.789  ; 3.789  ; Rise       ; CLK             ;
;  S2[1]    ; CLK        ; 3.721  ; 3.721  ; Rise       ; CLK             ;
;  S2[2]    ; CLK        ; 4.243  ; 4.243  ; Rise       ; CLK             ;
;  S2[3]    ; CLK        ; 3.658  ; 3.658  ; Rise       ; CLK             ;
;  S2[4]    ; CLK        ; 3.780  ; 3.780  ; Rise       ; CLK             ;
;  S2[5]    ; CLK        ; 3.814  ; 3.814  ; Rise       ; CLK             ;
;  S2[6]    ; CLK        ; 0.482  ; 0.482  ; Rise       ; CLK             ;
;  S2[7]    ; CLK        ; 0.388  ; 0.388  ; Rise       ; CLK             ;
; FINISH    ; FINISH     ; 0.326  ; 0.326  ; Rise       ; FINISH          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FINISH    ; CLK        ; 0.320  ; 0.320  ; Rise       ; CLK             ;
; S1[*]     ; CLK        ; -3.160 ; -3.160 ; Rise       ; CLK             ;
;  S1[0]    ; CLK        ; -3.439 ; -3.439 ; Rise       ; CLK             ;
;  S1[1]    ; CLK        ; -3.707 ; -3.707 ; Rise       ; CLK             ;
;  S1[2]    ; CLK        ; -3.660 ; -3.660 ; Rise       ; CLK             ;
;  S1[3]    ; CLK        ; -3.686 ; -3.686 ; Rise       ; CLK             ;
;  S1[4]    ; CLK        ; -3.876 ; -3.876 ; Rise       ; CLK             ;
;  S1[5]    ; CLK        ; -3.397 ; -3.397 ; Rise       ; CLK             ;
;  S1[6]    ; CLK        ; -3.284 ; -3.284 ; Rise       ; CLK             ;
;  S1[7]    ; CLK        ; -3.160 ; -3.160 ; Rise       ; CLK             ;
; S2[*]     ; CLK        ; -0.158 ; -0.158 ; Rise       ; CLK             ;
;  S2[0]    ; CLK        ; -3.559 ; -3.559 ; Rise       ; CLK             ;
;  S2[1]    ; CLK        ; -3.491 ; -3.491 ; Rise       ; CLK             ;
;  S2[2]    ; CLK        ; -4.013 ; -4.013 ; Rise       ; CLK             ;
;  S2[3]    ; CLK        ; -3.428 ; -3.428 ; Rise       ; CLK             ;
;  S2[4]    ; CLK        ; -3.550 ; -3.550 ; Rise       ; CLK             ;
;  S2[5]    ; CLK        ; -3.584 ; -3.584 ; Rise       ; CLK             ;
;  S2[6]    ; CLK        ; -0.252 ; -0.252 ; Rise       ; CLK             ;
;  S2[7]    ; CLK        ; -0.158 ; -0.158 ; Rise       ; CLK             ;
; FINISH    ; FINISH     ; -0.054 ; -0.054 ; Rise       ; FINISH          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                         ;
+---------------------+---------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------+
; DATA_MISO           ; CLK                                                                                                     ; 8.845  ; 8.845  ; Rise       ; CLK                                                                                                     ;
; Tempo[*]            ; CLK                                                                                                     ; 8.739  ; 8.739  ; Rise       ; CLK                                                                                                     ;
;  Tempo[0]           ; CLK                                                                                                     ; 7.178  ; 7.178  ; Rise       ; CLK                                                                                                     ;
;  Tempo[1]           ; CLK                                                                                                     ; 8.553  ; 8.553  ; Rise       ; CLK                                                                                                     ;
;  Tempo[2]           ; CLK                                                                                                     ; 6.704  ; 6.704  ; Rise       ; CLK                                                                                                     ;
;  Tempo[3]           ; CLK                                                                                                     ; 6.945  ; 6.945  ; Rise       ; CLK                                                                                                     ;
;  Tempo[4]           ; CLK                                                                                                     ; 6.701  ; 6.701  ; Rise       ; CLK                                                                                                     ;
;  Tempo[5]           ; CLK                                                                                                     ; 6.710  ; 6.710  ; Rise       ; CLK                                                                                                     ;
;  Tempo[6]           ; CLK                                                                                                     ; 6.698  ; 6.698  ; Rise       ; CLK                                                                                                     ;
;  Tempo[7]           ; CLK                                                                                                     ; 7.071  ; 7.071  ; Rise       ; CLK                                                                                                     ;
;  Tempo[8]           ; CLK                                                                                                     ; 7.232  ; 7.232  ; Rise       ; CLK                                                                                                     ;
;  Tempo[9]           ; CLK                                                                                                     ; 7.823  ; 7.823  ; Rise       ; CLK                                                                                                     ;
;  Tempo[10]          ; CLK                                                                                                     ; 7.105  ; 7.105  ; Rise       ; CLK                                                                                                     ;
;  Tempo[11]          ; CLK                                                                                                     ; 6.676  ; 6.676  ; Rise       ; CLK                                                                                                     ;
;  Tempo[12]          ; CLK                                                                                                     ; 6.688  ; 6.688  ; Rise       ; CLK                                                                                                     ;
;  Tempo[13]          ; CLK                                                                                                     ; 8.598  ; 8.598  ; Rise       ; CLK                                                                                                     ;
;  Tempo[14]          ; CLK                                                                                                     ; 8.739  ; 8.739  ; Rise       ; CLK                                                                                                     ;
;  Tempo[15]          ; CLK                                                                                                     ; 8.737  ; 8.737  ; Rise       ; CLK                                                                                                     ;
;  Tempo[16]          ; CLK                                                                                                     ; 7.104  ; 7.104  ; Rise       ; CLK                                                                                                     ;
;  Tempo[17]          ; CLK                                                                                                     ; 6.701  ; 6.701  ; Rise       ; CLK                                                                                                     ;
;  Tempo[18]          ; CLK                                                                                                     ; 6.997  ; 6.997  ; Rise       ; CLK                                                                                                     ;
;  Tempo[19]          ; CLK                                                                                                     ; 7.146  ; 7.146  ; Rise       ; CLK                                                                                                     ;
;  Tempo[20]          ; CLK                                                                                                     ; 7.210  ; 7.210  ; Rise       ; CLK                                                                                                     ;
;  Tempo[21]          ; CLK                                                                                                     ; 7.208  ; 7.208  ; Rise       ; CLK                                                                                                     ;
;  Tempo[22]          ; CLK                                                                                                     ; 7.183  ; 7.183  ; Rise       ; CLK                                                                                                     ;
;  Tempo[23]          ; CLK                                                                                                     ; 7.622  ; 7.622  ; Rise       ; CLK                                                                                                     ;
;  Tempo[24]          ; CLK                                                                                                     ; 7.739  ; 7.739  ; Rise       ; CLK                                                                                                     ;
;  Tempo[25]          ; CLK                                                                                                     ; 7.421  ; 7.421  ; Rise       ; CLK                                                                                                     ;
;  Tempo[26]          ; CLK                                                                                                     ; 7.766  ; 7.766  ; Rise       ; CLK                                                                                                     ;
;  Tempo[27]          ; CLK                                                                                                     ; 7.313  ; 7.313  ; Rise       ; CLK                                                                                                     ;
;  Tempo[28]          ; CLK                                                                                                     ; 7.607  ; 7.607  ; Rise       ; CLK                                                                                                     ;
;  Tempo[29]          ; CLK                                                                                                     ; 6.951  ; 6.951  ; Rise       ; CLK                                                                                                     ;
;  Tempo[30]          ; CLK                                                                                                     ; 7.289  ; 7.289  ; Rise       ; CLK                                                                                                     ;
; X_PWM_BIRL[*]       ; CLK                                                                                                     ; 7.798  ; 7.798  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[0]      ; CLK                                                                                                     ; 7.528  ; 7.528  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[1]      ; CLK                                                                                                     ; 7.338  ; 7.338  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[2]      ; CLK                                                                                                     ; 7.774  ; 7.774  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[3]      ; CLK                                                                                                     ; 7.328  ; 7.328  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[4]      ; CLK                                                                                                     ; 7.278  ; 7.278  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[5]      ; CLK                                                                                                     ; 7.062  ; 7.062  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[6]      ; CLK                                                                                                     ; 7.798  ; 7.798  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[7]      ; CLK                                                                                                     ; 7.236  ; 7.236  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[8]      ; CLK                                                                                                     ; 7.692  ; 7.692  ; Rise       ; CLK                                                                                                     ;
; Z[*]                ; CLK                                                                                                     ; 7.414  ; 7.414  ; Rise       ; CLK                                                                                                     ;
;  Z[0]               ; CLK                                                                                                     ; 7.407  ; 7.407  ; Rise       ; CLK                                                                                                     ;
;  Z[1]               ; CLK                                                                                                     ; 7.414  ; 7.414  ; Rise       ; CLK                                                                                                     ;
;  Z[2]               ; CLK                                                                                                     ; 7.214  ; 7.214  ; Rise       ; CLK                                                                                                     ;
;  Z[3]               ; CLK                                                                                                     ; 7.184  ; 7.184  ; Rise       ; CLK                                                                                                     ;
;  Z[4]               ; CLK                                                                                                     ; 7.260  ; 7.260  ; Rise       ; CLK                                                                                                     ;
;  Z[5]               ; CLK                                                                                                     ; 6.956  ; 6.956  ; Rise       ; CLK                                                                                                     ;
;  Z[6]               ; CLK                                                                                                     ; 6.903  ; 6.903  ; Rise       ; CLK                                                                                                     ;
;  Z[7]               ; CLK                                                                                                     ; 7.310  ; 7.310  ; Rise       ; CLK                                                                                                     ;
;  Z[8]               ; CLK                                                                                                     ; 6.677  ; 6.677  ; Rise       ; CLK                                                                                                     ;
;  Z[9]               ; CLK                                                                                                     ; 6.920  ; 6.920  ; Rise       ; CLK                                                                                                     ;
;  Z[10]              ; CLK                                                                                                     ; 6.919  ; 6.919  ; Rise       ; CLK                                                                                                     ;
;  Z[11]              ; CLK                                                                                                     ; 6.673  ; 6.673  ; Rise       ; CLK                                                                                                     ;
;  Z[12]              ; CLK                                                                                                     ; 6.680  ; 6.680  ; Rise       ; CLK                                                                                                     ;
;  Z[13]              ; CLK                                                                                                     ; 6.690  ; 6.690  ; Rise       ; CLK                                                                                                     ;
;  Z[14]              ; CLK                                                                                                     ; 6.705  ; 6.705  ; Rise       ; CLK                                                                                                     ;
;  Z[15]              ; CLK                                                                                                     ; 6.653  ; 6.653  ; Rise       ; CLK                                                                                                     ;
;  Z[16]              ; CLK                                                                                                     ; 6.682  ; 6.682  ; Rise       ; CLK                                                                                                     ;
;  Z[17]              ; CLK                                                                                                     ; 6.689  ; 6.689  ; Rise       ; CLK                                                                                                     ;
;  Z[18]              ; CLK                                                                                                     ; 6.903  ; 6.903  ; Rise       ; CLK                                                                                                     ;
;  Z[19]              ; CLK                                                                                                     ; 6.877  ; 6.877  ; Rise       ; CLK                                                                                                     ;
;  Z[20]              ; CLK                                                                                                     ; 7.139  ; 7.139  ; Rise       ; CLK                                                                                                     ;
;  Z[21]              ; CLK                                                                                                     ; 6.880  ; 6.880  ; Rise       ; CLK                                                                                                     ;
;  Z[22]              ; CLK                                                                                                     ; 7.122  ; 7.122  ; Rise       ; CLK                                                                                                     ;
;  Z[23]              ; CLK                                                                                                     ; 7.140  ; 7.140  ; Rise       ; CLK                                                                                                     ;
;  Z[24]              ; CLK                                                                                                     ; 7.176  ; 7.176  ; Rise       ; CLK                                                                                                     ;
;  Z[25]              ; CLK                                                                                                     ; 6.917  ; 6.917  ; Rise       ; CLK                                                                                                     ;
;  Z[26]              ; CLK                                                                                                     ; 6.906  ; 6.906  ; Rise       ; CLK                                                                                                     ;
;  Z[27]              ; CLK                                                                                                     ; 7.190  ; 7.190  ; Rise       ; CLK                                                                                                     ;
;  Z[28]              ; CLK                                                                                                     ; 6.694  ; 6.694  ; Rise       ; CLK                                                                                                     ;
;  Z[29]              ; CLK                                                                                                     ; 6.681  ; 6.681  ; Rise       ; CLK                                                                                                     ;
;  Z[30]              ; CLK                                                                                                     ; 6.929  ; 6.929  ; Rise       ; CLK                                                                                                     ;
;  Z[31]              ; CLK                                                                                                     ; 7.253  ; 7.253  ; Rise       ; CLK                                                                                                     ;
; debug_pwm           ; CLK                                                                                                     ; 10.715 ; 10.715 ; Rise       ; CLK                                                                                                     ;
; debug_pwm_value[*]  ; CLK                                                                                                     ; 6.373  ; 6.373  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[0] ; CLK                                                                                                     ; 6.047  ; 6.047  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[1] ; CLK                                                                                                     ; 6.067  ; 6.067  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[2] ; CLK                                                                                                     ; 6.372  ; 6.372  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[3] ; CLK                                                                                                     ; 6.103  ; 6.103  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[4] ; CLK                                                                                                     ; 6.369  ; 6.369  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[5] ; CLK                                                                                                     ; 6.328  ; 6.328  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[6] ; CLK                                                                                                     ; 6.090  ; 6.090  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[7] ; CLK                                                                                                     ; 6.373  ; 6.373  ; Rise       ; CLK                                                                                                     ;
; higor_temporal[*]   ; CLK                                                                                                     ; 7.359  ; 7.359  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[0]  ; CLK                                                                                                     ; 6.649  ; 6.649  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[1]  ; CLK                                                                                                     ; 6.891  ; 6.891  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[2]  ; CLK                                                                                                     ; 6.433  ; 6.433  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[3]  ; CLK                                                                                                     ; 6.447  ; 6.447  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[4]  ; CLK                                                                                                     ; 6.656  ; 6.656  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[5]  ; CLK                                                                                                     ; 7.122  ; 7.122  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[6]  ; CLK                                                                                                     ; 6.639  ; 6.639  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[7]  ; CLK                                                                                                     ; 6.898  ; 6.898  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[8]  ; CLK                                                                                                     ; 6.699  ; 6.699  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[9]  ; CLK                                                                                                     ; 6.681  ; 6.681  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[10] ; CLK                                                                                                     ; 6.427  ; 6.427  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[11] ; CLK                                                                                                     ; 6.671  ; 6.671  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[12] ; CLK                                                                                                     ; 6.663  ; 6.663  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[13] ; CLK                                                                                                     ; 6.678  ; 6.678  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[14] ; CLK                                                                                                     ; 6.748  ; 6.748  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[15] ; CLK                                                                                                     ; 6.658  ; 6.658  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[16] ; CLK                                                                                                     ; 7.131  ; 7.131  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[17] ; CLK                                                                                                     ; 6.875  ; 6.875  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[18] ; CLK                                                                                                     ; 7.137  ; 7.137  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[19] ; CLK                                                                                                     ; 6.913  ; 6.913  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[20] ; CLK                                                                                                     ; 6.674  ; 6.674  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[21] ; CLK                                                                                                     ; 6.940  ; 6.940  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[22] ; CLK                                                                                                     ; 6.908  ; 6.908  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[23] ; CLK                                                                                                     ; 7.359  ; 7.359  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[24] ; CLK                                                                                                     ; 6.938  ; 6.938  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[25] ; CLK                                                                                                     ; 7.194  ; 7.194  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[26] ; CLK                                                                                                     ; 6.982  ; 6.982  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[27] ; CLK                                                                                                     ; 6.709  ; 6.709  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[28] ; CLK                                                                                                     ; 6.951  ; 6.951  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[29] ; CLK                                                                                                     ; 6.749  ; 6.749  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[30] ; CLK                                                                                                     ; 6.820  ; 6.820  ; Rise       ; CLK                                                                                                     ;
; pin_name1           ; CLK                                                                                                     ; 6.313  ; 6.313  ; Rise       ; CLK                                                                                                     ;
; sergio[*]           ; CLK                                                                                                     ; 7.181  ; 7.181  ; Rise       ; CLK                                                                                                     ;
;  sergio[0]          ; CLK                                                                                                     ; 6.943  ; 6.943  ; Rise       ; CLK                                                                                                     ;
;  sergio[1]          ; CLK                                                                                                     ; 7.181  ; 7.181  ; Rise       ; CLK                                                                                                     ;
;  sergio[2]          ; CLK                                                                                                     ; 7.142  ; 7.142  ; Rise       ; CLK                                                                                                     ;
;  sergio[3]          ; CLK                                                                                                     ; 7.147  ; 7.147  ; Rise       ; CLK                                                                                                     ;
;  sergio[4]          ; CLK                                                                                                     ; 7.128  ; 7.128  ; Rise       ; CLK                                                                                                     ;
;  sergio[5]          ; CLK                                                                                                     ; 6.982  ; 6.982  ; Rise       ; CLK                                                                                                     ;
;  sergio[6]          ; CLK                                                                                                     ; 6.990  ; 6.990  ; Rise       ; CLK                                                                                                     ;
;  sergio[7]          ; CLK                                                                                                     ; 6.741  ; 6.741  ; Rise       ; CLK                                                                                                     ;
;  sergio[8]          ; CLK                                                                                                     ; 7.120  ; 7.120  ; Rise       ; CLK                                                                                                     ;
;  sergio[9]          ; CLK                                                                                                     ; 6.891  ; 6.891  ; Rise       ; CLK                                                                                                     ;
;  sergio[10]         ; CLK                                                                                                     ; 6.698  ; 6.698  ; Rise       ; CLK                                                                                                     ;
;  sergio[11]         ; CLK                                                                                                     ; 6.677  ; 6.677  ; Rise       ; CLK                                                                                                     ;
;  sergio[12]         ; CLK                                                                                                     ; 6.689  ; 6.689  ; Rise       ; CLK                                                                                                     ;
;  sergio[13]         ; CLK                                                                                                     ; 6.692  ; 6.692  ; Rise       ; CLK                                                                                                     ;
;  sergio[14]         ; CLK                                                                                                     ; 6.716  ; 6.716  ; Rise       ; CLK                                                                                                     ;
;  sergio[15]         ; CLK                                                                                                     ; 6.713  ; 6.713  ; Rise       ; CLK                                                                                                     ;
;  sergio[16]         ; CLK                                                                                                     ; 6.672  ; 6.672  ; Rise       ; CLK                                                                                                     ;
;  sergio[17]         ; CLK                                                                                                     ; 6.736  ; 6.736  ; Rise       ; CLK                                                                                                     ;
;  sergio[18]         ; CLK                                                                                                     ; 6.684  ; 6.684  ; Rise       ; CLK                                                                                                     ;
;  sergio[19]         ; CLK                                                                                                     ; 6.714  ; 6.714  ; Rise       ; CLK                                                                                                     ;
;  sergio[20]         ; CLK                                                                                                     ; 6.697  ; 6.697  ; Rise       ; CLK                                                                                                     ;
;  sergio[21]         ; CLK                                                                                                     ; 6.932  ; 6.932  ; Rise       ; CLK                                                                                                     ;
;  sergio[22]         ; CLK                                                                                                     ; 6.932  ; 6.932  ; Rise       ; CLK                                                                                                     ;
;  sergio[23]         ; CLK                                                                                                     ; 6.714  ; 6.714  ; Rise       ; CLK                                                                                                     ;
;  sergio[24]         ; CLK                                                                                                     ; 6.449  ; 6.449  ; Rise       ; CLK                                                                                                     ;
;  sergio[25]         ; CLK                                                                                                     ; 6.478  ; 6.478  ; Rise       ; CLK                                                                                                     ;
;  sergio[26]         ; CLK                                                                                                     ; 6.670  ; 6.670  ; Rise       ; CLK                                                                                                     ;
;  sergio[27]         ; CLK                                                                                                     ; 6.687  ; 6.687  ; Rise       ; CLK                                                                                                     ;
;  sergio[28]         ; CLK                                                                                                     ; 6.905  ; 6.905  ; Rise       ; CLK                                                                                                     ;
;  sergio[29]         ; CLK                                                                                                     ; 6.913  ; 6.913  ; Rise       ; CLK                                                                                                     ;
;  sergio[30]         ; CLK                                                                                                     ; 6.667  ; 6.667  ; Rise       ; CLK                                                                                                     ;
;  sergio[31]         ; CLK                                                                                                     ; 6.727  ; 6.727  ; Rise       ; CLK                                                                                                     ;
; pin_name1           ; CLK                                                                                                     ; 6.313  ; 6.313  ; Fall       ; CLK                                                                                                     ;
; DATA_MISO           ; FINISH                                                                                                  ; 8.471  ; 8.471  ; Rise       ; FINISH                                                                                                  ;
; saida_x[*]          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 7.200  ; 7.200  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[0]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.644  ; 6.644  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[1]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.499  ; 6.499  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[2]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.753  ; 6.753  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[3]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.742  ; 6.742  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[4]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.846  ; 6.846  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[5]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.915  ; 6.915  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[6]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 7.200  ; 7.200  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[7]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.570  ; 6.570  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[8]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.578  ; 6.578  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[9]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.655  ; 6.655  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[10]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.633  ; 6.633  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[11]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.525  ; 6.525  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[12]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.448  ; 6.448  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[13]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.334  ; 6.334  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[14]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.866  ; 6.866  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[15]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.248  ; 6.248  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[16]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.590  ; 6.590  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[17]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.975  ; 5.975  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[18]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.237  ; 6.237  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[19]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.781  ; 6.781  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[20]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.747  ; 6.747  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[21]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.486  ; 6.486  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[22]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.897  ; 6.897  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[23]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.193  ; 6.193  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[24]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.316  ; 6.316  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[25]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.552  ; 6.552  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[26]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.630  ; 6.630  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[27]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.572  ; 6.572  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[28]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.176  ; 6.176  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[29]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.566  ; 6.566  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[30]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.367  ; 6.367  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[31]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.640  ; 6.640  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
+---------------------+---------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+---------------------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                         ;
+---------------------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; DATA_MISO           ; CLK                                                                                                     ; 8.845 ; 8.845 ; Rise       ; CLK                                                                                                     ;
; Tempo[*]            ; CLK                                                                                                     ; 6.676 ; 6.676 ; Rise       ; CLK                                                                                                     ;
;  Tempo[0]           ; CLK                                                                                                     ; 7.178 ; 7.178 ; Rise       ; CLK                                                                                                     ;
;  Tempo[1]           ; CLK                                                                                                     ; 8.553 ; 8.553 ; Rise       ; CLK                                                                                                     ;
;  Tempo[2]           ; CLK                                                                                                     ; 6.704 ; 6.704 ; Rise       ; CLK                                                                                                     ;
;  Tempo[3]           ; CLK                                                                                                     ; 6.945 ; 6.945 ; Rise       ; CLK                                                                                                     ;
;  Tempo[4]           ; CLK                                                                                                     ; 6.701 ; 6.701 ; Rise       ; CLK                                                                                                     ;
;  Tempo[5]           ; CLK                                                                                                     ; 6.710 ; 6.710 ; Rise       ; CLK                                                                                                     ;
;  Tempo[6]           ; CLK                                                                                                     ; 6.698 ; 6.698 ; Rise       ; CLK                                                                                                     ;
;  Tempo[7]           ; CLK                                                                                                     ; 7.071 ; 7.071 ; Rise       ; CLK                                                                                                     ;
;  Tempo[8]           ; CLK                                                                                                     ; 7.232 ; 7.232 ; Rise       ; CLK                                                                                                     ;
;  Tempo[9]           ; CLK                                                                                                     ; 7.823 ; 7.823 ; Rise       ; CLK                                                                                                     ;
;  Tempo[10]          ; CLK                                                                                                     ; 7.105 ; 7.105 ; Rise       ; CLK                                                                                                     ;
;  Tempo[11]          ; CLK                                                                                                     ; 6.676 ; 6.676 ; Rise       ; CLK                                                                                                     ;
;  Tempo[12]          ; CLK                                                                                                     ; 6.688 ; 6.688 ; Rise       ; CLK                                                                                                     ;
;  Tempo[13]          ; CLK                                                                                                     ; 8.598 ; 8.598 ; Rise       ; CLK                                                                                                     ;
;  Tempo[14]          ; CLK                                                                                                     ; 8.739 ; 8.739 ; Rise       ; CLK                                                                                                     ;
;  Tempo[15]          ; CLK                                                                                                     ; 8.737 ; 8.737 ; Rise       ; CLK                                                                                                     ;
;  Tempo[16]          ; CLK                                                                                                     ; 7.104 ; 7.104 ; Rise       ; CLK                                                                                                     ;
;  Tempo[17]          ; CLK                                                                                                     ; 6.701 ; 6.701 ; Rise       ; CLK                                                                                                     ;
;  Tempo[18]          ; CLK                                                                                                     ; 6.997 ; 6.997 ; Rise       ; CLK                                                                                                     ;
;  Tempo[19]          ; CLK                                                                                                     ; 7.146 ; 7.146 ; Rise       ; CLK                                                                                                     ;
;  Tempo[20]          ; CLK                                                                                                     ; 7.210 ; 7.210 ; Rise       ; CLK                                                                                                     ;
;  Tempo[21]          ; CLK                                                                                                     ; 7.208 ; 7.208 ; Rise       ; CLK                                                                                                     ;
;  Tempo[22]          ; CLK                                                                                                     ; 7.183 ; 7.183 ; Rise       ; CLK                                                                                                     ;
;  Tempo[23]          ; CLK                                                                                                     ; 7.622 ; 7.622 ; Rise       ; CLK                                                                                                     ;
;  Tempo[24]          ; CLK                                                                                                     ; 7.739 ; 7.739 ; Rise       ; CLK                                                                                                     ;
;  Tempo[25]          ; CLK                                                                                                     ; 7.421 ; 7.421 ; Rise       ; CLK                                                                                                     ;
;  Tempo[26]          ; CLK                                                                                                     ; 7.766 ; 7.766 ; Rise       ; CLK                                                                                                     ;
;  Tempo[27]          ; CLK                                                                                                     ; 7.313 ; 7.313 ; Rise       ; CLK                                                                                                     ;
;  Tempo[28]          ; CLK                                                                                                     ; 7.607 ; 7.607 ; Rise       ; CLK                                                                                                     ;
;  Tempo[29]          ; CLK                                                                                                     ; 6.951 ; 6.951 ; Rise       ; CLK                                                                                                     ;
;  Tempo[30]          ; CLK                                                                                                     ; 7.289 ; 7.289 ; Rise       ; CLK                                                                                                     ;
; X_PWM_BIRL[*]       ; CLK                                                                                                     ; 7.062 ; 7.062 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[0]      ; CLK                                                                                                     ; 7.528 ; 7.528 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[1]      ; CLK                                                                                                     ; 7.338 ; 7.338 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[2]      ; CLK                                                                                                     ; 7.774 ; 7.774 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[3]      ; CLK                                                                                                     ; 7.328 ; 7.328 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[4]      ; CLK                                                                                                     ; 7.278 ; 7.278 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[5]      ; CLK                                                                                                     ; 7.062 ; 7.062 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[6]      ; CLK                                                                                                     ; 7.798 ; 7.798 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[7]      ; CLK                                                                                                     ; 7.236 ; 7.236 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[8]      ; CLK                                                                                                     ; 7.692 ; 7.692 ; Rise       ; CLK                                                                                                     ;
; Z[*]                ; CLK                                                                                                     ; 6.653 ; 6.653 ; Rise       ; CLK                                                                                                     ;
;  Z[0]               ; CLK                                                                                                     ; 7.407 ; 7.407 ; Rise       ; CLK                                                                                                     ;
;  Z[1]               ; CLK                                                                                                     ; 7.414 ; 7.414 ; Rise       ; CLK                                                                                                     ;
;  Z[2]               ; CLK                                                                                                     ; 7.214 ; 7.214 ; Rise       ; CLK                                                                                                     ;
;  Z[3]               ; CLK                                                                                                     ; 7.184 ; 7.184 ; Rise       ; CLK                                                                                                     ;
;  Z[4]               ; CLK                                                                                                     ; 7.260 ; 7.260 ; Rise       ; CLK                                                                                                     ;
;  Z[5]               ; CLK                                                                                                     ; 6.956 ; 6.956 ; Rise       ; CLK                                                                                                     ;
;  Z[6]               ; CLK                                                                                                     ; 6.903 ; 6.903 ; Rise       ; CLK                                                                                                     ;
;  Z[7]               ; CLK                                                                                                     ; 7.310 ; 7.310 ; Rise       ; CLK                                                                                                     ;
;  Z[8]               ; CLK                                                                                                     ; 6.677 ; 6.677 ; Rise       ; CLK                                                                                                     ;
;  Z[9]               ; CLK                                                                                                     ; 6.920 ; 6.920 ; Rise       ; CLK                                                                                                     ;
;  Z[10]              ; CLK                                                                                                     ; 6.919 ; 6.919 ; Rise       ; CLK                                                                                                     ;
;  Z[11]              ; CLK                                                                                                     ; 6.673 ; 6.673 ; Rise       ; CLK                                                                                                     ;
;  Z[12]              ; CLK                                                                                                     ; 6.680 ; 6.680 ; Rise       ; CLK                                                                                                     ;
;  Z[13]              ; CLK                                                                                                     ; 6.690 ; 6.690 ; Rise       ; CLK                                                                                                     ;
;  Z[14]              ; CLK                                                                                                     ; 6.705 ; 6.705 ; Rise       ; CLK                                                                                                     ;
;  Z[15]              ; CLK                                                                                                     ; 6.653 ; 6.653 ; Rise       ; CLK                                                                                                     ;
;  Z[16]              ; CLK                                                                                                     ; 6.682 ; 6.682 ; Rise       ; CLK                                                                                                     ;
;  Z[17]              ; CLK                                                                                                     ; 6.689 ; 6.689 ; Rise       ; CLK                                                                                                     ;
;  Z[18]              ; CLK                                                                                                     ; 6.903 ; 6.903 ; Rise       ; CLK                                                                                                     ;
;  Z[19]              ; CLK                                                                                                     ; 6.877 ; 6.877 ; Rise       ; CLK                                                                                                     ;
;  Z[20]              ; CLK                                                                                                     ; 7.139 ; 7.139 ; Rise       ; CLK                                                                                                     ;
;  Z[21]              ; CLK                                                                                                     ; 6.880 ; 6.880 ; Rise       ; CLK                                                                                                     ;
;  Z[22]              ; CLK                                                                                                     ; 7.122 ; 7.122 ; Rise       ; CLK                                                                                                     ;
;  Z[23]              ; CLK                                                                                                     ; 7.140 ; 7.140 ; Rise       ; CLK                                                                                                     ;
;  Z[24]              ; CLK                                                                                                     ; 7.176 ; 7.176 ; Rise       ; CLK                                                                                                     ;
;  Z[25]              ; CLK                                                                                                     ; 6.917 ; 6.917 ; Rise       ; CLK                                                                                                     ;
;  Z[26]              ; CLK                                                                                                     ; 6.906 ; 6.906 ; Rise       ; CLK                                                                                                     ;
;  Z[27]              ; CLK                                                                                                     ; 7.190 ; 7.190 ; Rise       ; CLK                                                                                                     ;
;  Z[28]              ; CLK                                                                                                     ; 6.694 ; 6.694 ; Rise       ; CLK                                                                                                     ;
;  Z[29]              ; CLK                                                                                                     ; 6.681 ; 6.681 ; Rise       ; CLK                                                                                                     ;
;  Z[30]              ; CLK                                                                                                     ; 6.929 ; 6.929 ; Rise       ; CLK                                                                                                     ;
;  Z[31]              ; CLK                                                                                                     ; 7.253 ; 7.253 ; Rise       ; CLK                                                                                                     ;
; debug_pwm           ; CLK                                                                                                     ; 7.353 ; 7.353 ; Rise       ; CLK                                                                                                     ;
; debug_pwm_value[*]  ; CLK                                                                                                     ; 6.047 ; 6.047 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[0] ; CLK                                                                                                     ; 6.047 ; 6.047 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[1] ; CLK                                                                                                     ; 6.067 ; 6.067 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[2] ; CLK                                                                                                     ; 6.372 ; 6.372 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[3] ; CLK                                                                                                     ; 6.103 ; 6.103 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[4] ; CLK                                                                                                     ; 6.369 ; 6.369 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[5] ; CLK                                                                                                     ; 6.328 ; 6.328 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[6] ; CLK                                                                                                     ; 6.090 ; 6.090 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[7] ; CLK                                                                                                     ; 6.373 ; 6.373 ; Rise       ; CLK                                                                                                     ;
; higor_temporal[*]   ; CLK                                                                                                     ; 6.427 ; 6.427 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[0]  ; CLK                                                                                                     ; 6.649 ; 6.649 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[1]  ; CLK                                                                                                     ; 6.891 ; 6.891 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[2]  ; CLK                                                                                                     ; 6.433 ; 6.433 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[3]  ; CLK                                                                                                     ; 6.447 ; 6.447 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[4]  ; CLK                                                                                                     ; 6.656 ; 6.656 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[5]  ; CLK                                                                                                     ; 7.122 ; 7.122 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[6]  ; CLK                                                                                                     ; 6.639 ; 6.639 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[7]  ; CLK                                                                                                     ; 6.898 ; 6.898 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[8]  ; CLK                                                                                                     ; 6.699 ; 6.699 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[9]  ; CLK                                                                                                     ; 6.681 ; 6.681 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[10] ; CLK                                                                                                     ; 6.427 ; 6.427 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[11] ; CLK                                                                                                     ; 6.671 ; 6.671 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[12] ; CLK                                                                                                     ; 6.663 ; 6.663 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[13] ; CLK                                                                                                     ; 6.678 ; 6.678 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[14] ; CLK                                                                                                     ; 6.748 ; 6.748 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[15] ; CLK                                                                                                     ; 6.658 ; 6.658 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[16] ; CLK                                                                                                     ; 7.131 ; 7.131 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[17] ; CLK                                                                                                     ; 6.875 ; 6.875 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[18] ; CLK                                                                                                     ; 7.137 ; 7.137 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[19] ; CLK                                                                                                     ; 6.913 ; 6.913 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[20] ; CLK                                                                                                     ; 6.674 ; 6.674 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[21] ; CLK                                                                                                     ; 6.940 ; 6.940 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[22] ; CLK                                                                                                     ; 6.908 ; 6.908 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[23] ; CLK                                                                                                     ; 7.359 ; 7.359 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[24] ; CLK                                                                                                     ; 6.938 ; 6.938 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[25] ; CLK                                                                                                     ; 7.194 ; 7.194 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[26] ; CLK                                                                                                     ; 6.982 ; 6.982 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[27] ; CLK                                                                                                     ; 6.709 ; 6.709 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[28] ; CLK                                                                                                     ; 6.951 ; 6.951 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[29] ; CLK                                                                                                     ; 6.749 ; 6.749 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[30] ; CLK                                                                                                     ; 6.820 ; 6.820 ; Rise       ; CLK                                                                                                     ;
; pin_name1           ; CLK                                                                                                     ; 6.313 ; 6.313 ; Rise       ; CLK                                                                                                     ;
; sergio[*]           ; CLK                                                                                                     ; 6.449 ; 6.449 ; Rise       ; CLK                                                                                                     ;
;  sergio[0]          ; CLK                                                                                                     ; 6.943 ; 6.943 ; Rise       ; CLK                                                                                                     ;
;  sergio[1]          ; CLK                                                                                                     ; 7.181 ; 7.181 ; Rise       ; CLK                                                                                                     ;
;  sergio[2]          ; CLK                                                                                                     ; 7.142 ; 7.142 ; Rise       ; CLK                                                                                                     ;
;  sergio[3]          ; CLK                                                                                                     ; 7.147 ; 7.147 ; Rise       ; CLK                                                                                                     ;
;  sergio[4]          ; CLK                                                                                                     ; 7.128 ; 7.128 ; Rise       ; CLK                                                                                                     ;
;  sergio[5]          ; CLK                                                                                                     ; 6.982 ; 6.982 ; Rise       ; CLK                                                                                                     ;
;  sergio[6]          ; CLK                                                                                                     ; 6.990 ; 6.990 ; Rise       ; CLK                                                                                                     ;
;  sergio[7]          ; CLK                                                                                                     ; 6.741 ; 6.741 ; Rise       ; CLK                                                                                                     ;
;  sergio[8]          ; CLK                                                                                                     ; 7.120 ; 7.120 ; Rise       ; CLK                                                                                                     ;
;  sergio[9]          ; CLK                                                                                                     ; 6.891 ; 6.891 ; Rise       ; CLK                                                                                                     ;
;  sergio[10]         ; CLK                                                                                                     ; 6.698 ; 6.698 ; Rise       ; CLK                                                                                                     ;
;  sergio[11]         ; CLK                                                                                                     ; 6.677 ; 6.677 ; Rise       ; CLK                                                                                                     ;
;  sergio[12]         ; CLK                                                                                                     ; 6.689 ; 6.689 ; Rise       ; CLK                                                                                                     ;
;  sergio[13]         ; CLK                                                                                                     ; 6.692 ; 6.692 ; Rise       ; CLK                                                                                                     ;
;  sergio[14]         ; CLK                                                                                                     ; 6.716 ; 6.716 ; Rise       ; CLK                                                                                                     ;
;  sergio[15]         ; CLK                                                                                                     ; 6.713 ; 6.713 ; Rise       ; CLK                                                                                                     ;
;  sergio[16]         ; CLK                                                                                                     ; 6.672 ; 6.672 ; Rise       ; CLK                                                                                                     ;
;  sergio[17]         ; CLK                                                                                                     ; 6.736 ; 6.736 ; Rise       ; CLK                                                                                                     ;
;  sergio[18]         ; CLK                                                                                                     ; 6.684 ; 6.684 ; Rise       ; CLK                                                                                                     ;
;  sergio[19]         ; CLK                                                                                                     ; 6.714 ; 6.714 ; Rise       ; CLK                                                                                                     ;
;  sergio[20]         ; CLK                                                                                                     ; 6.697 ; 6.697 ; Rise       ; CLK                                                                                                     ;
;  sergio[21]         ; CLK                                                                                                     ; 6.932 ; 6.932 ; Rise       ; CLK                                                                                                     ;
;  sergio[22]         ; CLK                                                                                                     ; 6.932 ; 6.932 ; Rise       ; CLK                                                                                                     ;
;  sergio[23]         ; CLK                                                                                                     ; 6.714 ; 6.714 ; Rise       ; CLK                                                                                                     ;
;  sergio[24]         ; CLK                                                                                                     ; 6.449 ; 6.449 ; Rise       ; CLK                                                                                                     ;
;  sergio[25]         ; CLK                                                                                                     ; 6.478 ; 6.478 ; Rise       ; CLK                                                                                                     ;
;  sergio[26]         ; CLK                                                                                                     ; 6.670 ; 6.670 ; Rise       ; CLK                                                                                                     ;
;  sergio[27]         ; CLK                                                                                                     ; 6.687 ; 6.687 ; Rise       ; CLK                                                                                                     ;
;  sergio[28]         ; CLK                                                                                                     ; 6.905 ; 6.905 ; Rise       ; CLK                                                                                                     ;
;  sergio[29]         ; CLK                                                                                                     ; 6.913 ; 6.913 ; Rise       ; CLK                                                                                                     ;
;  sergio[30]         ; CLK                                                                                                     ; 6.667 ; 6.667 ; Rise       ; CLK                                                                                                     ;
;  sergio[31]         ; CLK                                                                                                     ; 6.727 ; 6.727 ; Rise       ; CLK                                                                                                     ;
; pin_name1           ; CLK                                                                                                     ; 6.313 ; 6.313 ; Fall       ; CLK                                                                                                     ;
; DATA_MISO           ; FINISH                                                                                                  ; 8.471 ; 8.471 ; Rise       ; FINISH                                                                                                  ;
; saida_x[*]          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.975 ; 5.975 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[0]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.644 ; 6.644 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[1]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.499 ; 6.499 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[2]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.753 ; 6.753 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[3]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.742 ; 6.742 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[4]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.846 ; 6.846 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[5]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.915 ; 6.915 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[6]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 7.200 ; 7.200 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[7]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.570 ; 6.570 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[8]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.578 ; 6.578 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[9]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.655 ; 6.655 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[10]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.633 ; 6.633 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[11]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.525 ; 6.525 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[12]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.448 ; 6.448 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[13]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.334 ; 6.334 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[14]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.866 ; 6.866 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[15]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.248 ; 6.248 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[16]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.590 ; 6.590 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[17]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.975 ; 5.975 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[18]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.237 ; 6.237 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[19]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.781 ; 6.781 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[20]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.747 ; 6.747 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[21]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.486 ; 6.486 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[22]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.897 ; 6.897 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[23]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.193 ; 6.193 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[24]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.316 ; 6.316 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[25]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.552 ; 6.552 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[26]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.630 ; 6.630 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[27]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.572 ; 6.572 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[28]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.176 ; 6.176 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[29]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.566 ; 6.566 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[30]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.367 ; 6.367 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[31]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.640 ; 6.640 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
+---------------------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                     ; -3.855 ; -4106.047     ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.585 ; -17.687       ;
; FINISH                                                                                                  ; 0.376  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; FINISH                                                                                                  ; -1.485 ; -2.375        ;
; CLK                                                                                                     ; -0.372 ; -2.874        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 1.118  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; FINISH ; 0.633 ; 0.000         ;
+--------+-------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; FINISH ; -0.253 ; -0.506        ;
+--------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                           ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                     ; -1.627 ; -8462.188     ;
; FINISH                                                                                                  ; -1.222 ; -11.222       ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.855 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 4.878      ;
; -3.836 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[12]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.811      ;
; -3.805 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[23]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.780      ;
; -3.803 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[13]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.778      ;
; -3.788 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[19]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.763      ;
; -3.779 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[25]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.754      ;
; -3.774 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[24]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.749      ;
; -3.741 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[15]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.716      ;
; -3.723 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[1]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 4.746      ;
; -3.715 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[18]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.690      ;
; -3.693 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[14]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.668      ;
; -3.688 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[26]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.663      ;
; -3.681 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[27]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.656      ;
; -3.679 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[2]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 4.702      ;
; -3.678 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg32  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.759      ;
; -3.673 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg31  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.754      ;
; -3.665 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg34  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.746      ;
; -3.660 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[17]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.635      ;
; -3.658 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[3]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 4.681      ;
; -3.656 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg32  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.737      ;
; -3.655 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[16]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.630      ;
; -3.651 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg31  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.732      ;
; -3.643 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[28]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.618      ;
; -3.643 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg34  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.724      ;
; -3.628 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[4]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 4.651      ;
; -3.620 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[4] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg32  ; CLK          ; CLK         ; 1.000        ; 0.086      ; 4.705      ;
; -3.615 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[4] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg31  ; CLK          ; CLK         ; 1.000        ; 0.086      ; 4.700      ;
; -3.610 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg35  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.691      ;
; -3.607 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[4] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg34  ; CLK          ; CLK         ; 1.000        ; 0.086      ; 4.692      ;
; -3.605 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg33  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.686      ;
; -3.600 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[2] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg32  ; CLK          ; CLK         ; 1.000        ; 0.086      ; 4.685      ;
; -3.595 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[2] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg31  ; CLK          ; CLK         ; 1.000        ; 0.086      ; 4.680      ;
; -3.592 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[29]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.567      ;
; -3.588 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg35  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.669      ;
; -3.587 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[2] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg34  ; CLK          ; CLK         ; 1.000        ; 0.086      ; 4.672      ;
; -3.583 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[5]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 4.606      ;
; -3.583 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg33  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.664      ;
; -3.577 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[9]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.552      ;
; -3.570 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[17]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.006     ; 4.596      ;
; -3.568 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[6]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 4.591      ;
; -3.567 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[19]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.591      ;
; -3.566 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[21]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.590      ;
; -3.560 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[18]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.006     ; 4.586      ;
; -3.559 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[3]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.534      ;
; -3.552 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[4] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg35  ; CLK          ; CLK         ; 1.000        ; 0.086      ; 4.637      ;
; -3.551 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[30]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.526      ;
; -3.549 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[2]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.524      ;
; -3.548 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[1]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.523      ;
; -3.547 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[4] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg33  ; CLK          ; CLK         ; 1.000        ; 0.086      ; 4.632      ;
; -3.543 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a140~porta_datain_reg22 ; CLK          ; CLK         ; 1.000        ; 0.085      ; 4.627      ;
; -3.543 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[10]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.518      ;
; -3.532 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[2] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg35  ; CLK          ; CLK         ; 1.000        ; 0.086      ; 4.617      ;
; -3.527 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[2] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg33  ; CLK          ; CLK         ; 1.000        ; 0.086      ; 4.612      ;
; -3.527 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[16]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.551      ;
; -3.525 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[7]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.500      ;
; -3.521 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a140~porta_datain_reg22 ; CLK          ; CLK         ; 1.000        ; 0.085      ; 4.605      ;
; -3.510 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[21]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.485      ;
; -3.498 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[5]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.473      ;
; -3.496 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[22]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.520      ;
; -3.494 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[7]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.009     ; 4.517      ;
; -3.485 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[4] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a140~porta_datain_reg22 ; CLK          ; CLK         ; 1.000        ; 0.089      ; 4.573      ;
; -3.483 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[6]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.458      ;
; -3.482 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[0]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.457      ;
; -3.482 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[4]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.457      ;
; -3.473 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[11]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.448      ;
; -3.471 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe127                                    ; CLK          ; CLK         ; 1.000        ; 0.015      ; 4.518      ;
; -3.465 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[2] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a140~porta_datain_reg22 ; CLK          ; CLK         ; 1.000        ; 0.089      ; 4.553      ;
; -3.464 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[15]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.006     ; 4.490      ;
; -3.460 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[20]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.484      ;
; -3.456 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[5] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg32  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.537      ;
; -3.451 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[5] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg31  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.532      ;
; -3.449 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe127                                    ; CLK          ; CLK         ; 1.000        ; 0.015      ; 4.496      ;
; -3.445 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[8]                                                                                                                                ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.420      ;
; -3.443 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[5]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.470      ;
; -3.443 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[5] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg34  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.524      ;
; -3.434 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[6]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.461      ;
; -3.432 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[10]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.456      ;
; -3.423 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|exp_result_ff[0]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.006     ; 4.449      ;
; -3.415 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[9]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.439      ;
; -3.413 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[4] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe127                                    ; CLK          ; CLK         ; 1.000        ; 0.019      ; 4.464      ;
; -3.406 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[20]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.381      ;
; -3.404 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[12]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.382      ;
; -3.393 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[2] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe127                                    ; CLK          ; CLK         ; 1.000        ; 0.019      ; 4.444      ;
; -3.388 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[5] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg35  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.469      ;
; -3.383 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe196                                    ; CLK          ; CLK         ; 1.000        ; 0.019      ; 4.434      ;
; -3.383 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[5] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg33  ; CLK          ; CLK         ; 1.000        ; 0.082      ; 4.464      ;
; -3.373 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe215                                    ; CLK          ; CLK         ; 1.000        ; 0.019      ; 4.424      ;
; -3.373 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[23]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.351      ;
; -3.372 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe230                                    ; CLK          ; CLK         ; 1.000        ; 0.019      ; 4.423      ;
; -3.371 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[13]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.349      ;
; -3.369 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe242                                    ; CLK          ; CLK         ; 1.000        ; 0.019      ; 4.420      ;
; -3.366 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[3]                                                                     ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.393      ;
; -3.363 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe247                                    ; CLK          ; CLK         ; 1.000        ; 0.019      ; 4.414      ;
; -3.361 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[22]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.336      ;
; -3.361 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[3] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe196                                    ; CLK          ; CLK         ; 1.000        ; 0.019      ; 4.412      ;
; -3.357 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[1] ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe326                                    ; CLK          ; CLK         ; 1.000        ; 0.020      ; 4.409      ;
; -3.357 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[6] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg32  ; CLK          ; CLK         ; 1.000        ; 0.086      ; 4.442      ;
; -3.356 ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|man_result_ff[13]                                                                    ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sticky_bit_dffe1                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.008     ; 4.380      ;
; -3.356 ; romLin:inst9|altsyncram:altsyncram_component|altsyncram_gb81:auto_generated|q_a[19]                                                                                                                               ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|datab_man_dffe1[7]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.334      ;
; -3.352 ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|man_result_dffe[6] ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|altsyncram_vj31:altsyncram4|ram_block5a75~porta_datain_reg31  ; CLK          ; CLK         ; 1.000        ; 0.086      ; 4.437      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                       ; Launch Clock ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.585 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sign_out_dffe5    ; lpm_latch:inst999|latches[31] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.268     ; 0.350      ;
; -0.583 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[0]  ; lpm_latch:inst999|latches[0]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.400     ; 0.325      ;
; -0.576 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]  ; lpm_latch:inst999|latches[1]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.401     ; 0.325      ;
; -0.573 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[4]  ; lpm_latch:inst999|latches[27] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.384     ; 0.325      ;
; -0.570 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[6]  ; lpm_latch:inst999|latches[29] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.383     ; 0.325      ;
; -0.569 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[13] ; lpm_latch:inst999|latches[13] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.382     ; 0.325      ;
; -0.567 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[4]  ; lpm_latch:inst999|latches[4]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.379     ; 0.325      ;
; -0.567 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[3]  ; lpm_latch:inst999|latches[26] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.393     ; 0.325      ;
; -0.566 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[6]  ; lpm_latch:inst999|latches[6]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.383     ; 0.325      ;
; -0.562 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[0]  ; lpm_latch:inst999|latches[23] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.393     ; 0.325      ;
; -0.560 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[1]  ; lpm_latch:inst999|latches[24] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.371     ; 0.325      ;
; -0.559 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[5]  ; lpm_latch:inst999|latches[5]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.380     ; 0.325      ;
; -0.559 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[7]  ; lpm_latch:inst999|latches[30] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.370     ; 0.325      ;
; -0.558 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[12] ; lpm_latch:inst999|latches[12] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.380     ; 0.325      ;
; -0.554 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[5]  ; lpm_latch:inst999|latches[28] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.371     ; 0.325      ;
; -0.553 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[3]  ; lpm_latch:inst999|latches[3]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.382     ; 0.325      ;
; -0.553 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[11] ; lpm_latch:inst999|latches[11] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.380     ; 0.325      ;
; -0.551 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[10] ; lpm_latch:inst999|latches[10] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.370     ; 0.325      ;
; -0.550 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[2]  ; lpm_latch:inst999|latches[2]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.371     ; 0.325      ;
; -0.548 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[2]  ; lpm_latch:inst999|latches[25] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.371     ; 0.325      ;
; -0.548 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[14] ; lpm_latch:inst999|latches[14] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.381     ; 0.325      ;
; -0.547 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[7]  ; lpm_latch:inst999|latches[7]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.371     ; 0.325      ;
; -0.546 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[8]  ; lpm_latch:inst999|latches[8]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.371     ; 0.325      ;
; -0.545 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[9]  ; lpm_latch:inst999|latches[9]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.372     ; 0.325      ;
; -0.538 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[19] ; lpm_latch:inst999|latches[19] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.355     ; 0.325      ;
; -0.535 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[22] ; lpm_latch:inst999|latches[22] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.356     ; 0.325      ;
; -0.533 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[20] ; lpm_latch:inst999|latches[20] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.355     ; 0.325      ;
; -0.532 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[15] ; lpm_latch:inst999|latches[15] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.356     ; 0.325      ;
; -0.529 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[18] ; lpm_latch:inst999|latches[18] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.355     ; 0.325      ;
; -0.529 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[21] ; lpm_latch:inst999|latches[21] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.355     ; 0.325      ;
; -0.521 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[16] ; lpm_latch:inst999|latches[16] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.355     ; 0.325      ;
; -0.521 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[17] ; lpm_latch:inst999|latches[17] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0.500        ; -0.354     ; 0.325      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.376 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.656      ;
; 0.387 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; -0.248     ; 0.397      ;
; 0.387 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; -0.248     ; 0.397      ;
; 0.389 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; -0.248     ; 0.395      ;
; 0.392 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; -0.248     ; 0.392      ;
; 0.392 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; -0.248     ; 0.392      ;
; 0.393 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; -0.248     ; 0.391      ;
; 0.394 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; -0.248     ; 0.390      ;
; 0.430 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 2.664      ; 2.766      ;
; 0.485 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 1.025      ; 1.572      ;
; 0.491 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 2.664      ; 2.705      ;
; 0.499 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 2.664      ; 2.697      ;
; 0.500 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 2.664      ; 2.696      ;
; 0.500 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 2.664      ; 2.696      ;
; 0.503 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 2.664      ; 2.693      ;
; 0.503 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 2.664      ; 2.693      ;
; 0.504 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                  ; FINISH      ; 0.500        ; 2.664      ; 2.692      ;
; 0.516 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.516      ;
; 0.635 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.397      ;
; 0.635 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.397      ;
; 0.637 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.395      ;
; 0.640 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.392      ;
; 0.640 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.392      ;
; 0.641 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.391      ;
; 0.642 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 0.000      ; 0.390      ;
; 0.791 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 1.025      ; 1.266      ;
; 0.794 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 1.025      ; 1.263      ;
; 0.797 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 1.025      ; 1.260      ;
; 0.806 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 1.026      ; 1.252      ;
; 0.853 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 1.025      ; 1.204      ;
; 0.856 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 1.025      ; 1.201      ;
; 0.880 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                     ; FINISH      ; 1.000        ; 1.026      ; 1.178      ;
; 0.930 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 2.664      ; 2.766      ;
; 0.991 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 2.664      ; 2.705      ;
; 0.999 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 2.664      ; 2.697      ;
; 1.000 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 2.664      ; 2.696      ;
; 1.000 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 2.664      ; 2.696      ;
; 1.003 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 2.664      ; 2.693      ;
; 1.003 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 2.664      ; 2.693      ;
; 1.004 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                  ; FINISH      ; 1.000        ; 2.664      ; 2.692      ;
; 1.865 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 1.586      ; 0.394      ;
; 2.365 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 1.586      ; 0.394      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.485 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 1.586      ; 0.394      ;
; -0.985 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 1.586      ; 0.394      ;
; -0.124 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 2.664      ; 2.692      ;
; -0.123 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 2.664      ; 2.693      ;
; -0.123 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 2.664      ; 2.693      ;
; -0.120 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 2.664      ; 2.696      ;
; -0.120 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 2.664      ; 2.696      ;
; -0.119 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 2.664      ; 2.697      ;
; -0.111 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 2.664      ; 2.705      ;
; -0.050 ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 2.664      ; 2.766      ;
; 0.000  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 1.026      ; 1.178      ;
; 0.024  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 1.025      ; 1.201      ;
; 0.027  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 1.025      ; 1.204      ;
; 0.074  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 1.026      ; 1.252      ;
; 0.083  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 1.025      ; 1.260      ;
; 0.086  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 1.025      ; 1.263      ;
; 0.089  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 1.025      ; 1.266      ;
; 0.238  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.392      ;
; 0.243  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.395      ;
; 0.245  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.397      ;
; 0.364  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.516      ;
; 0.376  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 2.664      ; 2.692      ;
; 0.377  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 2.664      ; 2.693      ;
; 0.377  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 2.664      ; 2.693      ;
; 0.380  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 2.664      ; 2.696      ;
; 0.380  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 2.664      ; 2.696      ;
; 0.381  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 2.664      ; 2.697      ;
; 0.389  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 2.664      ; 2.705      ;
; 0.395  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0] ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; 1.025      ; 1.572      ;
; 0.450  ; FINISH                                                                                                                                             ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ; FINISH                                                                                                  ; FINISH      ; -0.500       ; 2.664      ; 2.766      ;
; 0.486  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; -0.248     ; 0.390      ;
; 0.487  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; -0.248     ; 0.391      ;
; 0.488  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; -0.248     ; 0.392      ;
; 0.488  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; -0.248     ; 0.392      ;
; 0.491  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; -0.248     ; 0.395      ;
; 0.493  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; -0.248     ; 0.397      ;
; 0.493  ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                   ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ; CLK                                                                                                     ; FINISH      ; 0.000        ; -0.248     ; 0.397      ;
; 0.504  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0]                                            ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH                                                                                                  ; FINISH      ; 0.000        ; 0.000      ; 0.656      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                   ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.372 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 2.912      ; 2.692      ;
; -0.371 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 2.912      ; 2.693      ;
; -0.371 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 2.912      ; 2.693      ;
; -0.368 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 2.912      ; 2.696      ;
; -0.368 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 2.912      ; 2.696      ;
; -0.367 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 2.912      ; 2.697      ;
; -0.359 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 2.912      ; 2.705      ;
; -0.298 ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 2.912      ; 2.766      ;
; -0.248 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[3]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 1.274      ; 1.178      ;
; -0.224 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[4]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 1.273      ; 1.201      ;
; -0.221 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[5]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 1.273      ; 1.204      ;
; -0.174 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[6]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 1.274      ; 1.252      ;
; -0.165 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[7]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 1.273      ; 1.260      ;
; -0.162 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[2]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 1.273      ; 1.263      ;
; -0.159 ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[1]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 1.273      ; 1.266      ;
; -0.010 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                                                          ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 0.248      ; 0.390      ;
; -0.009 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                                                          ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 0.248      ; 0.391      ;
; -0.008 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                                                          ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 0.248      ; 0.392      ;
; -0.008 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                                                          ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 0.248      ; 0.392      ;
; -0.005 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                                                                                                                          ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 0.248      ; 0.395      ;
; -0.003 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                                                          ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 0.248      ; 0.397      ;
; -0.003 ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                                                          ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; 0.000        ; 0.248      ; 0.397      ;
; 0.128  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 2.912      ; 2.692      ;
; 0.129  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 2.912      ; 2.693      ;
; 0.129  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 2.912      ; 2.693      ;
; 0.132  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 2.912      ; 2.696      ;
; 0.132  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 2.912      ; 2.696      ;
; 0.133  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 2.912      ; 2.697      ;
; 0.141  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 2.912      ; 2.705      ;
; 0.147  ; altfp_convert_FP_TO_INT:inst34|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component|integer_result_reg[0]                                                                                                                                        ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 1.273      ; 1.572      ;
; 0.164  ; lpm_latch:inst999|latches[0]                                                                                                                                                                                                                                                              ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe160                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.400      ; 0.216      ;
; 0.178  ; lpm_latch:inst999|latches[3]                                                                                                                                                                                                                                                              ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe203                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.382      ; 0.212      ;
; 0.178  ; lpm_latch:inst999|latches[6]                                                                                                                                                                                                                                                              ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe239                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.383      ; 0.213      ;
; 0.183  ; lpm_latch:inst999|latches[0]                                                                                                                                                                                                                                                              ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe84                                                                                                    ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.400      ; 0.235      ;
; 0.184  ; lpm_latch:inst999|latches[13]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe305                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.382      ; 0.218      ;
; 0.188  ; lpm_latch:inst999|latches[5]                                                                                                                                                                                                                                                              ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe227                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.380      ; 0.220      ;
; 0.196  ; lpm_latch:inst999|latches[14]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe252                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.381      ; 0.229      ;
; 0.202  ; FINISH                                                                                                                                                                                                                                                                                    ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                                                                                                                                          ; FINISH                                                                                                  ; CLK         ; -0.500       ; 2.912      ; 2.766      ;
; 0.204  ; lpm_latch:inst999|latches[13]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe238                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.382      ; 0.238      ;
; 0.206  ; lpm_latch:inst999|latches[12]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe226                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.380      ; 0.238      ;
; 0.208  ; lpm_latch:inst999|latches[11]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe220                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.380      ; 0.240      ;
; 0.215  ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_h0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_h0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_h0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; altfp_convert_INT_TO_FP:inst2|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_h0m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                                                                            ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                                                                            ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_h3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                                                                            ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                                                           ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                                                           ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                                                           ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                                                           ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.218  ; lpm_latch:inst41|latches[17]                                                                                                                                                                                                                                                              ; lpm_latch:inst42|latches[17]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.001      ; 0.219      ;
; 0.219  ; lpm_latch:inst40|latches[13]                                                                                                                                                                                                                                                              ; lpm_latch:inst41|latches[13]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.001      ; 0.220      ;
; 0.220  ; lpm_latch:inst40|latches[26]                                                                                                                                                                                                                                                              ; lpm_latch:inst41|latches[26]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.001      ; 0.221      ;
; 0.221  ; lpm_latch:inst40|latches[20]                                                                                                                                                                                                                                                              ; lpm_latch:inst41|latches[20]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.070      ; 0.291      ;
; 0.222  ; lpm_latch:inst40|latches[24]                                                                                                                                                                                                                                                              ; lpm_latch:inst41|latches[24]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; -0.001     ; 0.221      ;
; 0.222  ; lpm_latch:inst41|latches[7]                                                                                                                                                                                                                                                               ; lpm_latch:inst42|latches[7]                                                                                                                                                                                                                                                               ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.066      ; 0.288      ;
; 0.223  ; lpm_latch:inst44|latches[22]                                                                                                                                                                                                                                                              ; lpm_latch:inst40|latches[22]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; -0.001     ; 0.222      ;
; 0.225  ; lpm_latch:inst65|latches[30]                                                                                                                                                                                                                                                              ; lpm_latch:inst67|latches[30]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.001      ; 0.226      ;
; 0.225  ; lpm_latch:inst60|latches[28]                                                                                                                                                                                                                                                              ; lpm_latch:inst66|latches[28]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.001      ; 0.226      ;
; 0.225  ; lpm_latch:inst44|latches[10]                                                                                                                                                                                                                                                              ; lpm_latch:inst40|latches[10]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.225      ;
; 0.226  ; lpm_latch:inst44|latches[28]                                                                                                                                                                                                                                                              ; lpm_latch:inst40|latches[28]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.226      ;
; 0.226  ; lpm_latch:inst42|latches[15]                                                                                                                                                                                                                                                              ; lpm_latch:inst43|latches[15]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.226      ;
; 0.226  ; lpm_latch:inst42|latches[11]                                                                                                                                                                                                                                                              ; lpm_latch:inst43|latches[11]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; -0.002     ; 0.224      ;
; 0.227  ; lpm_latch:inst44|latches[6]                                                                                                                                                                                                                                                               ; lpm_latch:inst40|latches[6]                                                                                                                                                                                                                                                               ; CLK                                                                                                     ; CLK         ; 0.000        ; -0.001     ; 0.226      ;
; 0.227  ; lpm_latch:inst44|latches[5]                                                                                                                                                                                                                                                               ; lpm_latch:inst40|latches[5]                                                                                                                                                                                                                                                               ; CLK                                                                                                     ; CLK         ; 0.000        ; -0.002     ; 0.225      ;
; 0.229  ; lpm_latch:inst999|latches[19]                                                                                                                                                                                                                                                             ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe302                                                                                                   ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK         ; -0.500       ; 0.355      ; 0.236      ;
; 0.230  ; lpm_latch:inst41|latches[16]                                                                                                                                                                                                                                                              ; lpm_latch:inst42|latches[16]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.001      ; 0.231      ;
; 0.230  ; lpm_latch:inst41|latches[19]                                                                                                                                                                                                                                                              ; lpm_latch:inst42|latches[19]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.002      ; 0.232      ;
; 0.230  ; lpm_latch:inst40|latches[3]                                                                                                                                                                                                                                                               ; lpm_latch:inst41|latches[3]                                                                                                                                                                                                                                                               ; CLK                                                                                                     ; CLK         ; 0.000        ; -0.002     ; 0.228      ;
; 0.231  ; lpm_latch:inst44|latches[30]                                                                                                                                                                                                                                                              ; lpm_latch:inst40|latches[30]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.057      ; 0.288      ;
; 0.232  ; lpm_latch:inst44|latches[12]                                                                                                                                                                                                                                                              ; lpm_latch:inst40|latches[12]                                                                                                                                                                                                                                                              ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.058      ; 0.290      ;
; 0.235  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|sign_node_ff4                                                                                                                                                ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|sign_node_ff5                                                                                                                                                ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235  ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe565                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe564                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.387      ;
; 0.236  ; altfp_convert_INT_TO_FP_TIMER:inst_bora|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component|mantissa_pre_round_reg[19]                                                                                                              ; altfp_convert_INT_TO_FP_TIMER:inst_bora|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component|result_reg[19]                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|remainder_j_dffe_0[35]                                                                     ; altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1|remainder_j_dffe_1[35]                                                                     ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe19                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe420                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe74                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe529                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe83                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe561                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe105                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe591                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|sign_node_ff8                                                                                                                                                ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|sign_node_ff9                                                                                                                                                ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe101                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe577                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe650                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst28|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe646                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe306                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe859                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe308                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe862                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe326                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe896                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe350                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst25|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe948                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe348                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe947                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.237  ; altfp_convert_INT_TO_FP_TIMER:inst_bora|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component|add_1_adder2_reg[1]                                                                                                                     ; altfp_convert_INT_TO_FP_TIMER:inst_bora|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component|result_reg[13]                                                                                                                          ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe41                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe468                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe63                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe511                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe114                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe599                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe142                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe629                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe62                                                                                                    ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe514                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe111                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe588                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe118                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe606                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe132                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe621                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe282                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe813                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe304                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe861                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe303                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe855                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe315                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe870                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe317                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe876                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe314                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe873                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe327                                                                                                   ; altfp_mult_ADJUSTING_DATA:inst23|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component|lpm_mult:man_product2_mult|mult_2cs:auto_generated|dffe902                                                                                                   ; CLK                                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                       ; Launch Clock ; Latch Clock                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.118 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|sign_out_dffe5    ; lpm_latch:inst999|latches[31] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.268     ; 0.350      ;
; 1.179 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[17] ; lpm_latch:inst999|latches[17] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.354     ; 0.325      ;
; 1.180 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[16] ; lpm_latch:inst999|latches[16] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.355     ; 0.325      ;
; 1.180 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[18] ; lpm_latch:inst999|latches[18] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.355     ; 0.325      ;
; 1.180 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[19] ; lpm_latch:inst999|latches[19] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.355     ; 0.325      ;
; 1.180 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[20] ; lpm_latch:inst999|latches[20] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.355     ; 0.325      ;
; 1.180 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[21] ; lpm_latch:inst999|latches[21] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.355     ; 0.325      ;
; 1.181 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[15] ; lpm_latch:inst999|latches[15] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.356     ; 0.325      ;
; 1.181 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[22] ; lpm_latch:inst999|latches[22] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.356     ; 0.325      ;
; 1.195 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[10] ; lpm_latch:inst999|latches[10] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.370     ; 0.325      ;
; 1.195 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[7]  ; lpm_latch:inst999|latches[30] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.370     ; 0.325      ;
; 1.196 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[1]  ; lpm_latch:inst999|latches[24] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.371     ; 0.325      ;
; 1.196 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[2]  ; lpm_latch:inst999|latches[25] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.371     ; 0.325      ;
; 1.196 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[2]  ; lpm_latch:inst999|latches[2]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.371     ; 0.325      ;
; 1.196 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[7]  ; lpm_latch:inst999|latches[7]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.371     ; 0.325      ;
; 1.196 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[8]  ; lpm_latch:inst999|latches[8]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.371     ; 0.325      ;
; 1.196 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[5]  ; lpm_latch:inst999|latches[28] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.371     ; 0.325      ;
; 1.197 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[9]  ; lpm_latch:inst999|latches[9]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.372     ; 0.325      ;
; 1.204 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[4]  ; lpm_latch:inst999|latches[4]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.379     ; 0.325      ;
; 1.205 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[11] ; lpm_latch:inst999|latches[11] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.380     ; 0.325      ;
; 1.205 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[5]  ; lpm_latch:inst999|latches[5]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.380     ; 0.325      ;
; 1.205 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[12] ; lpm_latch:inst999|latches[12] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.380     ; 0.325      ;
; 1.206 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[14] ; lpm_latch:inst999|latches[14] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.381     ; 0.325      ;
; 1.207 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[3]  ; lpm_latch:inst999|latches[3]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.382     ; 0.325      ;
; 1.207 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[13] ; lpm_latch:inst999|latches[13] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.382     ; 0.325      ;
; 1.208 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[6]  ; lpm_latch:inst999|latches[6]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.383     ; 0.325      ;
; 1.208 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[6]  ; lpm_latch:inst999|latches[29] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.383     ; 0.325      ;
; 1.209 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[4]  ; lpm_latch:inst999|latches[27] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.384     ; 0.325      ;
; 1.218 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[0]  ; lpm_latch:inst999|latches[23] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.393     ; 0.325      ;
; 1.218 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|exp_out_dffe5[3]  ; lpm_latch:inst999|latches[26] ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.393     ; 0.325      ;
; 1.225 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[0]  ; lpm_latch:inst999|latches[0]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.400     ; 0.325      ;
; 1.226 ; altfp_adder_X:inst26|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|man_out_dffe5[1]  ; lpm_latch:inst999|latches[1]  ; CLK          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -0.500       ; -0.401     ; 0.325      ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'FINISH'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.633 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 1.586      ; 1.626      ;
; 0.633 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.500        ; 1.586      ; 1.626      ;
; 1.133 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 1.586      ; 1.626      ;
; 1.133 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 1.000        ; 1.586      ; 1.626      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'FINISH'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.253 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 1.586      ; 1.626      ;
; -0.253 ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; 0.000        ; 1.586      ; 1.626      ;
; 0.247  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 1.586      ; 1.626      ;
; 0.247  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH      ; -0.500       ; 1.586      ; 1.626      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a13                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a14                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a14                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a15                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a15                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a16                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a16                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a17                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a17                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altfp_adder_X:inst27|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_r2m:auto_generated|altsyncram_r981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FINISH'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; FINISH ; Rise       ; FINISH                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_shiftreg0:inst47|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; FINISH|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; FINISH|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[0]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[0]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[1]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[1]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[2]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[2]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[3]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[3]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[4]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[4]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[5]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[5]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[6]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[6]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[7]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst47|LPM_SHIFTREG_component|dffs[7]|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48|datac                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48|datac                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst48~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst48~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                     ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]'                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|safe_q[1]~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[0]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[0]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[10]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[10]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[11]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[11]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[12]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[12]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[13]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[13]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[14]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[14]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[15]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[15]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[16]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[16]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[17]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[17]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[18]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[18]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[19]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[19]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[1]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[1]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[20]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[20]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[21]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[21]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[22]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[22]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[23]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[23]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[24]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[24]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[25]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[25]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[26]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[26]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[27]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[27]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[28]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[28]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[29]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[29]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[2]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[2]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[30]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[30]|datad                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[31]|dataa                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[31]|dataa                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[3]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[3]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[4]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[4]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[5]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[5]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[6]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[6]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[7]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[7]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[8]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[8]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[9]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Rise       ; inst999|latches[9]|datad                                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[0]                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[0]                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[10]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[10]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[11]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[11]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[12]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[12]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[13]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[13]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[14]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[14]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[15]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[15]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[16]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[16]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[17]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[17]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[18]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[18]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[19]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[19]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[1]                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[1]                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[20]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[20]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[21]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[21]                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[22]                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; Fall       ; lpm_latch:inst999|latches[22]                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FINISH    ; CLK        ; -0.178 ; -0.178 ; Rise       ; CLK             ;
; S1[*]     ; CLK        ; 2.204  ; 2.204  ; Rise       ; CLK             ;
;  S1[0]    ; CLK        ; 2.012  ; 2.012  ; Rise       ; CLK             ;
;  S1[1]    ; CLK        ; 2.133  ; 2.133  ; Rise       ; CLK             ;
;  S1[2]    ; CLK        ; 2.113  ; 2.113  ; Rise       ; CLK             ;
;  S1[3]    ; CLK        ; 2.130  ; 2.130  ; Rise       ; CLK             ;
;  S1[4]    ; CLK        ; 2.204  ; 2.204  ; Rise       ; CLK             ;
;  S1[5]    ; CLK        ; 1.986  ; 1.986  ; Rise       ; CLK             ;
;  S1[6]    ; CLK        ; 1.916  ; 1.916  ; Rise       ; CLK             ;
;  S1[7]    ; CLK        ; 1.846  ; 1.846  ; Rise       ; CLK             ;
; S2[*]     ; CLK        ; 2.295  ; 2.295  ; Rise       ; CLK             ;
;  S2[0]    ; CLK        ; 2.087  ; 2.087  ; Rise       ; CLK             ;
;  S2[1]    ; CLK        ; 2.031  ; 2.031  ; Rise       ; CLK             ;
;  S2[2]    ; CLK        ; 2.295  ; 2.295  ; Rise       ; CLK             ;
;  S2[3]    ; CLK        ; 1.995  ; 1.995  ; Rise       ; CLK             ;
;  S2[4]    ; CLK        ; 2.054  ; 2.054  ; Rise       ; CLK             ;
;  S2[5]    ; CLK        ; 2.099  ; 2.099  ; Rise       ; CLK             ;
;  S2[6]    ; CLK        ; -0.021 ; -0.021 ; Rise       ; CLK             ;
;  S2[7]    ; CLK        ; -0.080 ; -0.080 ; Rise       ; CLK             ;
; FINISH    ; FINISH     ; 0.070  ; 0.070  ; Rise       ; FINISH          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FINISH    ; CLK        ; 0.372  ; 0.372  ; Rise       ; CLK             ;
; S1[*]     ; CLK        ; -1.726 ; -1.726 ; Rise       ; CLK             ;
;  S1[0]    ; CLK        ; -1.892 ; -1.892 ; Rise       ; CLK             ;
;  S1[1]    ; CLK        ; -2.013 ; -2.013 ; Rise       ; CLK             ;
;  S1[2]    ; CLK        ; -1.993 ; -1.993 ; Rise       ; CLK             ;
;  S1[3]    ; CLK        ; -2.010 ; -2.010 ; Rise       ; CLK             ;
;  S1[4]    ; CLK        ; -2.084 ; -2.084 ; Rise       ; CLK             ;
;  S1[5]    ; CLK        ; -1.866 ; -1.866 ; Rise       ; CLK             ;
;  S1[6]    ; CLK        ; -1.796 ; -1.796 ; Rise       ; CLK             ;
;  S1[7]    ; CLK        ; -1.726 ; -1.726 ; Rise       ; CLK             ;
; S2[*]     ; CLK        ; 0.200  ; 0.200  ; Rise       ; CLK             ;
;  S2[0]    ; CLK        ; -1.967 ; -1.967 ; Rise       ; CLK             ;
;  S2[1]    ; CLK        ; -1.911 ; -1.911 ; Rise       ; CLK             ;
;  S2[2]    ; CLK        ; -2.175 ; -2.175 ; Rise       ; CLK             ;
;  S2[3]    ; CLK        ; -1.875 ; -1.875 ; Rise       ; CLK             ;
;  S2[4]    ; CLK        ; -1.934 ; -1.934 ; Rise       ; CLK             ;
;  S2[5]    ; CLK        ; -1.979 ; -1.979 ; Rise       ; CLK             ;
;  S2[6]    ; CLK        ; 0.141  ; 0.141  ; Rise       ; CLK             ;
;  S2[7]    ; CLK        ; 0.200  ; 0.200  ; Rise       ; CLK             ;
; FINISH    ; FINISH     ; 0.124  ; 0.124  ; Rise       ; FINISH          ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                ;
+---------------------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                         ;
+---------------------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; DATA_MISO           ; CLK                                                                                                     ; 4.831 ; 4.831 ; Rise       ; CLK                                                                                                     ;
; Tempo[*]            ; CLK                                                                                                     ; 4.782 ; 4.782 ; Rise       ; CLK                                                                                                     ;
;  Tempo[0]           ; CLK                                                                                                     ; 4.029 ; 4.029 ; Rise       ; CLK                                                                                                     ;
;  Tempo[1]           ; CLK                                                                                                     ; 4.761 ; 4.761 ; Rise       ; CLK                                                                                                     ;
;  Tempo[2]           ; CLK                                                                                                     ; 3.796 ; 3.796 ; Rise       ; CLK                                                                                                     ;
;  Tempo[3]           ; CLK                                                                                                     ; 3.920 ; 3.920 ; Rise       ; CLK                                                                                                     ;
;  Tempo[4]           ; CLK                                                                                                     ; 3.795 ; 3.795 ; Rise       ; CLK                                                                                                     ;
;  Tempo[5]           ; CLK                                                                                                     ; 3.807 ; 3.807 ; Rise       ; CLK                                                                                                     ;
;  Tempo[6]           ; CLK                                                                                                     ; 3.794 ; 3.794 ; Rise       ; CLK                                                                                                     ;
;  Tempo[7]           ; CLK                                                                                                     ; 3.974 ; 3.974 ; Rise       ; CLK                                                                                                     ;
;  Tempo[8]           ; CLK                                                                                                     ; 4.057 ; 4.057 ; Rise       ; CLK                                                                                                     ;
;  Tempo[9]           ; CLK                                                                                                     ; 4.400 ; 4.400 ; Rise       ; CLK                                                                                                     ;
;  Tempo[10]          ; CLK                                                                                                     ; 4.021 ; 4.021 ; Rise       ; CLK                                                                                                     ;
;  Tempo[11]          ; CLK                                                                                                     ; 3.782 ; 3.782 ; Rise       ; CLK                                                                                                     ;
;  Tempo[12]          ; CLK                                                                                                     ; 3.785 ; 3.785 ; Rise       ; CLK                                                                                                     ;
;  Tempo[13]          ; CLK                                                                                                     ; 4.710 ; 4.710 ; Rise       ; CLK                                                                                                     ;
;  Tempo[14]          ; CLK                                                                                                     ; 4.782 ; 4.782 ; Rise       ; CLK                                                                                                     ;
;  Tempo[15]          ; CLK                                                                                                     ; 4.776 ; 4.776 ; Rise       ; CLK                                                                                                     ;
;  Tempo[16]          ; CLK                                                                                                     ; 3.970 ; 3.970 ; Rise       ; CLK                                                                                                     ;
;  Tempo[17]          ; CLK                                                                                                     ; 3.802 ; 3.802 ; Rise       ; CLK                                                                                                     ;
;  Tempo[18]          ; CLK                                                                                                     ; 3.944 ; 3.944 ; Rise       ; CLK                                                                                                     ;
;  Tempo[19]          ; CLK                                                                                                     ; 4.005 ; 4.005 ; Rise       ; CLK                                                                                                     ;
;  Tempo[20]          ; CLK                                                                                                     ; 4.052 ; 4.052 ; Rise       ; CLK                                                                                                     ;
;  Tempo[21]          ; CLK                                                                                                     ; 4.029 ; 4.029 ; Rise       ; CLK                                                                                                     ;
;  Tempo[22]          ; CLK                                                                                                     ; 4.034 ; 4.034 ; Rise       ; CLK                                                                                                     ;
;  Tempo[23]          ; CLK                                                                                                     ; 4.229 ; 4.229 ; Rise       ; CLK                                                                                                     ;
;  Tempo[24]          ; CLK                                                                                                     ; 4.301 ; 4.301 ; Rise       ; CLK                                                                                                     ;
;  Tempo[25]          ; CLK                                                                                                     ; 4.166 ; 4.166 ; Rise       ; CLK                                                                                                     ;
;  Tempo[26]          ; CLK                                                                                                     ; 4.319 ; 4.319 ; Rise       ; CLK                                                                                                     ;
;  Tempo[27]          ; CLK                                                                                                     ; 4.085 ; 4.085 ; Rise       ; CLK                                                                                                     ;
;  Tempo[28]          ; CLK                                                                                                     ; 4.223 ; 4.223 ; Rise       ; CLK                                                                                                     ;
;  Tempo[29]          ; CLK                                                                                                     ; 3.904 ; 3.904 ; Rise       ; CLK                                                                                                     ;
;  Tempo[30]          ; CLK                                                                                                     ; 4.055 ; 4.055 ; Rise       ; CLK                                                                                                     ;
; X_PWM_BIRL[*]       ; CLK                                                                                                     ; 4.314 ; 4.314 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[0]      ; CLK                                                                                                     ; 4.157 ; 4.157 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[1]      ; CLK                                                                                                     ; 4.077 ; 4.077 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[2]      ; CLK                                                                                                     ; 4.308 ; 4.308 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[3]      ; CLK                                                                                                     ; 4.074 ; 4.074 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[4]      ; CLK                                                                                                     ; 4.043 ; 4.043 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[5]      ; CLK                                                                                                     ; 3.945 ; 3.945 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[6]      ; CLK                                                                                                     ; 4.314 ; 4.314 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[7]      ; CLK                                                                                                     ; 4.022 ; 4.022 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[8]      ; CLK                                                                                                     ; 4.200 ; 4.200 ; Rise       ; CLK                                                                                                     ;
; Z[*]                ; CLK                                                                                                     ; 4.129 ; 4.129 ; Rise       ; CLK                                                                                                     ;
;  Z[0]               ; CLK                                                                                                     ; 4.125 ; 4.125 ; Rise       ; CLK                                                                                                     ;
;  Z[1]               ; CLK                                                                                                     ; 4.129 ; 4.129 ; Rise       ; CLK                                                                                                     ;
;  Z[2]               ; CLK                                                                                                     ; 4.052 ; 4.052 ; Rise       ; CLK                                                                                                     ;
;  Z[3]               ; CLK                                                                                                     ; 4.034 ; 4.034 ; Rise       ; CLK                                                                                                     ;
;  Z[4]               ; CLK                                                                                                     ; 4.088 ; 4.088 ; Rise       ; CLK                                                                                                     ;
;  Z[5]               ; CLK                                                                                                     ; 3.920 ; 3.920 ; Rise       ; CLK                                                                                                     ;
;  Z[6]               ; CLK                                                                                                     ; 3.883 ; 3.883 ; Rise       ; CLK                                                                                                     ;
;  Z[7]               ; CLK                                                                                                     ; 4.110 ; 4.110 ; Rise       ; CLK                                                                                                     ;
;  Z[8]               ; CLK                                                                                                     ; 3.791 ; 3.791 ; Rise       ; CLK                                                                                                     ;
;  Z[9]               ; CLK                                                                                                     ; 3.905 ; 3.905 ; Rise       ; CLK                                                                                                     ;
;  Z[10]              ; CLK                                                                                                     ; 3.897 ; 3.897 ; Rise       ; CLK                                                                                                     ;
;  Z[11]              ; CLK                                                                                                     ; 3.785 ; 3.785 ; Rise       ; CLK                                                                                                     ;
;  Z[12]              ; CLK                                                                                                     ; 3.794 ; 3.794 ; Rise       ; CLK                                                                                                     ;
;  Z[13]              ; CLK                                                                                                     ; 3.802 ; 3.802 ; Rise       ; CLK                                                                                                     ;
;  Z[14]              ; CLK                                                                                                     ; 3.804 ; 3.804 ; Rise       ; CLK                                                                                                     ;
;  Z[15]              ; CLK                                                                                                     ; 3.765 ; 3.765 ; Rise       ; CLK                                                                                                     ;
;  Z[16]              ; CLK                                                                                                     ; 3.799 ; 3.799 ; Rise       ; CLK                                                                                                     ;
;  Z[17]              ; CLK                                                                                                     ; 3.796 ; 3.796 ; Rise       ; CLK                                                                                                     ;
;  Z[18]              ; CLK                                                                                                     ; 3.890 ; 3.890 ; Rise       ; CLK                                                                                                     ;
;  Z[19]              ; CLK                                                                                                     ; 3.866 ; 3.866 ; Rise       ; CLK                                                                                                     ;
;  Z[20]              ; CLK                                                                                                     ; 3.996 ; 3.996 ; Rise       ; CLK                                                                                                     ;
;  Z[21]              ; CLK                                                                                                     ; 3.869 ; 3.869 ; Rise       ; CLK                                                                                                     ;
;  Z[22]              ; CLK                                                                                                     ; 3.984 ; 3.984 ; Rise       ; CLK                                                                                                     ;
;  Z[23]              ; CLK                                                                                                     ; 4.001 ; 4.001 ; Rise       ; CLK                                                                                                     ;
;  Z[24]              ; CLK                                                                                                     ; 4.023 ; 4.023 ; Rise       ; CLK                                                                                                     ;
;  Z[25]              ; CLK                                                                                                     ; 3.903 ; 3.903 ; Rise       ; CLK                                                                                                     ;
;  Z[26]              ; CLK                                                                                                     ; 3.893 ; 3.893 ; Rise       ; CLK                                                                                                     ;
;  Z[27]              ; CLK                                                                                                     ; 4.040 ; 4.040 ; Rise       ; CLK                                                                                                     ;
;  Z[28]              ; CLK                                                                                                     ; 3.802 ; 3.802 ; Rise       ; CLK                                                                                                     ;
;  Z[29]              ; CLK                                                                                                     ; 3.796 ; 3.796 ; Rise       ; CLK                                                                                                     ;
;  Z[30]              ; CLK                                                                                                     ; 3.901 ; 3.901 ; Rise       ; CLK                                                                                                     ;
;  Z[31]              ; CLK                                                                                                     ; 4.062 ; 4.062 ; Rise       ; CLK                                                                                                     ;
; debug_pwm           ; CLK                                                                                                     ; 5.568 ; 5.568 ; Rise       ; CLK                                                                                                     ;
; debug_pwm_value[*]  ; CLK                                                                                                     ; 3.605 ; 3.605 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[0] ; CLK                                                                                                     ; 3.437 ; 3.437 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[1] ; CLK                                                                                                     ; 3.451 ; 3.451 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[2] ; CLK                                                                                                     ; 3.597 ; 3.597 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[3] ; CLK                                                                                                     ; 3.482 ; 3.482 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[4] ; CLK                                                                                                     ; 3.603 ; 3.603 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[5] ; CLK                                                                                                     ; 3.575 ; 3.575 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[6] ; CLK                                                                                                     ; 3.478 ; 3.478 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[7] ; CLK                                                                                                     ; 3.605 ; 3.605 ; Rise       ; CLK                                                                                                     ;
; higor_temporal[*]   ; CLK                                                                                                     ; 4.101 ; 4.101 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[0]  ; CLK                                                                                                     ; 3.772 ; 3.772 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[1]  ; CLK                                                                                                     ; 3.889 ; 3.889 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[2]  ; CLK                                                                                                     ; 3.685 ; 3.685 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[3]  ; CLK                                                                                                     ; 3.699 ; 3.699 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[4]  ; CLK                                                                                                     ; 3.786 ; 3.786 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[5]  ; CLK                                                                                                     ; 3.993 ; 3.993 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[6]  ; CLK                                                                                                     ; 3.767 ; 3.767 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[7]  ; CLK                                                                                                     ; 3.898 ; 3.898 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[8]  ; CLK                                                                                                     ; 3.819 ; 3.819 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[9]  ; CLK                                                                                                     ; 3.806 ; 3.806 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[10] ; CLK                                                                                                     ; 3.675 ; 3.675 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[11] ; CLK                                                                                                     ; 3.795 ; 3.795 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[12] ; CLK                                                                                                     ; 3.779 ; 3.779 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[13] ; CLK                                                                                                     ; 3.798 ; 3.798 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[14] ; CLK                                                                                                     ; 3.822 ; 3.822 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[15] ; CLK                                                                                                     ; 3.786 ; 3.786 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[16] ; CLK                                                                                                     ; 4.002 ; 4.002 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[17] ; CLK                                                                                                     ; 3.871 ; 3.871 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[18] ; CLK                                                                                                     ; 4.006 ; 4.006 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[19] ; CLK                                                                                                     ; 3.897 ; 3.897 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[20] ; CLK                                                                                                     ; 3.800 ; 3.800 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[21] ; CLK                                                                                                     ; 3.921 ; 3.921 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[22] ; CLK                                                                                                     ; 3.895 ; 3.895 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[23] ; CLK                                                                                                     ; 4.101 ; 4.101 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[24] ; CLK                                                                                                     ; 3.919 ; 3.919 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[25] ; CLK                                                                                                     ; 4.030 ; 4.030 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[26] ; CLK                                                                                                     ; 3.950 ; 3.950 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[27] ; CLK                                                                                                     ; 3.800 ; 3.800 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[28] ; CLK                                                                                                     ; 3.929 ; 3.929 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[29] ; CLK                                                                                                     ; 3.827 ; 3.827 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[30] ; CLK                                                                                                     ; 3.868 ; 3.868 ; Rise       ; CLK                                                                                                     ;
; pin_name1           ; CLK                                                                                                     ; 3.356 ; 3.356 ; Rise       ; CLK                                                                                                     ;
; sergio[*]           ; CLK                                                                                                     ; 4.016 ; 4.016 ; Rise       ; CLK                                                                                                     ;
;  sergio[0]          ; CLK                                                                                                     ; 3.931 ; 3.931 ; Rise       ; CLK                                                                                                     ;
;  sergio[1]          ; CLK                                                                                                     ; 4.016 ; 4.016 ; Rise       ; CLK                                                                                                     ;
;  sergio[2]          ; CLK                                                                                                     ; 4.010 ; 4.010 ; Rise       ; CLK                                                                                                     ;
;  sergio[3]          ; CLK                                                                                                     ; 4.014 ; 4.014 ; Rise       ; CLK                                                                                                     ;
;  sergio[4]          ; CLK                                                                                                     ; 3.997 ; 3.997 ; Rise       ; CLK                                                                                                     ;
;  sergio[5]          ; CLK                                                                                                     ; 3.864 ; 3.864 ; Rise       ; CLK                                                                                                     ;
;  sergio[6]          ; CLK                                                                                                     ; 3.887 ; 3.887 ; Rise       ; CLK                                                                                                     ;
;  sergio[7]          ; CLK                                                                                                     ; 3.771 ; 3.771 ; Rise       ; CLK                                                                                                     ;
;  sergio[8]          ; CLK                                                                                                     ; 3.979 ; 3.979 ; Rise       ; CLK                                                                                                     ;
;  sergio[9]          ; CLK                                                                                                     ; 3.886 ; 3.886 ; Rise       ; CLK                                                                                                     ;
;  sergio[10]         ; CLK                                                                                                     ; 3.748 ; 3.748 ; Rise       ; CLK                                                                                                     ;
;  sergio[11]         ; CLK                                                                                                     ; 3.726 ; 3.726 ; Rise       ; CLK                                                                                                     ;
;  sergio[12]         ; CLK                                                                                                     ; 3.809 ; 3.809 ; Rise       ; CLK                                                                                                     ;
;  sergio[13]         ; CLK                                                                                                     ; 3.811 ; 3.811 ; Rise       ; CLK                                                                                                     ;
;  sergio[14]         ; CLK                                                                                                     ; 3.824 ; 3.824 ; Rise       ; CLK                                                                                                     ;
;  sergio[15]         ; CLK                                                                                                     ; 3.824 ; 3.824 ; Rise       ; CLK                                                                                                     ;
;  sergio[16]         ; CLK                                                                                                     ; 3.797 ; 3.797 ; Rise       ; CLK                                                                                                     ;
;  sergio[17]         ; CLK                                                                                                     ; 3.844 ; 3.844 ; Rise       ; CLK                                                                                                     ;
;  sergio[18]         ; CLK                                                                                                     ; 3.805 ; 3.805 ; Rise       ; CLK                                                                                                     ;
;  sergio[19]         ; CLK                                                                                                     ; 3.833 ; 3.833 ; Rise       ; CLK                                                                                                     ;
;  sergio[20]         ; CLK                                                                                                     ; 3.821 ; 3.821 ; Rise       ; CLK                                                                                                     ;
;  sergio[21]         ; CLK                                                                                                     ; 3.922 ; 3.922 ; Rise       ; CLK                                                                                                     ;
;  sergio[22]         ; CLK                                                                                                     ; 3.911 ; 3.911 ; Rise       ; CLK                                                                                                     ;
;  sergio[23]         ; CLK                                                                                                     ; 3.821 ; 3.821 ; Rise       ; CLK                                                                                                     ;
;  sergio[24]         ; CLK                                                                                                     ; 3.684 ; 3.684 ; Rise       ; CLK                                                                                                     ;
;  sergio[25]         ; CLK                                                                                                     ; 3.723 ; 3.723 ; Rise       ; CLK                                                                                                     ;
;  sergio[26]         ; CLK                                                                                                     ; 3.719 ; 3.719 ; Rise       ; CLK                                                                                                     ;
;  sergio[27]         ; CLK                                                                                                     ; 3.736 ; 3.736 ; Rise       ; CLK                                                                                                     ;
;  sergio[28]         ; CLK                                                                                                     ; 3.906 ; 3.906 ; Rise       ; CLK                                                                                                     ;
;  sergio[29]         ; CLK                                                                                                     ; 3.913 ; 3.913 ; Rise       ; CLK                                                                                                     ;
;  sergio[30]         ; CLK                                                                                                     ; 3.718 ; 3.718 ; Rise       ; CLK                                                                                                     ;
;  sergio[31]         ; CLK                                                                                                     ; 3.838 ; 3.838 ; Rise       ; CLK                                                                                                     ;
; pin_name1           ; CLK                                                                                                     ; 3.356 ; 3.356 ; Fall       ; CLK                                                                                                     ;
; DATA_MISO           ; FINISH                                                                                                  ; 4.583 ; 4.583 ; Rise       ; FINISH                                                                                                  ;
; saida_x[*]          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.845 ; 3.845 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[0]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.613 ; 3.613 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[1]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.480 ; 3.480 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[2]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.600 ; 3.600 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[3]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.609 ; 3.609 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[4]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.750 ; 3.750 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[5]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.741 ; 3.741 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[6]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.845 ; 3.845 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[7]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.529 ; 3.529 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[8]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.536 ; 3.536 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[9]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.571 ; 3.571 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[10]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.564 ; 3.564 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[11]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.500 ; 3.500 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[12]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.477 ; 3.477 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[13]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.426 ; 3.426 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[14]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.710 ; 3.710 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[15]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.365 ; 3.365 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[16]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.557 ; 3.557 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[17]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.259 ; 3.259 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[18]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.359 ; 3.359 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[19]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.649 ; 3.649 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[20]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.610 ; 3.610 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[21]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.522 ; 3.522 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[22]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.688 ; 3.688 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[23]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.326 ; 3.326 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[24]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.404 ; 3.404 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[25]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.500 ; 3.500 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[26]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.575 ; 3.575 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[27]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.533 ; 3.533 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[28]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.346 ; 3.346 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[29]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.516 ; 3.516 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[30]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.440 ; 3.440 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[31]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.524 ; 3.524 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
+---------------------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+---------------------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                         ;
+---------------------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; DATA_MISO           ; CLK                                                                                                     ; 4.831 ; 4.831 ; Rise       ; CLK                                                                                                     ;
; Tempo[*]            ; CLK                                                                                                     ; 3.782 ; 3.782 ; Rise       ; CLK                                                                                                     ;
;  Tempo[0]           ; CLK                                                                                                     ; 4.029 ; 4.029 ; Rise       ; CLK                                                                                                     ;
;  Tempo[1]           ; CLK                                                                                                     ; 4.761 ; 4.761 ; Rise       ; CLK                                                                                                     ;
;  Tempo[2]           ; CLK                                                                                                     ; 3.796 ; 3.796 ; Rise       ; CLK                                                                                                     ;
;  Tempo[3]           ; CLK                                                                                                     ; 3.920 ; 3.920 ; Rise       ; CLK                                                                                                     ;
;  Tempo[4]           ; CLK                                                                                                     ; 3.795 ; 3.795 ; Rise       ; CLK                                                                                                     ;
;  Tempo[5]           ; CLK                                                                                                     ; 3.807 ; 3.807 ; Rise       ; CLK                                                                                                     ;
;  Tempo[6]           ; CLK                                                                                                     ; 3.794 ; 3.794 ; Rise       ; CLK                                                                                                     ;
;  Tempo[7]           ; CLK                                                                                                     ; 3.974 ; 3.974 ; Rise       ; CLK                                                                                                     ;
;  Tempo[8]           ; CLK                                                                                                     ; 4.057 ; 4.057 ; Rise       ; CLK                                                                                                     ;
;  Tempo[9]           ; CLK                                                                                                     ; 4.400 ; 4.400 ; Rise       ; CLK                                                                                                     ;
;  Tempo[10]          ; CLK                                                                                                     ; 4.021 ; 4.021 ; Rise       ; CLK                                                                                                     ;
;  Tempo[11]          ; CLK                                                                                                     ; 3.782 ; 3.782 ; Rise       ; CLK                                                                                                     ;
;  Tempo[12]          ; CLK                                                                                                     ; 3.785 ; 3.785 ; Rise       ; CLK                                                                                                     ;
;  Tempo[13]          ; CLK                                                                                                     ; 4.710 ; 4.710 ; Rise       ; CLK                                                                                                     ;
;  Tempo[14]          ; CLK                                                                                                     ; 4.782 ; 4.782 ; Rise       ; CLK                                                                                                     ;
;  Tempo[15]          ; CLK                                                                                                     ; 4.776 ; 4.776 ; Rise       ; CLK                                                                                                     ;
;  Tempo[16]          ; CLK                                                                                                     ; 3.970 ; 3.970 ; Rise       ; CLK                                                                                                     ;
;  Tempo[17]          ; CLK                                                                                                     ; 3.802 ; 3.802 ; Rise       ; CLK                                                                                                     ;
;  Tempo[18]          ; CLK                                                                                                     ; 3.944 ; 3.944 ; Rise       ; CLK                                                                                                     ;
;  Tempo[19]          ; CLK                                                                                                     ; 4.005 ; 4.005 ; Rise       ; CLK                                                                                                     ;
;  Tempo[20]          ; CLK                                                                                                     ; 4.052 ; 4.052 ; Rise       ; CLK                                                                                                     ;
;  Tempo[21]          ; CLK                                                                                                     ; 4.029 ; 4.029 ; Rise       ; CLK                                                                                                     ;
;  Tempo[22]          ; CLK                                                                                                     ; 4.034 ; 4.034 ; Rise       ; CLK                                                                                                     ;
;  Tempo[23]          ; CLK                                                                                                     ; 4.229 ; 4.229 ; Rise       ; CLK                                                                                                     ;
;  Tempo[24]          ; CLK                                                                                                     ; 4.301 ; 4.301 ; Rise       ; CLK                                                                                                     ;
;  Tempo[25]          ; CLK                                                                                                     ; 4.166 ; 4.166 ; Rise       ; CLK                                                                                                     ;
;  Tempo[26]          ; CLK                                                                                                     ; 4.319 ; 4.319 ; Rise       ; CLK                                                                                                     ;
;  Tempo[27]          ; CLK                                                                                                     ; 4.085 ; 4.085 ; Rise       ; CLK                                                                                                     ;
;  Tempo[28]          ; CLK                                                                                                     ; 4.223 ; 4.223 ; Rise       ; CLK                                                                                                     ;
;  Tempo[29]          ; CLK                                                                                                     ; 3.904 ; 3.904 ; Rise       ; CLK                                                                                                     ;
;  Tempo[30]          ; CLK                                                                                                     ; 4.055 ; 4.055 ; Rise       ; CLK                                                                                                     ;
; X_PWM_BIRL[*]       ; CLK                                                                                                     ; 3.945 ; 3.945 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[0]      ; CLK                                                                                                     ; 4.157 ; 4.157 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[1]      ; CLK                                                                                                     ; 4.077 ; 4.077 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[2]      ; CLK                                                                                                     ; 4.308 ; 4.308 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[3]      ; CLK                                                                                                     ; 4.074 ; 4.074 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[4]      ; CLK                                                                                                     ; 4.043 ; 4.043 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[5]      ; CLK                                                                                                     ; 3.945 ; 3.945 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[6]      ; CLK                                                                                                     ; 4.314 ; 4.314 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[7]      ; CLK                                                                                                     ; 4.022 ; 4.022 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[8]      ; CLK                                                                                                     ; 4.200 ; 4.200 ; Rise       ; CLK                                                                                                     ;
; Z[*]                ; CLK                                                                                                     ; 3.765 ; 3.765 ; Rise       ; CLK                                                                                                     ;
;  Z[0]               ; CLK                                                                                                     ; 4.125 ; 4.125 ; Rise       ; CLK                                                                                                     ;
;  Z[1]               ; CLK                                                                                                     ; 4.129 ; 4.129 ; Rise       ; CLK                                                                                                     ;
;  Z[2]               ; CLK                                                                                                     ; 4.052 ; 4.052 ; Rise       ; CLK                                                                                                     ;
;  Z[3]               ; CLK                                                                                                     ; 4.034 ; 4.034 ; Rise       ; CLK                                                                                                     ;
;  Z[4]               ; CLK                                                                                                     ; 4.088 ; 4.088 ; Rise       ; CLK                                                                                                     ;
;  Z[5]               ; CLK                                                                                                     ; 3.920 ; 3.920 ; Rise       ; CLK                                                                                                     ;
;  Z[6]               ; CLK                                                                                                     ; 3.883 ; 3.883 ; Rise       ; CLK                                                                                                     ;
;  Z[7]               ; CLK                                                                                                     ; 4.110 ; 4.110 ; Rise       ; CLK                                                                                                     ;
;  Z[8]               ; CLK                                                                                                     ; 3.791 ; 3.791 ; Rise       ; CLK                                                                                                     ;
;  Z[9]               ; CLK                                                                                                     ; 3.905 ; 3.905 ; Rise       ; CLK                                                                                                     ;
;  Z[10]              ; CLK                                                                                                     ; 3.897 ; 3.897 ; Rise       ; CLK                                                                                                     ;
;  Z[11]              ; CLK                                                                                                     ; 3.785 ; 3.785 ; Rise       ; CLK                                                                                                     ;
;  Z[12]              ; CLK                                                                                                     ; 3.794 ; 3.794 ; Rise       ; CLK                                                                                                     ;
;  Z[13]              ; CLK                                                                                                     ; 3.802 ; 3.802 ; Rise       ; CLK                                                                                                     ;
;  Z[14]              ; CLK                                                                                                     ; 3.804 ; 3.804 ; Rise       ; CLK                                                                                                     ;
;  Z[15]              ; CLK                                                                                                     ; 3.765 ; 3.765 ; Rise       ; CLK                                                                                                     ;
;  Z[16]              ; CLK                                                                                                     ; 3.799 ; 3.799 ; Rise       ; CLK                                                                                                     ;
;  Z[17]              ; CLK                                                                                                     ; 3.796 ; 3.796 ; Rise       ; CLK                                                                                                     ;
;  Z[18]              ; CLK                                                                                                     ; 3.890 ; 3.890 ; Rise       ; CLK                                                                                                     ;
;  Z[19]              ; CLK                                                                                                     ; 3.866 ; 3.866 ; Rise       ; CLK                                                                                                     ;
;  Z[20]              ; CLK                                                                                                     ; 3.996 ; 3.996 ; Rise       ; CLK                                                                                                     ;
;  Z[21]              ; CLK                                                                                                     ; 3.869 ; 3.869 ; Rise       ; CLK                                                                                                     ;
;  Z[22]              ; CLK                                                                                                     ; 3.984 ; 3.984 ; Rise       ; CLK                                                                                                     ;
;  Z[23]              ; CLK                                                                                                     ; 4.001 ; 4.001 ; Rise       ; CLK                                                                                                     ;
;  Z[24]              ; CLK                                                                                                     ; 4.023 ; 4.023 ; Rise       ; CLK                                                                                                     ;
;  Z[25]              ; CLK                                                                                                     ; 3.903 ; 3.903 ; Rise       ; CLK                                                                                                     ;
;  Z[26]              ; CLK                                                                                                     ; 3.893 ; 3.893 ; Rise       ; CLK                                                                                                     ;
;  Z[27]              ; CLK                                                                                                     ; 4.040 ; 4.040 ; Rise       ; CLK                                                                                                     ;
;  Z[28]              ; CLK                                                                                                     ; 3.802 ; 3.802 ; Rise       ; CLK                                                                                                     ;
;  Z[29]              ; CLK                                                                                                     ; 3.796 ; 3.796 ; Rise       ; CLK                                                                                                     ;
;  Z[30]              ; CLK                                                                                                     ; 3.901 ; 3.901 ; Rise       ; CLK                                                                                                     ;
;  Z[31]              ; CLK                                                                                                     ; 4.062 ; 4.062 ; Rise       ; CLK                                                                                                     ;
; debug_pwm           ; CLK                                                                                                     ; 4.010 ; 4.010 ; Rise       ; CLK                                                                                                     ;
; debug_pwm_value[*]  ; CLK                                                                                                     ; 3.437 ; 3.437 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[0] ; CLK                                                                                                     ; 3.437 ; 3.437 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[1] ; CLK                                                                                                     ; 3.451 ; 3.451 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[2] ; CLK                                                                                                     ; 3.597 ; 3.597 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[3] ; CLK                                                                                                     ; 3.482 ; 3.482 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[4] ; CLK                                                                                                     ; 3.603 ; 3.603 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[5] ; CLK                                                                                                     ; 3.575 ; 3.575 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[6] ; CLK                                                                                                     ; 3.478 ; 3.478 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[7] ; CLK                                                                                                     ; 3.605 ; 3.605 ; Rise       ; CLK                                                                                                     ;
; higor_temporal[*]   ; CLK                                                                                                     ; 3.675 ; 3.675 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[0]  ; CLK                                                                                                     ; 3.772 ; 3.772 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[1]  ; CLK                                                                                                     ; 3.889 ; 3.889 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[2]  ; CLK                                                                                                     ; 3.685 ; 3.685 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[3]  ; CLK                                                                                                     ; 3.699 ; 3.699 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[4]  ; CLK                                                                                                     ; 3.786 ; 3.786 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[5]  ; CLK                                                                                                     ; 3.993 ; 3.993 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[6]  ; CLK                                                                                                     ; 3.767 ; 3.767 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[7]  ; CLK                                                                                                     ; 3.898 ; 3.898 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[8]  ; CLK                                                                                                     ; 3.819 ; 3.819 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[9]  ; CLK                                                                                                     ; 3.806 ; 3.806 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[10] ; CLK                                                                                                     ; 3.675 ; 3.675 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[11] ; CLK                                                                                                     ; 3.795 ; 3.795 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[12] ; CLK                                                                                                     ; 3.779 ; 3.779 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[13] ; CLK                                                                                                     ; 3.798 ; 3.798 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[14] ; CLK                                                                                                     ; 3.822 ; 3.822 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[15] ; CLK                                                                                                     ; 3.786 ; 3.786 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[16] ; CLK                                                                                                     ; 4.002 ; 4.002 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[17] ; CLK                                                                                                     ; 3.871 ; 3.871 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[18] ; CLK                                                                                                     ; 4.006 ; 4.006 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[19] ; CLK                                                                                                     ; 3.897 ; 3.897 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[20] ; CLK                                                                                                     ; 3.800 ; 3.800 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[21] ; CLK                                                                                                     ; 3.921 ; 3.921 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[22] ; CLK                                                                                                     ; 3.895 ; 3.895 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[23] ; CLK                                                                                                     ; 4.101 ; 4.101 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[24] ; CLK                                                                                                     ; 3.919 ; 3.919 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[25] ; CLK                                                                                                     ; 4.030 ; 4.030 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[26] ; CLK                                                                                                     ; 3.950 ; 3.950 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[27] ; CLK                                                                                                     ; 3.800 ; 3.800 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[28] ; CLK                                                                                                     ; 3.929 ; 3.929 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[29] ; CLK                                                                                                     ; 3.827 ; 3.827 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[30] ; CLK                                                                                                     ; 3.868 ; 3.868 ; Rise       ; CLK                                                                                                     ;
; pin_name1           ; CLK                                                                                                     ; 3.356 ; 3.356 ; Rise       ; CLK                                                                                                     ;
; sergio[*]           ; CLK                                                                                                     ; 3.684 ; 3.684 ; Rise       ; CLK                                                                                                     ;
;  sergio[0]          ; CLK                                                                                                     ; 3.931 ; 3.931 ; Rise       ; CLK                                                                                                     ;
;  sergio[1]          ; CLK                                                                                                     ; 4.016 ; 4.016 ; Rise       ; CLK                                                                                                     ;
;  sergio[2]          ; CLK                                                                                                     ; 4.010 ; 4.010 ; Rise       ; CLK                                                                                                     ;
;  sergio[3]          ; CLK                                                                                                     ; 4.014 ; 4.014 ; Rise       ; CLK                                                                                                     ;
;  sergio[4]          ; CLK                                                                                                     ; 3.997 ; 3.997 ; Rise       ; CLK                                                                                                     ;
;  sergio[5]          ; CLK                                                                                                     ; 3.864 ; 3.864 ; Rise       ; CLK                                                                                                     ;
;  sergio[6]          ; CLK                                                                                                     ; 3.887 ; 3.887 ; Rise       ; CLK                                                                                                     ;
;  sergio[7]          ; CLK                                                                                                     ; 3.771 ; 3.771 ; Rise       ; CLK                                                                                                     ;
;  sergio[8]          ; CLK                                                                                                     ; 3.979 ; 3.979 ; Rise       ; CLK                                                                                                     ;
;  sergio[9]          ; CLK                                                                                                     ; 3.886 ; 3.886 ; Rise       ; CLK                                                                                                     ;
;  sergio[10]         ; CLK                                                                                                     ; 3.748 ; 3.748 ; Rise       ; CLK                                                                                                     ;
;  sergio[11]         ; CLK                                                                                                     ; 3.726 ; 3.726 ; Rise       ; CLK                                                                                                     ;
;  sergio[12]         ; CLK                                                                                                     ; 3.809 ; 3.809 ; Rise       ; CLK                                                                                                     ;
;  sergio[13]         ; CLK                                                                                                     ; 3.811 ; 3.811 ; Rise       ; CLK                                                                                                     ;
;  sergio[14]         ; CLK                                                                                                     ; 3.824 ; 3.824 ; Rise       ; CLK                                                                                                     ;
;  sergio[15]         ; CLK                                                                                                     ; 3.824 ; 3.824 ; Rise       ; CLK                                                                                                     ;
;  sergio[16]         ; CLK                                                                                                     ; 3.797 ; 3.797 ; Rise       ; CLK                                                                                                     ;
;  sergio[17]         ; CLK                                                                                                     ; 3.844 ; 3.844 ; Rise       ; CLK                                                                                                     ;
;  sergio[18]         ; CLK                                                                                                     ; 3.805 ; 3.805 ; Rise       ; CLK                                                                                                     ;
;  sergio[19]         ; CLK                                                                                                     ; 3.833 ; 3.833 ; Rise       ; CLK                                                                                                     ;
;  sergio[20]         ; CLK                                                                                                     ; 3.821 ; 3.821 ; Rise       ; CLK                                                                                                     ;
;  sergio[21]         ; CLK                                                                                                     ; 3.922 ; 3.922 ; Rise       ; CLK                                                                                                     ;
;  sergio[22]         ; CLK                                                                                                     ; 3.911 ; 3.911 ; Rise       ; CLK                                                                                                     ;
;  sergio[23]         ; CLK                                                                                                     ; 3.821 ; 3.821 ; Rise       ; CLK                                                                                                     ;
;  sergio[24]         ; CLK                                                                                                     ; 3.684 ; 3.684 ; Rise       ; CLK                                                                                                     ;
;  sergio[25]         ; CLK                                                                                                     ; 3.723 ; 3.723 ; Rise       ; CLK                                                                                                     ;
;  sergio[26]         ; CLK                                                                                                     ; 3.719 ; 3.719 ; Rise       ; CLK                                                                                                     ;
;  sergio[27]         ; CLK                                                                                                     ; 3.736 ; 3.736 ; Rise       ; CLK                                                                                                     ;
;  sergio[28]         ; CLK                                                                                                     ; 3.906 ; 3.906 ; Rise       ; CLK                                                                                                     ;
;  sergio[29]         ; CLK                                                                                                     ; 3.913 ; 3.913 ; Rise       ; CLK                                                                                                     ;
;  sergio[30]         ; CLK                                                                                                     ; 3.718 ; 3.718 ; Rise       ; CLK                                                                                                     ;
;  sergio[31]         ; CLK                                                                                                     ; 3.838 ; 3.838 ; Rise       ; CLK                                                                                                     ;
; pin_name1           ; CLK                                                                                                     ; 3.356 ; 3.356 ; Fall       ; CLK                                                                                                     ;
; DATA_MISO           ; FINISH                                                                                                  ; 4.583 ; 4.583 ; Rise       ; FINISH                                                                                                  ;
; saida_x[*]          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.259 ; 3.259 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[0]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.613 ; 3.613 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[1]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.480 ; 3.480 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[2]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.600 ; 3.600 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[3]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.609 ; 3.609 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[4]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.750 ; 3.750 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[5]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.741 ; 3.741 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[6]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.845 ; 3.845 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[7]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.529 ; 3.529 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[8]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.536 ; 3.536 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[9]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.571 ; 3.571 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[10]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.564 ; 3.564 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[11]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.500 ; 3.500 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[12]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.477 ; 3.477 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[13]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.426 ; 3.426 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[14]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.710 ; 3.710 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[15]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.365 ; 3.365 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[16]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.557 ; 3.557 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[17]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.259 ; 3.259 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[18]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.359 ; 3.359 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[19]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.649 ; 3.649 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[20]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.610 ; 3.610 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[21]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.522 ; 3.522 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[22]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.688 ; 3.688 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[23]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.326 ; 3.326 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[24]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.404 ; 3.404 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[25]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.500 ; 3.500 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[26]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.575 ; 3.575 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[27]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.533 ; 3.533 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[28]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.346 ; 3.346 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[29]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.516 ; 3.516 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[30]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.440 ; 3.440 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[31]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.524 ; 3.524 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
+---------------------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                                                                                    ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                         ; -10.001    ; -2.710 ; 0.633    ; -0.845  ; -1.627              ;
;  CLK                                                                                                     ; -10.001    ; -0.390 ; N/A      ; N/A     ; -1.627              ;
;  FINISH                                                                                                  ; -0.436     ; -2.710 ; 0.633    ; -0.845  ; -1.222              ;
;  lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -1.553     ; 1.118  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                                          ; -12909.574 ; -5.346 ; 0.0      ; -1.69   ; -8473.41            ;
;  CLK                                                                                                     ; -12862.267 ; -2.874 ; N/A      ; N/A     ; -8462.188           ;
;  FINISH                                                                                                  ; -1.373     ; -2.726 ; 0.000    ; -1.690  ; -11.222             ;
;  lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; -45.934    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FINISH    ; CLK        ; -0.048 ; -0.048 ; Rise       ; CLK             ;
; S1[*]     ; CLK        ; 4.106  ; 4.106  ; Rise       ; CLK             ;
;  S1[0]    ; CLK        ; 3.669  ; 3.669  ; Rise       ; CLK             ;
;  S1[1]    ; CLK        ; 3.937  ; 3.937  ; Rise       ; CLK             ;
;  S1[2]    ; CLK        ; 3.890  ; 3.890  ; Rise       ; CLK             ;
;  S1[3]    ; CLK        ; 3.916  ; 3.916  ; Rise       ; CLK             ;
;  S1[4]    ; CLK        ; 4.106  ; 4.106  ; Rise       ; CLK             ;
;  S1[5]    ; CLK        ; 3.627  ; 3.627  ; Rise       ; CLK             ;
;  S1[6]    ; CLK        ; 3.514  ; 3.514  ; Rise       ; CLK             ;
;  S1[7]    ; CLK        ; 3.390  ; 3.390  ; Rise       ; CLK             ;
; S2[*]     ; CLK        ; 4.243  ; 4.243  ; Rise       ; CLK             ;
;  S2[0]    ; CLK        ; 3.789  ; 3.789  ; Rise       ; CLK             ;
;  S2[1]    ; CLK        ; 3.721  ; 3.721  ; Rise       ; CLK             ;
;  S2[2]    ; CLK        ; 4.243  ; 4.243  ; Rise       ; CLK             ;
;  S2[3]    ; CLK        ; 3.658  ; 3.658  ; Rise       ; CLK             ;
;  S2[4]    ; CLK        ; 3.780  ; 3.780  ; Rise       ; CLK             ;
;  S2[5]    ; CLK        ; 3.814  ; 3.814  ; Rise       ; CLK             ;
;  S2[6]    ; CLK        ; 0.482  ; 0.482  ; Rise       ; CLK             ;
;  S2[7]    ; CLK        ; 0.388  ; 0.388  ; Rise       ; CLK             ;
; FINISH    ; FINISH     ; 0.326  ; 0.326  ; Rise       ; FINISH          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FINISH    ; CLK        ; 0.372  ; 0.372  ; Rise       ; CLK             ;
; S1[*]     ; CLK        ; -1.726 ; -1.726 ; Rise       ; CLK             ;
;  S1[0]    ; CLK        ; -1.892 ; -1.892 ; Rise       ; CLK             ;
;  S1[1]    ; CLK        ; -2.013 ; -2.013 ; Rise       ; CLK             ;
;  S1[2]    ; CLK        ; -1.993 ; -1.993 ; Rise       ; CLK             ;
;  S1[3]    ; CLK        ; -2.010 ; -2.010 ; Rise       ; CLK             ;
;  S1[4]    ; CLK        ; -2.084 ; -2.084 ; Rise       ; CLK             ;
;  S1[5]    ; CLK        ; -1.866 ; -1.866 ; Rise       ; CLK             ;
;  S1[6]    ; CLK        ; -1.796 ; -1.796 ; Rise       ; CLK             ;
;  S1[7]    ; CLK        ; -1.726 ; -1.726 ; Rise       ; CLK             ;
; S2[*]     ; CLK        ; 0.200  ; 0.200  ; Rise       ; CLK             ;
;  S2[0]    ; CLK        ; -1.967 ; -1.967 ; Rise       ; CLK             ;
;  S2[1]    ; CLK        ; -1.911 ; -1.911 ; Rise       ; CLK             ;
;  S2[2]    ; CLK        ; -2.175 ; -2.175 ; Rise       ; CLK             ;
;  S2[3]    ; CLK        ; -1.875 ; -1.875 ; Rise       ; CLK             ;
;  S2[4]    ; CLK        ; -1.934 ; -1.934 ; Rise       ; CLK             ;
;  S2[5]    ; CLK        ; -1.979 ; -1.979 ; Rise       ; CLK             ;
;  S2[6]    ; CLK        ; 0.141  ; 0.141  ; Rise       ; CLK             ;
;  S2[7]    ; CLK        ; 0.200  ; 0.200  ; Rise       ; CLK             ;
; FINISH    ; FINISH     ; 0.124  ; 0.124  ; Rise       ; FINISH          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                         ;
+---------------------+---------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------+
; DATA_MISO           ; CLK                                                                                                     ; 8.845  ; 8.845  ; Rise       ; CLK                                                                                                     ;
; Tempo[*]            ; CLK                                                                                                     ; 8.739  ; 8.739  ; Rise       ; CLK                                                                                                     ;
;  Tempo[0]           ; CLK                                                                                                     ; 7.178  ; 7.178  ; Rise       ; CLK                                                                                                     ;
;  Tempo[1]           ; CLK                                                                                                     ; 8.553  ; 8.553  ; Rise       ; CLK                                                                                                     ;
;  Tempo[2]           ; CLK                                                                                                     ; 6.704  ; 6.704  ; Rise       ; CLK                                                                                                     ;
;  Tempo[3]           ; CLK                                                                                                     ; 6.945  ; 6.945  ; Rise       ; CLK                                                                                                     ;
;  Tempo[4]           ; CLK                                                                                                     ; 6.701  ; 6.701  ; Rise       ; CLK                                                                                                     ;
;  Tempo[5]           ; CLK                                                                                                     ; 6.710  ; 6.710  ; Rise       ; CLK                                                                                                     ;
;  Tempo[6]           ; CLK                                                                                                     ; 6.698  ; 6.698  ; Rise       ; CLK                                                                                                     ;
;  Tempo[7]           ; CLK                                                                                                     ; 7.071  ; 7.071  ; Rise       ; CLK                                                                                                     ;
;  Tempo[8]           ; CLK                                                                                                     ; 7.232  ; 7.232  ; Rise       ; CLK                                                                                                     ;
;  Tempo[9]           ; CLK                                                                                                     ; 7.823  ; 7.823  ; Rise       ; CLK                                                                                                     ;
;  Tempo[10]          ; CLK                                                                                                     ; 7.105  ; 7.105  ; Rise       ; CLK                                                                                                     ;
;  Tempo[11]          ; CLK                                                                                                     ; 6.676  ; 6.676  ; Rise       ; CLK                                                                                                     ;
;  Tempo[12]          ; CLK                                                                                                     ; 6.688  ; 6.688  ; Rise       ; CLK                                                                                                     ;
;  Tempo[13]          ; CLK                                                                                                     ; 8.598  ; 8.598  ; Rise       ; CLK                                                                                                     ;
;  Tempo[14]          ; CLK                                                                                                     ; 8.739  ; 8.739  ; Rise       ; CLK                                                                                                     ;
;  Tempo[15]          ; CLK                                                                                                     ; 8.737  ; 8.737  ; Rise       ; CLK                                                                                                     ;
;  Tempo[16]          ; CLK                                                                                                     ; 7.104  ; 7.104  ; Rise       ; CLK                                                                                                     ;
;  Tempo[17]          ; CLK                                                                                                     ; 6.701  ; 6.701  ; Rise       ; CLK                                                                                                     ;
;  Tempo[18]          ; CLK                                                                                                     ; 6.997  ; 6.997  ; Rise       ; CLK                                                                                                     ;
;  Tempo[19]          ; CLK                                                                                                     ; 7.146  ; 7.146  ; Rise       ; CLK                                                                                                     ;
;  Tempo[20]          ; CLK                                                                                                     ; 7.210  ; 7.210  ; Rise       ; CLK                                                                                                     ;
;  Tempo[21]          ; CLK                                                                                                     ; 7.208  ; 7.208  ; Rise       ; CLK                                                                                                     ;
;  Tempo[22]          ; CLK                                                                                                     ; 7.183  ; 7.183  ; Rise       ; CLK                                                                                                     ;
;  Tempo[23]          ; CLK                                                                                                     ; 7.622  ; 7.622  ; Rise       ; CLK                                                                                                     ;
;  Tempo[24]          ; CLK                                                                                                     ; 7.739  ; 7.739  ; Rise       ; CLK                                                                                                     ;
;  Tempo[25]          ; CLK                                                                                                     ; 7.421  ; 7.421  ; Rise       ; CLK                                                                                                     ;
;  Tempo[26]          ; CLK                                                                                                     ; 7.766  ; 7.766  ; Rise       ; CLK                                                                                                     ;
;  Tempo[27]          ; CLK                                                                                                     ; 7.313  ; 7.313  ; Rise       ; CLK                                                                                                     ;
;  Tempo[28]          ; CLK                                                                                                     ; 7.607  ; 7.607  ; Rise       ; CLK                                                                                                     ;
;  Tempo[29]          ; CLK                                                                                                     ; 6.951  ; 6.951  ; Rise       ; CLK                                                                                                     ;
;  Tempo[30]          ; CLK                                                                                                     ; 7.289  ; 7.289  ; Rise       ; CLK                                                                                                     ;
; X_PWM_BIRL[*]       ; CLK                                                                                                     ; 7.798  ; 7.798  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[0]      ; CLK                                                                                                     ; 7.528  ; 7.528  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[1]      ; CLK                                                                                                     ; 7.338  ; 7.338  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[2]      ; CLK                                                                                                     ; 7.774  ; 7.774  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[3]      ; CLK                                                                                                     ; 7.328  ; 7.328  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[4]      ; CLK                                                                                                     ; 7.278  ; 7.278  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[5]      ; CLK                                                                                                     ; 7.062  ; 7.062  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[6]      ; CLK                                                                                                     ; 7.798  ; 7.798  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[7]      ; CLK                                                                                                     ; 7.236  ; 7.236  ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[8]      ; CLK                                                                                                     ; 7.692  ; 7.692  ; Rise       ; CLK                                                                                                     ;
; Z[*]                ; CLK                                                                                                     ; 7.414  ; 7.414  ; Rise       ; CLK                                                                                                     ;
;  Z[0]               ; CLK                                                                                                     ; 7.407  ; 7.407  ; Rise       ; CLK                                                                                                     ;
;  Z[1]               ; CLK                                                                                                     ; 7.414  ; 7.414  ; Rise       ; CLK                                                                                                     ;
;  Z[2]               ; CLK                                                                                                     ; 7.214  ; 7.214  ; Rise       ; CLK                                                                                                     ;
;  Z[3]               ; CLK                                                                                                     ; 7.184  ; 7.184  ; Rise       ; CLK                                                                                                     ;
;  Z[4]               ; CLK                                                                                                     ; 7.260  ; 7.260  ; Rise       ; CLK                                                                                                     ;
;  Z[5]               ; CLK                                                                                                     ; 6.956  ; 6.956  ; Rise       ; CLK                                                                                                     ;
;  Z[6]               ; CLK                                                                                                     ; 6.903  ; 6.903  ; Rise       ; CLK                                                                                                     ;
;  Z[7]               ; CLK                                                                                                     ; 7.310  ; 7.310  ; Rise       ; CLK                                                                                                     ;
;  Z[8]               ; CLK                                                                                                     ; 6.677  ; 6.677  ; Rise       ; CLK                                                                                                     ;
;  Z[9]               ; CLK                                                                                                     ; 6.920  ; 6.920  ; Rise       ; CLK                                                                                                     ;
;  Z[10]              ; CLK                                                                                                     ; 6.919  ; 6.919  ; Rise       ; CLK                                                                                                     ;
;  Z[11]              ; CLK                                                                                                     ; 6.673  ; 6.673  ; Rise       ; CLK                                                                                                     ;
;  Z[12]              ; CLK                                                                                                     ; 6.680  ; 6.680  ; Rise       ; CLK                                                                                                     ;
;  Z[13]              ; CLK                                                                                                     ; 6.690  ; 6.690  ; Rise       ; CLK                                                                                                     ;
;  Z[14]              ; CLK                                                                                                     ; 6.705  ; 6.705  ; Rise       ; CLK                                                                                                     ;
;  Z[15]              ; CLK                                                                                                     ; 6.653  ; 6.653  ; Rise       ; CLK                                                                                                     ;
;  Z[16]              ; CLK                                                                                                     ; 6.682  ; 6.682  ; Rise       ; CLK                                                                                                     ;
;  Z[17]              ; CLK                                                                                                     ; 6.689  ; 6.689  ; Rise       ; CLK                                                                                                     ;
;  Z[18]              ; CLK                                                                                                     ; 6.903  ; 6.903  ; Rise       ; CLK                                                                                                     ;
;  Z[19]              ; CLK                                                                                                     ; 6.877  ; 6.877  ; Rise       ; CLK                                                                                                     ;
;  Z[20]              ; CLK                                                                                                     ; 7.139  ; 7.139  ; Rise       ; CLK                                                                                                     ;
;  Z[21]              ; CLK                                                                                                     ; 6.880  ; 6.880  ; Rise       ; CLK                                                                                                     ;
;  Z[22]              ; CLK                                                                                                     ; 7.122  ; 7.122  ; Rise       ; CLK                                                                                                     ;
;  Z[23]              ; CLK                                                                                                     ; 7.140  ; 7.140  ; Rise       ; CLK                                                                                                     ;
;  Z[24]              ; CLK                                                                                                     ; 7.176  ; 7.176  ; Rise       ; CLK                                                                                                     ;
;  Z[25]              ; CLK                                                                                                     ; 6.917  ; 6.917  ; Rise       ; CLK                                                                                                     ;
;  Z[26]              ; CLK                                                                                                     ; 6.906  ; 6.906  ; Rise       ; CLK                                                                                                     ;
;  Z[27]              ; CLK                                                                                                     ; 7.190  ; 7.190  ; Rise       ; CLK                                                                                                     ;
;  Z[28]              ; CLK                                                                                                     ; 6.694  ; 6.694  ; Rise       ; CLK                                                                                                     ;
;  Z[29]              ; CLK                                                                                                     ; 6.681  ; 6.681  ; Rise       ; CLK                                                                                                     ;
;  Z[30]              ; CLK                                                                                                     ; 6.929  ; 6.929  ; Rise       ; CLK                                                                                                     ;
;  Z[31]              ; CLK                                                                                                     ; 7.253  ; 7.253  ; Rise       ; CLK                                                                                                     ;
; debug_pwm           ; CLK                                                                                                     ; 10.715 ; 10.715 ; Rise       ; CLK                                                                                                     ;
; debug_pwm_value[*]  ; CLK                                                                                                     ; 6.373  ; 6.373  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[0] ; CLK                                                                                                     ; 6.047  ; 6.047  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[1] ; CLK                                                                                                     ; 6.067  ; 6.067  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[2] ; CLK                                                                                                     ; 6.372  ; 6.372  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[3] ; CLK                                                                                                     ; 6.103  ; 6.103  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[4] ; CLK                                                                                                     ; 6.369  ; 6.369  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[5] ; CLK                                                                                                     ; 6.328  ; 6.328  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[6] ; CLK                                                                                                     ; 6.090  ; 6.090  ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[7] ; CLK                                                                                                     ; 6.373  ; 6.373  ; Rise       ; CLK                                                                                                     ;
; higor_temporal[*]   ; CLK                                                                                                     ; 7.359  ; 7.359  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[0]  ; CLK                                                                                                     ; 6.649  ; 6.649  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[1]  ; CLK                                                                                                     ; 6.891  ; 6.891  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[2]  ; CLK                                                                                                     ; 6.433  ; 6.433  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[3]  ; CLK                                                                                                     ; 6.447  ; 6.447  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[4]  ; CLK                                                                                                     ; 6.656  ; 6.656  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[5]  ; CLK                                                                                                     ; 7.122  ; 7.122  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[6]  ; CLK                                                                                                     ; 6.639  ; 6.639  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[7]  ; CLK                                                                                                     ; 6.898  ; 6.898  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[8]  ; CLK                                                                                                     ; 6.699  ; 6.699  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[9]  ; CLK                                                                                                     ; 6.681  ; 6.681  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[10] ; CLK                                                                                                     ; 6.427  ; 6.427  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[11] ; CLK                                                                                                     ; 6.671  ; 6.671  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[12] ; CLK                                                                                                     ; 6.663  ; 6.663  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[13] ; CLK                                                                                                     ; 6.678  ; 6.678  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[14] ; CLK                                                                                                     ; 6.748  ; 6.748  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[15] ; CLK                                                                                                     ; 6.658  ; 6.658  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[16] ; CLK                                                                                                     ; 7.131  ; 7.131  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[17] ; CLK                                                                                                     ; 6.875  ; 6.875  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[18] ; CLK                                                                                                     ; 7.137  ; 7.137  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[19] ; CLK                                                                                                     ; 6.913  ; 6.913  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[20] ; CLK                                                                                                     ; 6.674  ; 6.674  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[21] ; CLK                                                                                                     ; 6.940  ; 6.940  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[22] ; CLK                                                                                                     ; 6.908  ; 6.908  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[23] ; CLK                                                                                                     ; 7.359  ; 7.359  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[24] ; CLK                                                                                                     ; 6.938  ; 6.938  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[25] ; CLK                                                                                                     ; 7.194  ; 7.194  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[26] ; CLK                                                                                                     ; 6.982  ; 6.982  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[27] ; CLK                                                                                                     ; 6.709  ; 6.709  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[28] ; CLK                                                                                                     ; 6.951  ; 6.951  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[29] ; CLK                                                                                                     ; 6.749  ; 6.749  ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[30] ; CLK                                                                                                     ; 6.820  ; 6.820  ; Rise       ; CLK                                                                                                     ;
; pin_name1           ; CLK                                                                                                     ; 6.313  ; 6.313  ; Rise       ; CLK                                                                                                     ;
; sergio[*]           ; CLK                                                                                                     ; 7.181  ; 7.181  ; Rise       ; CLK                                                                                                     ;
;  sergio[0]          ; CLK                                                                                                     ; 6.943  ; 6.943  ; Rise       ; CLK                                                                                                     ;
;  sergio[1]          ; CLK                                                                                                     ; 7.181  ; 7.181  ; Rise       ; CLK                                                                                                     ;
;  sergio[2]          ; CLK                                                                                                     ; 7.142  ; 7.142  ; Rise       ; CLK                                                                                                     ;
;  sergio[3]          ; CLK                                                                                                     ; 7.147  ; 7.147  ; Rise       ; CLK                                                                                                     ;
;  sergio[4]          ; CLK                                                                                                     ; 7.128  ; 7.128  ; Rise       ; CLK                                                                                                     ;
;  sergio[5]          ; CLK                                                                                                     ; 6.982  ; 6.982  ; Rise       ; CLK                                                                                                     ;
;  sergio[6]          ; CLK                                                                                                     ; 6.990  ; 6.990  ; Rise       ; CLK                                                                                                     ;
;  sergio[7]          ; CLK                                                                                                     ; 6.741  ; 6.741  ; Rise       ; CLK                                                                                                     ;
;  sergio[8]          ; CLK                                                                                                     ; 7.120  ; 7.120  ; Rise       ; CLK                                                                                                     ;
;  sergio[9]          ; CLK                                                                                                     ; 6.891  ; 6.891  ; Rise       ; CLK                                                                                                     ;
;  sergio[10]         ; CLK                                                                                                     ; 6.698  ; 6.698  ; Rise       ; CLK                                                                                                     ;
;  sergio[11]         ; CLK                                                                                                     ; 6.677  ; 6.677  ; Rise       ; CLK                                                                                                     ;
;  sergio[12]         ; CLK                                                                                                     ; 6.689  ; 6.689  ; Rise       ; CLK                                                                                                     ;
;  sergio[13]         ; CLK                                                                                                     ; 6.692  ; 6.692  ; Rise       ; CLK                                                                                                     ;
;  sergio[14]         ; CLK                                                                                                     ; 6.716  ; 6.716  ; Rise       ; CLK                                                                                                     ;
;  sergio[15]         ; CLK                                                                                                     ; 6.713  ; 6.713  ; Rise       ; CLK                                                                                                     ;
;  sergio[16]         ; CLK                                                                                                     ; 6.672  ; 6.672  ; Rise       ; CLK                                                                                                     ;
;  sergio[17]         ; CLK                                                                                                     ; 6.736  ; 6.736  ; Rise       ; CLK                                                                                                     ;
;  sergio[18]         ; CLK                                                                                                     ; 6.684  ; 6.684  ; Rise       ; CLK                                                                                                     ;
;  sergio[19]         ; CLK                                                                                                     ; 6.714  ; 6.714  ; Rise       ; CLK                                                                                                     ;
;  sergio[20]         ; CLK                                                                                                     ; 6.697  ; 6.697  ; Rise       ; CLK                                                                                                     ;
;  sergio[21]         ; CLK                                                                                                     ; 6.932  ; 6.932  ; Rise       ; CLK                                                                                                     ;
;  sergio[22]         ; CLK                                                                                                     ; 6.932  ; 6.932  ; Rise       ; CLK                                                                                                     ;
;  sergio[23]         ; CLK                                                                                                     ; 6.714  ; 6.714  ; Rise       ; CLK                                                                                                     ;
;  sergio[24]         ; CLK                                                                                                     ; 6.449  ; 6.449  ; Rise       ; CLK                                                                                                     ;
;  sergio[25]         ; CLK                                                                                                     ; 6.478  ; 6.478  ; Rise       ; CLK                                                                                                     ;
;  sergio[26]         ; CLK                                                                                                     ; 6.670  ; 6.670  ; Rise       ; CLK                                                                                                     ;
;  sergio[27]         ; CLK                                                                                                     ; 6.687  ; 6.687  ; Rise       ; CLK                                                                                                     ;
;  sergio[28]         ; CLK                                                                                                     ; 6.905  ; 6.905  ; Rise       ; CLK                                                                                                     ;
;  sergio[29]         ; CLK                                                                                                     ; 6.913  ; 6.913  ; Rise       ; CLK                                                                                                     ;
;  sergio[30]         ; CLK                                                                                                     ; 6.667  ; 6.667  ; Rise       ; CLK                                                                                                     ;
;  sergio[31]         ; CLK                                                                                                     ; 6.727  ; 6.727  ; Rise       ; CLK                                                                                                     ;
; pin_name1           ; CLK                                                                                                     ; 6.313  ; 6.313  ; Fall       ; CLK                                                                                                     ;
; DATA_MISO           ; FINISH                                                                                                  ; 8.471  ; 8.471  ; Rise       ; FINISH                                                                                                  ;
; saida_x[*]          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 7.200  ; 7.200  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[0]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.644  ; 6.644  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[1]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.499  ; 6.499  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[2]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.753  ; 6.753  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[3]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.742  ; 6.742  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[4]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.846  ; 6.846  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[5]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.915  ; 6.915  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[6]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 7.200  ; 7.200  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[7]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.570  ; 6.570  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[8]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.578  ; 6.578  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[9]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.655  ; 6.655  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[10]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.633  ; 6.633  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[11]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.525  ; 6.525  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[12]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.448  ; 6.448  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[13]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.334  ; 6.334  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[14]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.866  ; 6.866  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[15]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.248  ; 6.248  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[16]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.590  ; 6.590  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[17]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 5.975  ; 5.975  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[18]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.237  ; 6.237  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[19]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.781  ; 6.781  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[20]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.747  ; 6.747  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[21]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.486  ; 6.486  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[22]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.897  ; 6.897  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[23]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.193  ; 6.193  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[24]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.316  ; 6.316  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[25]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.552  ; 6.552  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[26]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.630  ; 6.630  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[27]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.572  ; 6.572  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[28]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.176  ; 6.176  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[29]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.566  ; 6.566  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[30]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.367  ; 6.367  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[31]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 6.640  ; 6.640  ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
+---------------------+---------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+---------------------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                         ;
+---------------------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+
; DATA_MISO           ; CLK                                                                                                     ; 4.831 ; 4.831 ; Rise       ; CLK                                                                                                     ;
; Tempo[*]            ; CLK                                                                                                     ; 3.782 ; 3.782 ; Rise       ; CLK                                                                                                     ;
;  Tempo[0]           ; CLK                                                                                                     ; 4.029 ; 4.029 ; Rise       ; CLK                                                                                                     ;
;  Tempo[1]           ; CLK                                                                                                     ; 4.761 ; 4.761 ; Rise       ; CLK                                                                                                     ;
;  Tempo[2]           ; CLK                                                                                                     ; 3.796 ; 3.796 ; Rise       ; CLK                                                                                                     ;
;  Tempo[3]           ; CLK                                                                                                     ; 3.920 ; 3.920 ; Rise       ; CLK                                                                                                     ;
;  Tempo[4]           ; CLK                                                                                                     ; 3.795 ; 3.795 ; Rise       ; CLK                                                                                                     ;
;  Tempo[5]           ; CLK                                                                                                     ; 3.807 ; 3.807 ; Rise       ; CLK                                                                                                     ;
;  Tempo[6]           ; CLK                                                                                                     ; 3.794 ; 3.794 ; Rise       ; CLK                                                                                                     ;
;  Tempo[7]           ; CLK                                                                                                     ; 3.974 ; 3.974 ; Rise       ; CLK                                                                                                     ;
;  Tempo[8]           ; CLK                                                                                                     ; 4.057 ; 4.057 ; Rise       ; CLK                                                                                                     ;
;  Tempo[9]           ; CLK                                                                                                     ; 4.400 ; 4.400 ; Rise       ; CLK                                                                                                     ;
;  Tempo[10]          ; CLK                                                                                                     ; 4.021 ; 4.021 ; Rise       ; CLK                                                                                                     ;
;  Tempo[11]          ; CLK                                                                                                     ; 3.782 ; 3.782 ; Rise       ; CLK                                                                                                     ;
;  Tempo[12]          ; CLK                                                                                                     ; 3.785 ; 3.785 ; Rise       ; CLK                                                                                                     ;
;  Tempo[13]          ; CLK                                                                                                     ; 4.710 ; 4.710 ; Rise       ; CLK                                                                                                     ;
;  Tempo[14]          ; CLK                                                                                                     ; 4.782 ; 4.782 ; Rise       ; CLK                                                                                                     ;
;  Tempo[15]          ; CLK                                                                                                     ; 4.776 ; 4.776 ; Rise       ; CLK                                                                                                     ;
;  Tempo[16]          ; CLK                                                                                                     ; 3.970 ; 3.970 ; Rise       ; CLK                                                                                                     ;
;  Tempo[17]          ; CLK                                                                                                     ; 3.802 ; 3.802 ; Rise       ; CLK                                                                                                     ;
;  Tempo[18]          ; CLK                                                                                                     ; 3.944 ; 3.944 ; Rise       ; CLK                                                                                                     ;
;  Tempo[19]          ; CLK                                                                                                     ; 4.005 ; 4.005 ; Rise       ; CLK                                                                                                     ;
;  Tempo[20]          ; CLK                                                                                                     ; 4.052 ; 4.052 ; Rise       ; CLK                                                                                                     ;
;  Tempo[21]          ; CLK                                                                                                     ; 4.029 ; 4.029 ; Rise       ; CLK                                                                                                     ;
;  Tempo[22]          ; CLK                                                                                                     ; 4.034 ; 4.034 ; Rise       ; CLK                                                                                                     ;
;  Tempo[23]          ; CLK                                                                                                     ; 4.229 ; 4.229 ; Rise       ; CLK                                                                                                     ;
;  Tempo[24]          ; CLK                                                                                                     ; 4.301 ; 4.301 ; Rise       ; CLK                                                                                                     ;
;  Tempo[25]          ; CLK                                                                                                     ; 4.166 ; 4.166 ; Rise       ; CLK                                                                                                     ;
;  Tempo[26]          ; CLK                                                                                                     ; 4.319 ; 4.319 ; Rise       ; CLK                                                                                                     ;
;  Tempo[27]          ; CLK                                                                                                     ; 4.085 ; 4.085 ; Rise       ; CLK                                                                                                     ;
;  Tempo[28]          ; CLK                                                                                                     ; 4.223 ; 4.223 ; Rise       ; CLK                                                                                                     ;
;  Tempo[29]          ; CLK                                                                                                     ; 3.904 ; 3.904 ; Rise       ; CLK                                                                                                     ;
;  Tempo[30]          ; CLK                                                                                                     ; 4.055 ; 4.055 ; Rise       ; CLK                                                                                                     ;
; X_PWM_BIRL[*]       ; CLK                                                                                                     ; 3.945 ; 3.945 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[0]      ; CLK                                                                                                     ; 4.157 ; 4.157 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[1]      ; CLK                                                                                                     ; 4.077 ; 4.077 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[2]      ; CLK                                                                                                     ; 4.308 ; 4.308 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[3]      ; CLK                                                                                                     ; 4.074 ; 4.074 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[4]      ; CLK                                                                                                     ; 4.043 ; 4.043 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[5]      ; CLK                                                                                                     ; 3.945 ; 3.945 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[6]      ; CLK                                                                                                     ; 4.314 ; 4.314 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[7]      ; CLK                                                                                                     ; 4.022 ; 4.022 ; Rise       ; CLK                                                                                                     ;
;  X_PWM_BIRL[8]      ; CLK                                                                                                     ; 4.200 ; 4.200 ; Rise       ; CLK                                                                                                     ;
; Z[*]                ; CLK                                                                                                     ; 3.765 ; 3.765 ; Rise       ; CLK                                                                                                     ;
;  Z[0]               ; CLK                                                                                                     ; 4.125 ; 4.125 ; Rise       ; CLK                                                                                                     ;
;  Z[1]               ; CLK                                                                                                     ; 4.129 ; 4.129 ; Rise       ; CLK                                                                                                     ;
;  Z[2]               ; CLK                                                                                                     ; 4.052 ; 4.052 ; Rise       ; CLK                                                                                                     ;
;  Z[3]               ; CLK                                                                                                     ; 4.034 ; 4.034 ; Rise       ; CLK                                                                                                     ;
;  Z[4]               ; CLK                                                                                                     ; 4.088 ; 4.088 ; Rise       ; CLK                                                                                                     ;
;  Z[5]               ; CLK                                                                                                     ; 3.920 ; 3.920 ; Rise       ; CLK                                                                                                     ;
;  Z[6]               ; CLK                                                                                                     ; 3.883 ; 3.883 ; Rise       ; CLK                                                                                                     ;
;  Z[7]               ; CLK                                                                                                     ; 4.110 ; 4.110 ; Rise       ; CLK                                                                                                     ;
;  Z[8]               ; CLK                                                                                                     ; 3.791 ; 3.791 ; Rise       ; CLK                                                                                                     ;
;  Z[9]               ; CLK                                                                                                     ; 3.905 ; 3.905 ; Rise       ; CLK                                                                                                     ;
;  Z[10]              ; CLK                                                                                                     ; 3.897 ; 3.897 ; Rise       ; CLK                                                                                                     ;
;  Z[11]              ; CLK                                                                                                     ; 3.785 ; 3.785 ; Rise       ; CLK                                                                                                     ;
;  Z[12]              ; CLK                                                                                                     ; 3.794 ; 3.794 ; Rise       ; CLK                                                                                                     ;
;  Z[13]              ; CLK                                                                                                     ; 3.802 ; 3.802 ; Rise       ; CLK                                                                                                     ;
;  Z[14]              ; CLK                                                                                                     ; 3.804 ; 3.804 ; Rise       ; CLK                                                                                                     ;
;  Z[15]              ; CLK                                                                                                     ; 3.765 ; 3.765 ; Rise       ; CLK                                                                                                     ;
;  Z[16]              ; CLK                                                                                                     ; 3.799 ; 3.799 ; Rise       ; CLK                                                                                                     ;
;  Z[17]              ; CLK                                                                                                     ; 3.796 ; 3.796 ; Rise       ; CLK                                                                                                     ;
;  Z[18]              ; CLK                                                                                                     ; 3.890 ; 3.890 ; Rise       ; CLK                                                                                                     ;
;  Z[19]              ; CLK                                                                                                     ; 3.866 ; 3.866 ; Rise       ; CLK                                                                                                     ;
;  Z[20]              ; CLK                                                                                                     ; 3.996 ; 3.996 ; Rise       ; CLK                                                                                                     ;
;  Z[21]              ; CLK                                                                                                     ; 3.869 ; 3.869 ; Rise       ; CLK                                                                                                     ;
;  Z[22]              ; CLK                                                                                                     ; 3.984 ; 3.984 ; Rise       ; CLK                                                                                                     ;
;  Z[23]              ; CLK                                                                                                     ; 4.001 ; 4.001 ; Rise       ; CLK                                                                                                     ;
;  Z[24]              ; CLK                                                                                                     ; 4.023 ; 4.023 ; Rise       ; CLK                                                                                                     ;
;  Z[25]              ; CLK                                                                                                     ; 3.903 ; 3.903 ; Rise       ; CLK                                                                                                     ;
;  Z[26]              ; CLK                                                                                                     ; 3.893 ; 3.893 ; Rise       ; CLK                                                                                                     ;
;  Z[27]              ; CLK                                                                                                     ; 4.040 ; 4.040 ; Rise       ; CLK                                                                                                     ;
;  Z[28]              ; CLK                                                                                                     ; 3.802 ; 3.802 ; Rise       ; CLK                                                                                                     ;
;  Z[29]              ; CLK                                                                                                     ; 3.796 ; 3.796 ; Rise       ; CLK                                                                                                     ;
;  Z[30]              ; CLK                                                                                                     ; 3.901 ; 3.901 ; Rise       ; CLK                                                                                                     ;
;  Z[31]              ; CLK                                                                                                     ; 4.062 ; 4.062 ; Rise       ; CLK                                                                                                     ;
; debug_pwm           ; CLK                                                                                                     ; 4.010 ; 4.010 ; Rise       ; CLK                                                                                                     ;
; debug_pwm_value[*]  ; CLK                                                                                                     ; 3.437 ; 3.437 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[0] ; CLK                                                                                                     ; 3.437 ; 3.437 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[1] ; CLK                                                                                                     ; 3.451 ; 3.451 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[2] ; CLK                                                                                                     ; 3.597 ; 3.597 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[3] ; CLK                                                                                                     ; 3.482 ; 3.482 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[4] ; CLK                                                                                                     ; 3.603 ; 3.603 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[5] ; CLK                                                                                                     ; 3.575 ; 3.575 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[6] ; CLK                                                                                                     ; 3.478 ; 3.478 ; Rise       ; CLK                                                                                                     ;
;  debug_pwm_value[7] ; CLK                                                                                                     ; 3.605 ; 3.605 ; Rise       ; CLK                                                                                                     ;
; higor_temporal[*]   ; CLK                                                                                                     ; 3.675 ; 3.675 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[0]  ; CLK                                                                                                     ; 3.772 ; 3.772 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[1]  ; CLK                                                                                                     ; 3.889 ; 3.889 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[2]  ; CLK                                                                                                     ; 3.685 ; 3.685 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[3]  ; CLK                                                                                                     ; 3.699 ; 3.699 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[4]  ; CLK                                                                                                     ; 3.786 ; 3.786 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[5]  ; CLK                                                                                                     ; 3.993 ; 3.993 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[6]  ; CLK                                                                                                     ; 3.767 ; 3.767 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[7]  ; CLK                                                                                                     ; 3.898 ; 3.898 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[8]  ; CLK                                                                                                     ; 3.819 ; 3.819 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[9]  ; CLK                                                                                                     ; 3.806 ; 3.806 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[10] ; CLK                                                                                                     ; 3.675 ; 3.675 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[11] ; CLK                                                                                                     ; 3.795 ; 3.795 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[12] ; CLK                                                                                                     ; 3.779 ; 3.779 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[13] ; CLK                                                                                                     ; 3.798 ; 3.798 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[14] ; CLK                                                                                                     ; 3.822 ; 3.822 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[15] ; CLK                                                                                                     ; 3.786 ; 3.786 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[16] ; CLK                                                                                                     ; 4.002 ; 4.002 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[17] ; CLK                                                                                                     ; 3.871 ; 3.871 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[18] ; CLK                                                                                                     ; 4.006 ; 4.006 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[19] ; CLK                                                                                                     ; 3.897 ; 3.897 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[20] ; CLK                                                                                                     ; 3.800 ; 3.800 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[21] ; CLK                                                                                                     ; 3.921 ; 3.921 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[22] ; CLK                                                                                                     ; 3.895 ; 3.895 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[23] ; CLK                                                                                                     ; 4.101 ; 4.101 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[24] ; CLK                                                                                                     ; 3.919 ; 3.919 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[25] ; CLK                                                                                                     ; 4.030 ; 4.030 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[26] ; CLK                                                                                                     ; 3.950 ; 3.950 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[27] ; CLK                                                                                                     ; 3.800 ; 3.800 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[28] ; CLK                                                                                                     ; 3.929 ; 3.929 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[29] ; CLK                                                                                                     ; 3.827 ; 3.827 ; Rise       ; CLK                                                                                                     ;
;  higor_temporal[30] ; CLK                                                                                                     ; 3.868 ; 3.868 ; Rise       ; CLK                                                                                                     ;
; pin_name1           ; CLK                                                                                                     ; 3.356 ; 3.356 ; Rise       ; CLK                                                                                                     ;
; sergio[*]           ; CLK                                                                                                     ; 3.684 ; 3.684 ; Rise       ; CLK                                                                                                     ;
;  sergio[0]          ; CLK                                                                                                     ; 3.931 ; 3.931 ; Rise       ; CLK                                                                                                     ;
;  sergio[1]          ; CLK                                                                                                     ; 4.016 ; 4.016 ; Rise       ; CLK                                                                                                     ;
;  sergio[2]          ; CLK                                                                                                     ; 4.010 ; 4.010 ; Rise       ; CLK                                                                                                     ;
;  sergio[3]          ; CLK                                                                                                     ; 4.014 ; 4.014 ; Rise       ; CLK                                                                                                     ;
;  sergio[4]          ; CLK                                                                                                     ; 3.997 ; 3.997 ; Rise       ; CLK                                                                                                     ;
;  sergio[5]          ; CLK                                                                                                     ; 3.864 ; 3.864 ; Rise       ; CLK                                                                                                     ;
;  sergio[6]          ; CLK                                                                                                     ; 3.887 ; 3.887 ; Rise       ; CLK                                                                                                     ;
;  sergio[7]          ; CLK                                                                                                     ; 3.771 ; 3.771 ; Rise       ; CLK                                                                                                     ;
;  sergio[8]          ; CLK                                                                                                     ; 3.979 ; 3.979 ; Rise       ; CLK                                                                                                     ;
;  sergio[9]          ; CLK                                                                                                     ; 3.886 ; 3.886 ; Rise       ; CLK                                                                                                     ;
;  sergio[10]         ; CLK                                                                                                     ; 3.748 ; 3.748 ; Rise       ; CLK                                                                                                     ;
;  sergio[11]         ; CLK                                                                                                     ; 3.726 ; 3.726 ; Rise       ; CLK                                                                                                     ;
;  sergio[12]         ; CLK                                                                                                     ; 3.809 ; 3.809 ; Rise       ; CLK                                                                                                     ;
;  sergio[13]         ; CLK                                                                                                     ; 3.811 ; 3.811 ; Rise       ; CLK                                                                                                     ;
;  sergio[14]         ; CLK                                                                                                     ; 3.824 ; 3.824 ; Rise       ; CLK                                                                                                     ;
;  sergio[15]         ; CLK                                                                                                     ; 3.824 ; 3.824 ; Rise       ; CLK                                                                                                     ;
;  sergio[16]         ; CLK                                                                                                     ; 3.797 ; 3.797 ; Rise       ; CLK                                                                                                     ;
;  sergio[17]         ; CLK                                                                                                     ; 3.844 ; 3.844 ; Rise       ; CLK                                                                                                     ;
;  sergio[18]         ; CLK                                                                                                     ; 3.805 ; 3.805 ; Rise       ; CLK                                                                                                     ;
;  sergio[19]         ; CLK                                                                                                     ; 3.833 ; 3.833 ; Rise       ; CLK                                                                                                     ;
;  sergio[20]         ; CLK                                                                                                     ; 3.821 ; 3.821 ; Rise       ; CLK                                                                                                     ;
;  sergio[21]         ; CLK                                                                                                     ; 3.922 ; 3.922 ; Rise       ; CLK                                                                                                     ;
;  sergio[22]         ; CLK                                                                                                     ; 3.911 ; 3.911 ; Rise       ; CLK                                                                                                     ;
;  sergio[23]         ; CLK                                                                                                     ; 3.821 ; 3.821 ; Rise       ; CLK                                                                                                     ;
;  sergio[24]         ; CLK                                                                                                     ; 3.684 ; 3.684 ; Rise       ; CLK                                                                                                     ;
;  sergio[25]         ; CLK                                                                                                     ; 3.723 ; 3.723 ; Rise       ; CLK                                                                                                     ;
;  sergio[26]         ; CLK                                                                                                     ; 3.719 ; 3.719 ; Rise       ; CLK                                                                                                     ;
;  sergio[27]         ; CLK                                                                                                     ; 3.736 ; 3.736 ; Rise       ; CLK                                                                                                     ;
;  sergio[28]         ; CLK                                                                                                     ; 3.906 ; 3.906 ; Rise       ; CLK                                                                                                     ;
;  sergio[29]         ; CLK                                                                                                     ; 3.913 ; 3.913 ; Rise       ; CLK                                                                                                     ;
;  sergio[30]         ; CLK                                                                                                     ; 3.718 ; 3.718 ; Rise       ; CLK                                                                                                     ;
;  sergio[31]         ; CLK                                                                                                     ; 3.838 ; 3.838 ; Rise       ; CLK                                                                                                     ;
; pin_name1           ; CLK                                                                                                     ; 3.356 ; 3.356 ; Fall       ; CLK                                                                                                     ;
; DATA_MISO           ; FINISH                                                                                                  ; 4.583 ; 4.583 ; Rise       ; FINISH                                                                                                  ;
; saida_x[*]          ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.259 ; 3.259 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[0]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.613 ; 3.613 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[1]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.480 ; 3.480 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[2]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.600 ; 3.600 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[3]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.609 ; 3.609 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[4]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.750 ; 3.750 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[5]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.741 ; 3.741 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[6]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.845 ; 3.845 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[7]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.529 ; 3.529 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[8]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.536 ; 3.536 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[9]         ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.571 ; 3.571 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[10]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.564 ; 3.564 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[11]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.500 ; 3.500 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[12]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.477 ; 3.477 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[13]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.426 ; 3.426 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[14]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.710 ; 3.710 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[15]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.365 ; 3.365 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[16]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.557 ; 3.557 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[17]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.259 ; 3.259 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[18]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.359 ; 3.359 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[19]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.649 ; 3.649 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[20]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.610 ; 3.610 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[21]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.522 ; 3.522 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[22]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.688 ; 3.688 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[23]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.326 ; 3.326 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[24]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.404 ; 3.404 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[25]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.500 ; 3.500 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[26]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.575 ; 3.575 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[27]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.533 ; 3.533 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[28]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.346 ; 3.346 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[29]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.516 ; 3.516 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[30]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.440 ; 3.440 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
;  saida_x[31]        ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 3.524 ; 3.524 ; Fall       ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ;
+---------------------+---------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                              ; To Clock                                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                                     ; CLK                                                                                                     ; 498491   ; 120379   ; 51       ; 184      ;
; FINISH                                                                                                  ; CLK                                                                                                     ; 15       ; 8        ; 0        ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK                                                                                                     ; 0        ; 122      ; 0        ; 0        ;
; CLK                                                                                                     ; FINISH                                                                                                  ; 15       ; 0        ; 0        ; 0        ;
; FINISH                                                                                                  ; FINISH                                                                                                  ; 17       ; 8        ; 0        ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH                                                                                                  ; 1        ; 1        ; 0        ; 0        ;
; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0        ; 0        ; 32       ; 0        ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                              ; To Clock                                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                                     ; CLK                                                                                                     ; 498491   ; 120379   ; 51       ; 184      ;
; FINISH                                                                                                  ; CLK                                                                                                     ; 15       ; 8        ; 0        ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; CLK                                                                                                     ; 0        ; 122      ; 0        ; 0        ;
; CLK                                                                                                     ; FINISH                                                                                                  ; 15       ; 0        ; 0        ; 0        ;
; FINISH                                                                                                  ; FINISH                                                                                                  ; 17       ; 8        ; 0        ; 0        ;
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH                                                                                                  ; 1        ; 1        ; 0        ; 0        ;
; CLK                                                                                                     ; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; 0        ; 0        ; 32       ; 0        ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                                              ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH   ; 2        ; 2        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                                              ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] ; FINISH   ; 2        ; 2        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 49    ; 49   ;
; Unconstrained Output Ports      ; 178   ; 178  ;
; Unconstrained Output Port Paths ; 194   ; 194  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sat Nov 17 21:31:18 2018
Info: Command: quartus_sta Secador -c Secador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 267 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Secador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name FINISH FINISH
    Info (332105): create_clock -period 1.000 -name lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst48  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.001
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.001    -12862.267 CLK 
    Info (332119):    -1.553       -45.934 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
    Info (332119):    -0.436        -1.373 FINISH 
Info (332146): Worst-case hold slack is -2.710
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.710        -2.726 FINISH 
    Info (332119):    -0.390        -2.620 CLK 
    Info (332119):     1.466         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
Info (332146): Worst-case recovery slack is 1.115
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.115         0.000 FINISH 
Info (332146): Worst-case removal slack is -0.845
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.845        -1.690 FINISH 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -8418.604 CLK 
    Info (332119):    -1.222       -11.222 FINISH 
    Info (332119):     0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst48  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.855
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.855     -4106.047 CLK 
    Info (332119):    -0.585       -17.687 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
    Info (332119):     0.376         0.000 FINISH 
Info (332146): Worst-case hold slack is -1.485
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.485        -2.375 FINISH 
    Info (332119):    -0.372        -2.874 CLK 
    Info (332119):     1.118         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
Info (332146): Worst-case recovery slack is 0.633
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.633         0.000 FINISH 
Info (332146): Worst-case removal slack is -0.253
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.253        -0.506 FINISH 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -8462.188 CLK 
    Info (332119):    -1.222       -11.222 FINISH 
    Info (332119):     0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 591 megabytes
    Info: Processing ended: Sat Nov 17 21:31:20 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


