/*
Copyright (C) 1994-1999 The XFree86 Project, Inc.  All Rights Reserved.
Copyright (C) 2000 Silicon Motion, Inc.  All Rights Reserved.
Copyright (C) 2008 Francisco Jerez. All Rights Reserved. 
Copyright (c) 2012 by Silicon Motion, Inc. (SMI)

Permission is hereby granted, free of charge, to any person obtaining a copy of
this software and associated documentation files (the "Software"), to deal in
the Software without restriction, including without limitation the rights to
use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies
of the Software, and to permit persons to whom the Software is furnished to do
so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FIT-
NESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL THE
XFREE86 PROJECT BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

Except as contained in this notice, the names of The XFree86 Project and
Silicon Motion shall not be used in advertising or otherwise to promote the
sale, use or other dealings in this Software without prior written
authorization from The XFree86 Project or Silicon Motion.
*/


#ifdef HAVE_CONFIG_H
#include "config.h"
#endif
#include "../smi_common.h"
#include "../smi_driver.h"
#include "../smi_video.h"
#include "../smi_dbg.h"
#include "../smi_crtc.h"
#include "../smi_output.h"
#include "smi_712_driver.h"
#include "ddk712/ddk712.h"
#include "smi_712_hw.h"
/*
    below table is the timing value for sm712
    0~13 will be set to SVR40 ~ SVR4D
    14~15 will be set to CCR6C and CCR6D
*/
#if SMI_RANDR

const SMI712CrtTiming g_sm712_ModeTable[] = {
/* 640x480 */
{
    640,480,60,
    {0x5F, 0x4F, 0x00, 0x54, 0x00, 0x0B, 0xDF, 0x00,
    0xEA, 0x0C, 0x2E, 0x00, 0x4F, 0xDF}, {0x07, 0x82},
},
{
    640,480,75,
    {0x64, 0x4F, 0x00, 0x52, 0x1A, 0xF2, 0xDF, 0x00,
    0xE0, 0x03, 0x0F, 0xC0, 0x4F, 0xDF}, {0x16, 0x85},
},
{
    640,480,85,
    {0x63, 0x4F, 0x00, 0x57, 0x1E, 0xFB, 0xDF, 0x00,
    0xE0, 0x03, 0x0F, 0xC0, 0x4F, 0xDF}, {0x88, 0x9B},
},
/* 800x480 */
{
    800,480,60,
    {0x6B, 0x63, 0x00, 0x69, 0x1B, 0xF2, 0xDF, 0x00,
    0xE2, 0xE4, 0x1F, 0xC0, 0x63, 0xDF}, {0x2C, 0x17},
},
{
    800,480,75,
    {0x6B, 0x63, 0x00, 0x69, 0x1B, 0xF2, 0xDF, 0x00,
    0xE2, 0xE4, 0x1F, 0xC0, 0x63, 0xDF}, {0x2C, 0x17},
},
{
    800,480,85,
    {0x6B, 0x63, 0x00, 0x69, 0x1B, 0xF2, 0xDF, 0x00,
    0xE2, 0xE4, 0x1F, 0xC0, 0x63, 0xDF}, {0x2C, 0x17},
},
/* 800x600 */
{
    800,600,60,
    {0x7F, 0x63, 0x00, 0x69, 0x18, 0x72, 0x57, 0x00,
    0x58, 0x0C, 0xE0, 0x20, 0x63, 0x57}, {0x1C, 0x85},
},
{
    800,600,75,
    {0x7F, 0x63, 0x00, 0x66, 0x10, 0x6F, 0x57, 0x00,
    0x58, 0x0B, 0xE0, 0x20, 0x63, 0x57}, {0x4C, 0x8B},
},
{
    800,600,85,
    {0x7E, 0x63, 0x00, 0x68, 0x10, 0x75, 0x57, 0x00,
    0x58, 0x0B, 0xE0, 0x20, 0x63, 0x57}, {0x37, 0x87},
},
#if 0
/* 1024x600 */
{
    1024,600,60,
    0xA3, 0x7F, 0x00, 0x82, 0x0B, 0x6F, 0x57, 0x00,
    0x5C, 0x0F, 0xE0, 0xE0, 0x7F, 0x57, 0x16, 0x07,
},
#endif
/* 1024x768 */

{
    1024,768,60,
    {0xA3, 0x7F, 0x00, 0x86, 0x15, 0x24, 0xFF, 0x00,
    0x01, 0x07, 0xE5, 0x20, 0x7F, 0xFF}, {0x52, 0x89},
},
{
    1024,768,75,
    {0x9F, 0x7F, 0x00, 0x82, 0x0E, 0x1E, 0xFF, 0x00,
    0x00, 0x03, 0xE5, 0x20, 0x7F, 0xFF}, {0x0B, 0x02},
},
{
    1024,768,85,
    {0xA7, 0x7F, 0x00, 0x86, 0x12, 0x26, 0xFF, 0x00,
    0x00, 0x03, 0xE5, 0x20, 0x7F, 0xFF}, {0x70, 0x11},
},

/* 1280x1024 */
{
    1280,1024,60,
    {0xCE, 0x9F, 0x00, 0xA7, 0x15, 0x28, 0xFF, 0x00,
    0x00, 0x03, 0x4A, 0x20, 0x9F, 0xFF}, {0x53, 0x0B},
},
{
    1280,1024,75,
    {0xCE, 0x9F, 0x00, 0xA2, 0x14, 0x28, 0xFF, 0x00,
//           0x00, 0x03, 0x4A, 0x20, 0x9F, 0xFF, 0x13, 0x02,
    0x00, 0x03, 0x4A, 0x20, 0x9F, 0xFF}, {0x42, 0x07},           
},
{
    1280,1024,85,
    {0xD3, 0x9F, 0x00, 0xA8, 0x1C, 0x2E, 0xFF, 0x00,
//           0x00, 0x03, 0x4A, 0x20, 0x9F, 0xFF, 0x16, 0x42,
    0x00, 0x03, 0x4A, 0x20, 0x9F, 0xFF}, {0x0b, 0x01},           
},

};

const int g_sm712_mode_cnt = sizeof(g_sm712_ModeTable)/sizeof(g_sm712_ModeTable[0]);


/* below hard code is not correct, so disable none-60 hz incorrect timings */
const SMI712PnlTiming g_sm712_ModeTable2[] = {
#if 0
{

    640,480,60,
    0x04, 0x24, 0x63, 0x4F, 0x52, 0x0C, 0xDF, 0xE9,
    0x00, 0x03, 0x59, 0x00, 0x4F, 0xDF, 0x03, 0x02,
},
	
{
    640,480,75,
    0x04, 0x24, 0x63, 0x4F, 0x52, 0x0C, 0xDF, 0xE9,
    0x00, 0x03, 0x59, 0xC0, 0x4F, 0xDF, 0x16, 0x85,
},
{
    640,480,85,
    0x04, 0x24, 0x63, 0x4F, 0x52, 0x0C, 0xDF, 0xE9,
    0x00, 0x03, 0x59, 0xC0, 0x4F, 0xDF, 0x88, 0x9B,
},
#endif
{
    800,480,60,
    {0x02, 0x24, 0x7B, 0x63, 0x67, 0xF3, 0xDF, 0xE2,
    0x00, 0x03, 0x41, 0xC0, 0x63, 0xDF}, {0x2C, 0x17},
},
#if 0
{
    800,480,75,
    0x6B, 0x63, 0x00, 0x69, 0x1B, 0xF2, 0xDF, 0x00,
    0xE2, 0xE4, 0x1F, 0xC0, 0x63, 0xDF, 0x2C, 0x17,
},
{
    800,480,85,
    0x6B, 0x63, 0x00, 0x69, 0x1B, 0xF2, 0xDF, 0x00,
    0xE2, 0xE4, 0x1F, 0xC0, 0x63, 0xDF, 0x2C, 0x17,
},
#endif
{
    800,600,60,
    {0x04, 0x48, 0x83, 0x63, 0x69, 0x73, 0x57, 0x58,
    0x00, 0x03, 0x7B, 0x20, 0x63, 0x57}, {0x0E, 0x05},
},
#if 0
{
    800,600,75,
    0x7F, 0x63, 0x00, 0x66, 0x10, 0x6F, 0x57, 0x00,
    0x58, 0x0B, 0xE0, 0x20, 0x63, 0x57, 0x4C, 0x8B,
},
{
    800,600,85,
    0x7E, 0x63, 0x00, 0x68, 0x10, 0x75, 0x57, 0x00,
    0x58, 0x0B, 0xE0, 0x20, 0x63, 0x57, 0x37, 0x87,
},
#endif
#if 0
{
    1024,600,60,
    0x04, 0x48, 0x95, 0x7F, 0x86, 0x70, 0x57, 0x5B,
    0x00, 0x60, 0x1c, 0x22, 0x7F, 0x57, 0x16, 0x07,
},
#endif
{
    1024,768,60,
    {0x06, 0x68, 0xA7, 0x7F, 0x83, 0x25, 0xFF, 0x02,
    0x00, 0x62, 0x85, 0x20, 0x7F, 0xFF}, {0x29, 0x09},
},
#if 0
{
    1024,768,75,
    0x9F, 0x7F, 0x00, 0x82, 0x0E, 0x1E, 0xFF, 0x00,
    0x00, 0x03, 0xE5, 0x20, 0x7F, 0xFF, 0x0B, 0x02,
},
{
    1024,768,85,
    0xA7, 0x7F, 0x00, 0x86, 0x12, 0x26, 0xFF, 0x00,
    0x00, 0x03, 0xE5, 0x20, 0x7F, 0xFF, 0x70, 0x11,
},
#endif
{
    1280,1024,60,
    {0x08, 0x8C, 0xD5, 0x9F, 0xAB, 0x26, 0xFF, 0x00,
    0x00, 0x03, 0x7E, 0x20, 0x9F, 0xFF}, {0x53, 0x0B},
},
#if 0
{
    1280,1024,75,
    0xCE, 0x9F, 0x00, 0xA2, 0x14, 0x28, 0xFF, 0x00,
    0x00, 0x03, 0x4A, 0x20, 0x9F, 0xFF, 0x42, 0x07,           
},
{
    1280,1024,85,
    0xD3, 0x9F, 0x00, 0xA8, 0x1C, 0x2E, 0xFF, 0x00,
    0x00, 0x03, 0x4A, 0x20, 0x9F, 0xFF, 0x0b, 0x01,           
},
#endif
};
#define BASE_FREQ	14.31818	/* MHz */

const int g_sm712_mode2_cnt = sizeof(g_sm712_ModeTable2)/sizeof(g_sm712_ModeTable2[0]);
void
SMI_CommonCalcClock(int scrnIndex, int32_t freq, int min_m, int min_n1, 
		    int max_n1, int min_n2, int max_n2, int32_t freq_min, 
		    int32_t freq_max, unsigned char *mdiv, unsigned char *ndiv)
{
    ScrnInfoPtr pScrn = xf86Screens[scrnIndex];
    SMIPtr pSmi = SMIPTR(pScrn);
    SMIHWPtr pHw = pSmi->pHardware;
    double div, diff, best_diff;
    unsigned int m;
    unsigned char n1, n2;
    unsigned char best_n1 = 63, best_n2 = 3, best_m = 255;

    double ffreq     = freq     / 1000.0 / BASE_FREQ;
    double ffreq_min = freq_min / 1000.0 / BASE_FREQ;
    double ffreq_max = freq_max / 1000.0 / BASE_FREQ;

    if (ffreq < ffreq_min / (1 << max_n2)) {
	xf86DrvMsg(scrnIndex,X_WARNING,"invalid frequency %1.3f MHz  [freq >= %1.3f MHz]\n",
		ffreq * BASE_FREQ, ffreq_min * BASE_FREQ / (1 << max_n2));
	ffreq = ffreq_min / (1 << max_n2);
    }
    if (ffreq > ffreq_max / (1 << min_n2)) {
	xf86DrvMsg(scrnIndex,X_WARNING,"invalid frequency %1.3f MHz  [freq <= %1.3f MHz]\n",
		ffreq * BASE_FREQ, ffreq_max * BASE_FREQ / (1 << min_n2));
	ffreq = ffreq_max / (1 << min_n2);
    }

    /* work out suitable timings */
    best_diff = ffreq;

    for (n2 = min_n2; n2 <= max_n2; n2++) {
	for (n1 = min_n1; n1 <= max_n1; n1++) {
	    m = (int)(ffreq * n1 * (1 << n2) + 0.5);
	    if ( (m < min_m) || (m > 255) ) {
		continue;
	    }
	    div = (double)(m) / (double)(n1);
	    if ( (div >= ffreq_min) && (div <= ffreq_max) ) {
		diff = ffreq - div / (1 << n2);
		if (diff < 0.0) {
		    diff = -diff;
		}
		if (diff < best_diff) {
		    best_diff = diff;
		    best_m    = m;
		    best_n1   = n1;
		    best_n2   = n2;
		}
	    }
	}
    }

    DEBUG("Clock parameters for %1.6f MHz: m=%d, n1=%d, n2=%d\n",
	  ((double)(best_m) / (double)(best_n1) / (1 << best_n2)) * BASE_FREQ,
	  best_m, best_n1, best_n2);

    if (SMI_LYNX_SERIES(pHw->Chipset)) {
	/* Prefer post scalar enabled for even denominators */
	if (freq < 70000 && max_n2 > 0 &&
	    best_n2 == 0 && best_n1 % 2 == 0){
	    best_n1 >>= 1;
	    best_n2 = 1;
	}

	*ndiv = best_n1 |
	    (best_n2 & 0x1) << 7 |
	    (best_n2 & 0x2) >> 1 <<6;
    } else {
	*ndiv = best_n1 | (best_n2 << 7);

	/* Enable second VCO */
	if (freq > 120000)
	    *ndiv |= 1 << 6;
    }

    *mdiv = best_m;
}


static void SMILynx_CrtcVideoInit_crt(xf86CrtcPtr crtc)
{
    ScrnInfoPtr pScrn=crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
    int pitch;

    ENTER();

    switch (pScrn->bitsPerPixel)
    {
	    case 8:
			WRITE_VPR(pHw, VPR_00, 0x00000000);
			break;
	    case 16:
			WRITE_VPR(pHw, VPR_00, 0x00020000);
			break;
	    case 24:
			WRITE_VPR(pHw, VPR_00, 0x00040000);
			break;
	    case 32:
			WRITE_VPR(pHw, VPR_00, 0x00030000);
			break;
    }
#if 0
    pitch = (crtc->rotatedData? crtc->mode.HDisplay : pScrn->displayWidth) * pSmi->Bpp;
    pitch = (pitch + 15) & ~15;

    WRITE_VPR(pSmi, 0x10, (crtc->mode.HDisplay * pSmi->Bpp) >> 3 << 16 | pitch >> 3);
#endif	

    LEAVE();
}

static void SMILynx_CrtcVideoInit_lcd(xf86CrtcPtr crtc)
{
    ScrnInfoPtr pScrn=crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
	SMI712HWPtr p712Hw = (SMI712HWPtr)pSmi->pHardware;
	SMI712RegPtr mode = p712Hw->pRegMode;
    CARD16 fifo_readoffset,fifo_writeoffset;

    ENTER();

    /* Set display depth */
    if (pScrn->bitsPerPixel > 8)
    	mode->SR31 |= 0x40; /* 16 bpp */
    else
    	mode->SR31 &= ~0x40; /* 8 bpp */

    /* FIFO1/2 Read Offset*/
    fifo_readoffset = (crtc->rotatedData? crtc->mode.HDisplay : pScrn->displayWidth) * pSmi->Bpp;
    fifo_readoffset = ((fifo_readoffset + 15) & ~15) >> 3;

    /* FIFO1 Read Offset */
    mode->SR44 = fifo_readoffset & 0x000000FF;
    /* FIFO2 Read Offset */
    mode->SR4B = fifo_readoffset & 0x000000FF;

    if(pHw->Chipset == SMI_LYNX3DM){
	/* FIFO1/2 Read Offset overflow */
	mode->SR4C = (((fifo_readoffset & 0x00000300) >> 8) << 2) |
	    (((fifo_readoffset & 0x00000300) >> 8) << 6);
    }else{
	/* FIFO1 Read Offset overflow */
	mode->SR45 = (mode->SR45 & 0x3F) | ((fifo_readoffset & 0x00000300) >> 8) << 6;
	/* FIFO2 Read Offset overflow */
	mode->SR4C = (((fifo_readoffset & 0x00000300) >> 8) << 6);
    }

    /* FIFO Write Offset */
    fifo_writeoffset = crtc->mode.HDisplay * pSmi->Bpp >> 3;
    mode->SR48 = fifo_writeoffset & 0x000000FF;
    mode->SR49 = (fifo_writeoffset & 0x00000300) >> 8;

    /* set FIFO levels */
    mode->SR4A = 0x41;

    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x31, mode->SR31);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x44, mode->SR44);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x45, mode->SR45);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x48, mode->SR48);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x49, mode->SR49);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x4A, mode->SR4A);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x4B, mode->SR4B);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x4C, mode->SR4C);

    LEAVE();
}

static void SMI712_CrtcAdjustFrame(xf86CrtcPtr crtc, int x, int y)
{
    ScrnInfoPtr pScrn=crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
	SMI712HWPtr p712Hw = (SMI712HWPtr)pSmi->pHardware;
	SMI712RegPtr mode = p712Hw->pRegMode;
    xf86CrtcConfigPtr crtcConf = XF86_CRTC_CONFIG_PTR(pScrn);
    SMICrtcPrivatePtr crtcPriv = SMICRTC(crtc);
    CARD32 Base;
    CARD32 Pitch,Width;

    ENTER();
    Pitch = (pScrn->displayWidth * pSmi->Bpp);//it == pixel unit divided with 8
    Width = (crtc->mode.HDisplay * pSmi->Bpp);//as caculated like pitch

    XERR("pScrn->displayWidth = %d\n",pScrn->displayWidth);
    XERR("Pitch = %x  Width = %x\n",Pitch,Width);

    if(crtc->rotatedData){
        Pitch = crtcPriv->shadow_pitch ;
    	Base = (char*)crtc->rotatedData - (char*)pSmi->pFB;
	}
    else
    	Base = pSmi->FBOffset + (x + y * pScrn->displayWidth) * pSmi->Bpp;


	Base = (Base + 7) & ~7;
	while ((Base % pSmi->Bpp) > 0)
	    Base -= 8;
    Base >>= 3;

    Width>>=3;
    Pitch>>=3;

	//if(pSmi->DualView && crtc == crtcConf->crtc[1])
	if(crtcPriv->controller && (pSmi->DualView))
	{
	    /* LCD channel pitch and base address  */

	    /* FIFO1 read start address */
	    mode->SR40 = Base & 0x000000FF;
	    mode->SR41 = (Base & 0x0000FF00) >> 8;

	    /* FIFO2 read start address */
	    mode->SR42 = Base & 0x000000FF;
	    mode->SR43 = (Base & 0x0000FF00) >> 8;

	    /* FIFO1/2 read start address overflow */
	    if(pHw->Chipset == SMI_LYNX3DM)
    		mode->SR45 = (Base & 0x000F0000) >> 16 | (Base & 0x000F0000) >> 16 << 4;
	    else
    		mode->SR45 = (mode->SR45 & 0xC0) |
		    (Base & 0x00070000) >> 16 | (Base & 0x00070000) >> 16 << 3;

	    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x40, mode->SR40);
	    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x41, mode->SR41);
	    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x42, mode->SR42);
	    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x43, mode->SR43);
	    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x45, mode->SR45);    

	    /* Offset  of LCD channel*/
	    mode->SR45 = (mode->SR45 & 0x3f)|((Pitch & 0x300 ) >> 2);
	    VGAOUT8_INDEX_712(pHw,VGA_SEQ_INDEX,VGA_SEQ_DATA,0x44,Pitch & 0xff);
	    VGAOUT8_INDEX_712(pHw,VGA_SEQ_INDEX,VGA_SEQ_DATA,0x45,mode->SR45);
	    
	}
	else
	{
	    /* CRT and single head */	    
	    WRITE_VPR(pHw, 0x0C, Base);
	    WRITE_VPR(pHw, 0x10,(Width<<16)|(Pitch&0xffff));
	}
    LEAVE();
}


static void
SMILynx_CrtcAdjustFrame(xf86CrtcPtr crtc, int x, int y)
{
    ScrnInfoPtr pScrn=crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
	SMI712HWPtr p712Hw = (SMI712HWPtr)pSmi->pHardware;
	SMI712RegPtr mode = p712Hw->pRegMode;
    xf86CrtcConfigPtr crtcConf = XF86_CRTC_CONFIG_PTR(pScrn);
    CARD32 Base;
    CARD32 Pitch,Width;

    ENTER();
    Pitch = (pScrn->displayWidth * pSmi->Bpp) >> 3;//it == pixel unit divided with 8
    Width = (crtc->mode.HDisplay * pSmi->Bpp) >> 3;//as caculated like pitch

    if(crtc->rotatedData)
	Base = (char*)crtc->rotatedData - (char*)pSmi->pFB;
    else
	Base = pSmi->FBOffset + (x + y * pScrn->displayWidth) * pSmi->Bpp;


    if (SMI_LYNX3D_SERIES(pHw->Chipset) || SMI_COUGAR_SERIES(pHw->Chipset)) 
    {
    	Base = (Base + 15) & ~15;
    	while ((Base % pSmi->Bpp) > 0) {
    	    Base -= 16;
    	}
    }
    else 
    {
    	Base = (Base + 7) & ~7;
    	while ((Base % pSmi->Bpp) > 0)
    	    Base -= 8;
    }

    Base >>= 3;

    if(SMI_COUGAR_SERIES(pHw->Chipset))
    {
    	WRITE_VPR(pHw, 0x0C, Base);
    	WRITE_FPR(pHw, FPR0C, Base);
    }
    else
    {
    	if((pSmi->DualView) && crtc == crtcConf->crtc[1])
    	{
    	    /* LCD */

    	    /* FIFO1 read start address */
    	    mode->SR40 = Base & 0x000000FF;
    	    mode->SR41 = (Base & 0x0000FF00) >> 8;

    	    /* FIFO2 read start address */
    	    mode->SR42 = Base & 0x000000FF;
    	    mode->SR43 = (Base & 0x0000FF00) >> 8;

    	    /* FIFO1/2 read start address overflow */
    	    if(pHw->Chipset == SMI_LYNX3DM)
    		mode->SR45 = (Base & 0x000F0000) >> 16 | (Base & 0x000F0000) >> 16 << 4;
    	    else
    		mode->SR45 = (mode->SR45 & 0xC0) |
    		    (Base & 0x00070000) >> 16 | (Base & 0x00070000) >> 16 << 3;

    	    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x40, mode->SR40);
    	    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x41, mode->SR41);
    	    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x42, mode->SR42);
    	    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x43, mode->SR43);
    	    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x45, mode->SR45);
    	}
    	else
    	{
    	    /* CRT or single head */
    	    WRITE_VPR(pHw, 0x0C, Base);
    	    WRITE_VPR(pHw, 0x10,(Pitch&0xffff)|(Width<<16));	    
    	}
    }
    LEAVE();
}

static Bool
SMILynx_CrtcModeFixup(xf86CrtcPtr crtc,
		      DisplayModePtr mode,
		      DisplayModePtr adjusted_mode)
{
    ScrnInfoPtr pScrn=crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);

    ENTER();

   
	/* Adjust the pixel clock in case it is near one of the known
	   stable frequencies (KHz) */
	int stable_clocks[] = {46534,};
	int epsilon = 3000;
	int i;

	for (i=0; i < sizeof(stable_clocks)/sizeof(int); i++) {
	    if ( abs(mode->Clock - stable_clocks[i]) < epsilon) {
		adjusted_mode->Clock = stable_clocks[i];
		break;
	    }
	
    }

    LEAVE(TRUE);
}

/*
    for normal timing setting procedure, we can set mode with out the independence of VRefresh and HSync
    But 712 CRT channel timing structor is too difficult and too hard to caculate (no document even)
    Poorly,we just  set the mode with hard code,routine below is strongly depend on the X res ,Y res and VRefresh 
*/
static void SMI712_ModeSet(xf86CrtcPtr crtc,
            DisplayModePtr mode,DisplayModePtr mode_adj,
            int x,int y)
{
    ScrnInfoPtr pScrn = crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
    vgaHWPtr hwp = VGAHWPTR(pScrn);   
    SMICrtcPrivatePtr crtcPriv = crtc->driver_private;
    SMI712CrtTiming * timing_crt = NULL;
    SMI712PnlTiming * timing_pnl = NULL;
    int VGA_CRT_INDEX = hwp->IOBase + VGA_CRTC_INDEX_OFFSET;
    int VGA_CRT_DATA = hwp->IOBase + VGA_CRTC_DATA_OFFSET;
    
    unsigned char tmp;//used for CRTC30 
    int index = 0;
    int xres = mode_adj->HDisplay;
    int yres = mode_adj->VDisplay;
    float VRefresh = mode_adj->VRefresh + 0.5f;
    float HSync = mode_adj->HSync;

    int item;
       
    ENTER();   

    
    
    XMSG("Set crtc[%d] ==> channel %d\n",crtcPriv->index,crtcPriv->controller);
    XMSG("adjusted_mode:xres = %d,yres = %d,vsync = %f hsync = %f\n",xres,yres,VRefresh,HSync);    
    XMSG("mode:hsyncstart,hsyncend,htotal = %d,%d,%d\n",
    mode_adj->HSyncStart,mode_adj->HSyncEnd,mode_adj->HTotal);    
    XMSG("mode:Vsyncstart,Vsyncend,Vtotal = %d,%d,%d\n",
    mode_adj->VSyncStart,mode_adj->VSyncEnd,mode_adj->VTotal);

    /* find the mode */

    if(crtcPriv->controller)
    {
    /* pnl channel */
        timing_pnl= g_sm712_ModeTable2;
        item = g_sm712_mode2_cnt;
        
        /*  find the pnl mode table */        
        while(index < item){        
            if(timing_pnl[index].h_res == xres && timing_pnl[index].v_res == yres &&
                timing_pnl[index].vsync == (unsigned short)VRefresh )
                break;
            index++;
        }
        timing_pnl = timing_pnl + index;
    }
    else
    {
    /* crt channel */
        timing_crt = g_sm712_ModeTable;
        item = g_sm712_mode_cnt;
        
        /*  find the crt mode table */        
        while(index < item){        
            if(timing_crt[index].h_res == xres && timing_crt[index].v_res == yres &&
                timing_crt[index].vsync == (unsigned short)VRefresh )
                break;
            index++;
        }
        timing_crt = timing_crt + index;
    }

    if(index == item){
        /* seems no mode available */        
        XERR("Mode [%dX%d@%fhz] is not valid for sm712!!!\n",xres,yres,VRefresh);
        LEAVE();
    }
    
    XMSG("Okay,mode found:index = %d\n",index);        
    
    /*  program Timing registers   */

    if(crtcPriv->controller)
    {    
    /* PANEL CHANNEL*/
        /* program FPR registers */
        for(index = 0;index < 8;index++)
            VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x50 + index, timing_pnl->FPR[index]);
        VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x5A, timing_pnl->FPR[0xA]);

        /* program CCR */
        VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x6E, timing_pnl->CCR[0]);
        VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x6F, timing_pnl->CCR[1]);        
    }
    else
    {    
    /* CRT CHANNEL*/

        /* program SVR registers */
        for(index = 0;index < 14;index++)
            VGAOUT8_INDEX_712(pHw, VGA_CRT_INDEX, VGA_CRT_DATA, 0x40 + index, timing_crt->SVR[index]);
            
        /* program CRTC30 ,it's just a work around and seems dirty...*/
        
        if(yres >= 1024 ){
            tmp = VGAIN8_INDEX_712(pHw,VGA_CRT_INDEX,VGA_CRT_DATA,0x30);
            VGAOUT8_INDEX_712(pHw,VGA_CRT_INDEX,VGA_CRT_DATA,0x30,tmp|9);
        }else{
            tmp = VGAIN8_INDEX_712(pHw,VGA_CRT_INDEX,VGA_CRT_DATA,0x30);
            VGAOUT8_INDEX_712(pHw,VGA_CRT_INDEX,VGA_CRT_DATA,0x30,tmp&~9);
        }
        
        /* program CCR */
        VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x6C, timing_crt->CCR[0]);
        VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x6D, timing_crt->CCR[1]);    
    }
	pSmi->psSetMode(pScrn,mode);
	pSmi->psSetDisplay(pScrn,pScrn->currentMode);
    /* program color depth */
    SMILynx_CrtcVideoInit_crt(crtc);
    
    /* program fb offset and pitch stuff ... */
    SMI712_CrtcAdjustFrame(crtc,x,y); 
    LEAVE();
        
}


static void SMILynx_CrtcModeSet_vga(xf86CrtcPtr crtc,
	    DisplayModePtr mode,
	    DisplayModePtr adjusted_mode,
	    int x, int y)
{
    ScrnInfoPtr pScrn=crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
	SMI712HWPtr p712Hw = (SMI712HWPtr)pSmi->pHardware;
	SMI712RegPtr reg = p712Hw->pRegMode;
    vgaHWPtr hwp = VGAHWPTR(pScrn);
    int vgaIOBase  = hwp->IOBase;
    int vgaCRIndex = vgaIOBase + VGA_CRTC_INDEX_OFFSET;
    int vgaCRData  = vgaIOBase + VGA_CRTC_DATA_OFFSET;
    vgaRegPtr vganew = &hwp->ModeReg;

    ENTER();

    /* Initialize Video Processor Registers */

    SMICRTC(crtc)->video_init(crtc);
    SMILynx_CrtcAdjustFrame(crtc, x,y);


    /* Program the PLL */

    /* calculate vclk1 */
    if (SMI_LYNX_SERIES(pHw->Chipset)) {
        SMI_CommonCalcClock(pScrn->scrnIndex, adjusted_mode->Clock,
			1, 1, 63, 0, 3,
                        pSmi->clockRanges->minClock,
                        pSmi->clockRanges->maxClock,
                        &reg->SR6C, &reg->SR6D);
    } else {
        SMI_CommonCalcClock(pScrn->scrnIndex, adjusted_mode->Clock,
			1, 1, 63, 0, 1,
                        pSmi->clockRanges->minClock,
                        pSmi->clockRanges->maxClock,
                        &reg->SR6C, &reg->SR6D);
    }

    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x6C, reg->SR6C);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x6D, reg->SR6D);


    /* Adjust mode timings */

    if (!vgaHWInit(pScrn, mode)) {
	LEAVE();
    }
/*
    if ((mode->HDisplay == 640) && IS_OLDLYNX(pSmi)) {
	vganew->MiscOutReg &= ~0x0C;
    } else {
	vganew->MiscOutReg |= 0x0C;
    }
*/
    vganew->MiscOutReg |= 0x20;

    {
	uint32_t HTotal=(mode->CrtcHTotal>>3)-5;
	uint32_t HBlankEnd=(mode->CrtcHBlankEnd>>3)-1;
	uint32_t VTotal=mode->CrtcVTotal-2;
	uint32_t VDisplay=mode->CrtcVDisplay-1;
	uint32_t VBlankStart=mode->CrtcVBlankStart-1;
	uint32_t VBlankEnd=mode->CrtcVBlankEnd-1;
	uint32_t VSyncStart=mode->CrtcVSyncStart;

	/* Fix HBlankEnd/VBlankEnd */
	if((mode->CrtcHBlankEnd >> 3) == (mode->CrtcHTotal >> 3)) HBlankEnd=0;
	if(mode->CrtcVBlankEnd == mode->CrtcVTotal) VBlankEnd=0;

	vganew->CRTC[3] = (vganew->CRTC[3] & ~0x1F) | (HBlankEnd & 0x1F);
	vganew->CRTC[5] = (vganew->CRTC[5] & ~0x80) | (HBlankEnd & 0x20) >> 5 << 7;
	vganew->CRTC[22] = VBlankEnd & 0xFF;

	/* Write the overflow from several VGA registers */
	reg->CR30 = (VTotal & 0x400) >> 10 << 3 |
	    (VDisplay & 0x400) >> 10 << 2 |
	    (VBlankStart & 0x400) >> 10 << 1 |
	    (VSyncStart & 0x400) >> 10 << 0;

	if(pHw->Chipset == SMI_LYNX3DM)
	    reg->CR30 |= (HTotal & 0x100) >> 8 << 6;

	reg->CR33 = (HBlankEnd & 0xC0) >> 6 << 5 | (VBlankEnd & 0x300) >> 8 << 3;
    }

    vgaHWRestore(pScrn, vganew, VGA_SR_MODE);

    VGAOUT8_INDEX_712(pHw, vgaCRIndex, vgaCRData, 0x30, reg->CR30);
    VGAOUT8_INDEX_712(pHw, vgaCRIndex, vgaCRData, 0x33, reg->CR33);

    LEAVE();
}

static void
SMILynx_CrtcModeSet_crt(xf86CrtcPtr crtc,
	    DisplayModePtr mode,
	    DisplayModePtr adjusted_mode,
	    int x, int y)
{
    ScrnInfoPtr pScrn=crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
	SMI712HWPtr p712Hw = (SMI712HWPtr)pSmi->pHardware;
	SMI712RegPtr reg = p712Hw->pRegMode;
    vgaHWPtr hwp = VGAHWPTR(pScrn);
    int vgaIOBase  = hwp->IOBase;
    int	vgaCRIndex = vgaIOBase + VGA_CRTC_INDEX_OFFSET;
    int	vgaCRData  = vgaIOBase + VGA_CRTC_DATA_OFFSET;
    int i;

    ENTER();

    /* Initialize Video Processor Registers */

    SMILynx_CrtcVideoInit_crt(crtc);
    SMILynx_CrtcAdjustFrame(crtc, x,y);


    /* Program the PLL */

    /* calculate vclk1 */
    if (SMI_LYNX_SERIES(pHw->Chipset)) {
        SMI_CommonCalcClock(pScrn->scrnIndex, adjusted_mode->Clock,
			1, 1, 63, 0, 3,
                        pSmi->clockRanges->minClock,
                        pSmi->clockRanges->maxClock,
                        &reg->SR6C, &reg->SR6D);
    } else {
        SMI_CommonCalcClock(pScrn->scrnIndex, adjusted_mode->Clock,
			1, 1, 63, 0, 1,
                        pSmi->clockRanges->minClock,
                        pSmi->clockRanges->maxClock,
                        &reg->SR6C, &reg->SR6D);
    }

    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x6C, reg->SR6C);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x6D, reg->SR6D);


    /* Adjust mode timings */
    /* In virtual refresh mode, the CRT timings are controlled through
       the shadow VGA registers */

    {
	uint32_t HTotal=(mode->CrtcHTotal>>3)-5;
	uint32_t HDisplay=(mode->CrtcHDisplay>>3)-1;
	uint32_t HBlankStart=(mode->CrtcHBlankStart>>3)-1;
	uint32_t HBlankEnd=(mode->CrtcHBlankEnd>>3)-1;
	uint32_t HSyncStart=mode->CrtcHSyncStart>>3;
	uint32_t HSyncEnd=mode->CrtcHSyncEnd>>3;
	uint32_t VTotal=mode->CrtcVTotal-2;
	uint32_t VDisplay=mode->CrtcVDisplay-1;
	uint32_t VBlankStart=mode->CrtcVBlankStart-1;
	uint32_t VBlankEnd=mode->CrtcVBlankEnd-1;
	uint32_t VSyncStart=mode->CrtcVSyncStart;
	uint32_t VSyncEnd=mode->CrtcVSyncEnd;

	/* Fix HBlankEnd/VBlankEnd */
	if((mode->CrtcHBlankEnd >> 3) == (mode->CrtcHTotal >> 3)) HBlankEnd=0;
	if(mode->CrtcVBlankEnd == mode->CrtcVTotal) VBlankEnd=0;

	reg->CR40 [0x0] = HTotal & 0xFF;
	reg->CR40 [0x1] = HBlankStart & 0xFF;
	reg->CR40 [0x2] = HBlankEnd & 0x1F;
	reg->CR40 [0x3] = HSyncStart & 0xFF;
	reg->CR40 [0x4] = (HBlankEnd & 0x20) >> 5 << 7 |
	    (HSyncEnd & 0x1F);
	reg->CR40 [0x5] = VTotal & 0xFF;
	reg->CR40 [0x6] = VBlankStart & 0xFF;
	reg->CR40 [0x7] = VBlankEnd & 0xFF;
	reg->CR40 [0x8] = VSyncStart & 0xFF;
	reg->CR40 [0x9] = VSyncEnd & 0x0F;
	reg->CR40 [0xA] = (VSyncStart & 0x200) >> 9 << 7 |
	    (VDisplay & 0x200) >> 9 << 6 |
	    (VTotal & 0x200) >> 9 << 5 |
	    (VBlankStart & 0x100) >> 8 << 3 |
	    (VSyncStart & 0x100) >> 8 << 2 |
	    (VDisplay & 0x100) >> 8 << 1 |
	    (VTotal & 0x100) >> 8 << 0;
	reg->CR40 [0xB] = ((mode->Flags & V_NVSYNC)?1:0) << 7 |
	    ((mode->Flags & V_NHSYNC)?1:0) << 6 |
	    (VBlankStart & 0x200) >> 9 << 5;
	reg->CR40 [0xC] = HDisplay & 0xFF;
	reg->CR40 [0xD] = VDisplay & 0xFF;

	reg->CR30 = (VTotal & 0x400) >> 10 << 3 |
	    (VDisplay & 0x400) >> 10 << 2 |
	    (VBlankStart & 0x400) >> 10 << 1 |
	    (VSyncStart & 0x400) >> 10 << 0;

	if(pHw->Chipset == SMI_LYNX3DM)
	    reg->CR30 |= (HTotal & 0x100) >> 8 << 6;

	reg->CR33 = (HBlankEnd & 0xC0) >> 6 << 5 | (VBlankEnd & 0x300) >> 8 << 3;

    }

    /* Select primary set of shadow registers */
    VGAOUT8_INDEX_712(pHw, vgaCRIndex, vgaCRData, 0x9E, reg->CR90[0xE] & ~0x20);

    for(i=0; i <= 0xD; i++)
		VGAOUT8_INDEX_712(pHw, vgaCRIndex, vgaCRData, 0x40 + i, reg->CR40[i]);

    VGAOUT8_INDEX_712(pHw, vgaCRIndex, vgaCRData, 0x30, reg->CR30);
    VGAOUT8_INDEX_712(pHw, vgaCRIndex, vgaCRData, 0x33, reg->CR33);

    LEAVE();
}

static void
SMILynx_CrtcModeSet_lcd(xf86CrtcPtr crtc,
	    DisplayModePtr mode,
	    DisplayModePtr adjusted_mode,
	    int x, int y)
{
    ScrnInfoPtr pScrn=crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
	SMI712HWPtr p712Hw = (SMI712HWPtr)pSmi->pHardware;
	SMI712RegPtr reg = p712Hw->pRegMode;

    ENTER();

    /* Initialize the flat panel video processor */

    SMILynx_CrtcVideoInit_lcd(crtc);
    SMILynx_CrtcAdjustFrame(crtc,x,y);


    /* Program the PLL */

    /* calculate vclk2 */
    if (SMI_LYNX_SERIES(pHw->Chipset)) {
        SMI_CommonCalcClock(pScrn->scrnIndex, adjusted_mode->Clock,
			1, 1, 63, 0, 0,
                        pSmi->clockRanges->minClock,
                        pSmi->clockRanges->maxClock,
                        &reg->SR6E, &reg->SR6F);
    } else {
        SMI_CommonCalcClock(pScrn->scrnIndex, adjusted_mode->Clock,
			1, 1, 63, 0, 1,
                        pSmi->clockRanges->minClock,
                        pSmi->clockRanges->maxClock,
                        &reg->SR6E, &reg->SR6F);
    }

    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x6E, reg->SR6E);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x6F, reg->SR6F);


    /* Adjust mode timings */
    {
	uint32_t HTotal=(mode->CrtcHTotal>>3)-1;
	uint32_t HDisplay=(mode->CrtcHDisplay>>3)-1;
	uint32_t HSyncStart=(mode->CrtcHSyncStart>>3);
	uint32_t HSyncWidth=((mode->CrtcHSyncEnd - mode->CrtcHSyncStart) >> 3) - 1;
	uint32_t VTotal=mode->CrtcVTotal-1;
	uint32_t VDisplay=mode->CrtcVDisplay-1;
	uint32_t VSyncStart=mode->CrtcVSyncStart-1;
	uint32_t VSyncWidth=mode->CrtcVSyncEnd - mode->CrtcVSyncStart - 1;

	reg->SR50 = (VTotal & 0x700) >> 8 << 1 |
	    (HSyncStart & 0x100) >> 8 << 0;
	reg->SR51 = (VSyncStart & 0x700) >> 8 << 5 |
	    (VDisplay & 0x700) >> 8 << 2 |
	    (HDisplay & 0x100) >> 8 << 1 |
	    (HTotal & 0x100) >> 8 << 0;
	reg->SR52 = HTotal & 0xFF;
	reg->SR53 = HDisplay & 0xFF;
	reg->SR54 = HSyncStart & 0xFF;
	reg->SR55 = VTotal & 0xFF;
	reg->SR56 = VDisplay & 0xFF;
	reg->SR57 = VSyncStart & 0xFF;
	reg->SR5A = (HSyncWidth & 0x1F) << 3 |
	    (VSyncWidth & 0x07) << 0;

	/* XXX - Why is the polarity hardcoded here? */
	reg->SR32 &= ~0x18;
	if (mode->HDisplay == 800) {
	    reg->SR32 |= 0x18;
	}
/*	if ((mode->HDisplay == 1024) && IS_OLDLYNX(pSmi)) {
	    reg->SR32 |= 0x18;
	}
*/
    }

    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x32, reg->SR32);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x50, reg->SR50);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x51, reg->SR51);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x52, reg->SR52);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x53, reg->SR53);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x54, reg->SR54);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x55, reg->SR55);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x56, reg->SR56);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x57, reg->SR57);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x5A, reg->SR5A);

    LEAVE();
}

static void
SMILynx_CrtcModeSet_bios(xf86CrtcPtr crtc,
	    DisplayModePtr mode,
	    DisplayModePtr adjusted_mode,
	    int x, int y)
{
    ScrnInfoPtr pScrn=crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
	SMI712HWPtr p712Hw = (SMI712HWPtr)pSmi->pHardware;
	SMI712RegPtr reg = p712Hw->pRegMode;
    int i;
    CARD8 tmp;

    ENTER();

    /* Find the INT 10 mode number */
    {
    	static struct {
    	    int x, y, bpp;
    	    CARD16 mode;
    	} modeTable[] =
	    {
		{  640,  480,  8, 0x50 },
		{  640,  480, 16, 0x52 },
		{  640,  480, 24, 0x53 },
		{  640,  480, 32, 0x54 },
		{  800,  480,  8, 0x4A },
		{  800,  480, 16, 0x4C },
		{  800,  480, 24, 0x4D },
		{  800,  600,  8, 0x55 },
		{  800,  600, 16, 0x57 },
		{  800,  600, 24, 0x58 },
		{  800,  600, 32, 0x59 },
		{ 1024,  768,  8, 0x60 },
		{ 1024,  768, 16, 0x62 },
		{ 1024,  768, 24, 0x63 },
		{ 1024,  768, 32, 0x64 },
		{ 1280, 1024,  8, 0x65 },
		{ 1280, 1024, 16, 0x67 },
		{ 1280, 1024, 24, 0x68 },
		{ 1280, 1024, 32, 0x69 },
	    };

    	reg->mode = 0;
    	for (i = 0; i < sizeof(modeTable) / sizeof(modeTable[0]); i++) 
    	{
    	    if ((modeTable[i].x == mode->HDisplay) &&
    		(modeTable[i].y == mode->VDisplay) &&
    		(modeTable[i].bpp == pScrn->bitsPerPixel)) {
    		reg->mode = modeTable[i].mode;
    		break;
    	    }
    	}    	
    }

    if(!reg->mode){
	xf86DrvMsg(pScrn->scrnIndex, X_INFO, "SMILynx_CrtcModeSet_bios: Not a known BIOS mode: "
		   "falling back to direct modesetting.\n");
	SMILynx_CrtcModeSet_vga(crtc,mode,adjusted_mode,x,y);
	LEAVE();
    }

    pSmi->pInt10->num = 0x10;
    pSmi->pInt10->ax = reg->mode | 0x80;
    xf86DrvMsg(pScrn->scrnIndex, X_INFO, "Setting mode 0x%02X\n",
	       reg->mode);
    xf86ExecX86int10(pSmi->pInt10);

#if 0
    pSmi->pInt10->num = 0x10;
    pSmi->pInt10->ax = 0x5f03;
    pSmi->pInt10->bx = 0x0;
    xf86DrvMsg(pScrn->scrnIndex, X_INFO, "Setting mode 0x%02X\n",reg->mode);
    xf86ExecX86int10(pSmi->pInt10);
#endif
    

    /* Enable linear mode. */
    outb(pHw->PIOBase + VGA_SEQ_INDEX, 0x18);
    tmp = inb(pHw->PIOBase + VGA_SEQ_DATA);
    outb(pHw->PIOBase + VGA_SEQ_DATA, tmp | 0x01);

    /* Enable DPR/VPR registers. */
    tmp = VGAIN8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x21);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x21, tmp & ~0x03);


    /* Initialize Video Processor Registers */

    SMICRTC(crtc)->video_init(crtc);
    SMILynx_CrtcAdjustFrame(crtc, x,y);

    LEAVE();
}

static void
SMILynx_CrtcLoadLUT_crt(xf86CrtcPtr crtc)
{
    ScrnInfoPtr pScrn = crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
	SMI712HWPtr p712Hw = (SMI712HWPtr)pSmi->pHardware;
	SMI712RegPtr mode = p712Hw->pRegMode;
    SMICrtcPrivatePtr crtcPriv = SMICRTC(crtc);
    int i;

    ENTER();

    /* Write CRT RAM only */
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX,VGA_SEQ_DATA,0x66,(mode->SR66 & ~0x30) | 0x20);

    for(i=0;i<256;i++){
	VGAOUT8_712(pHw, VGA_DAC_WRITE_ADDR, i);
	VGAOUT8_712(pHw, VGA_DAC_DATA, crtcPriv->lut_r[i] >> 8);
	VGAOUT8_712(pHw, VGA_DAC_DATA, crtcPriv->lut_g[i] >> 8);
	VGAOUT8_712(pHw, VGA_DAC_DATA, crtcPriv->lut_b[i] >> 8);
    }

    LEAVE();
}

static void
SMILynx_CrtcLoadLUT_lcd(xf86CrtcPtr crtc)
{
    ENTER();

    /* XXX - Is it possible to load LCD LUT in Virtual Refresh mode? */

    LEAVE();
}

static void
SMILynx_CrtcSetCursorColors_crt (xf86CrtcPtr crtc, int bg, int fg)
{
    ScrnInfoPtr pScrn = crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
    CARD8 packedFG,packedBG;

    ENTER();

    /* Pack the true color into 8 bit */
    packedFG = (fg & 0xE00000) >> 16 |
	(fg & 0x00E000) >> 11 |
	(fg & 0x0000C0) >> 6;
    packedBG = (bg & 0xE00000) >> 16 |
	(bg & 0x00E000) >> 11 |
	(bg & 0x0000C0) >> 6;

    /* Program the colors */
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x8C, packedFG);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x8D, packedBG);

    /* Program FPR copy when on the 730 */
    if (pHw->Chipset == SMI_COUGAR3DR) {
	CARD32 fpr15c;

	fpr15c  = READ_FPR(pHw, FPR15C) & FPR15C_MASK_HWCADDREN;
	fpr15c |= packedFG;
	fpr15c |= packedBG << 8;
	WRITE_FPR(pHw, FPR15C, fpr15c);
    }

    LEAVE();
}

static void
SMILynx_CrtcSetCursorPosition_crt (xf86CrtcPtr crtc, int x, int y)
{
    ScrnInfoPtr pScrn = crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
    ENTER();

    if (x >= 0) {
	VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x88,
		      x & 0xFF);
	VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x89,
		      (x >> 8) & 0x07);
    }
    else {
	VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x88,
		      (-x) & (SMI712_MAX_CURSOR - 1));
	VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x89,
		      0x08);
    }

    if (y >= 0) {
	VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x8A,
		      y & 0xFF);
	VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x8B,
		      (y >> 8) & 0x07);
    }
    else {
	VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x8A,
			  (-y) & (SMI712_MAX_CURSOR - 1));
	VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA,
		      0x8B, 0x08);
    }

    /* Program FPR copy when on the 730 */
    if (pHw->Chipset == SMI_COUGAR3DR) {
	CARD32 fpr158;

	if (x >= 0)
	    fpr158 = (x & FPR158_MASK_MAXBITS) << 16;
	else
	    fpr158 = ((-x & FPR158_MASK_MAXBITS) |
		      FPR158_MASK_BOUNDARY) << 16;

	if (y >= 0)
	    fpr158 |= y & FPR158_MASK_MAXBITS;
	else
	    fpr158 |= (-y & FPR158_MASK_MAXBITS) | FPR158_MASK_BOUNDARY;

	/* Program combined coordinates */
	WRITE_FPR(pHw, FPR158, fpr158);
    }

    LEAVE();
}

static void
SMILynx_CrtcShowCursor_crt (xf86CrtcPtr crtc)
{
    ScrnInfoPtr pScrn = crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
    char tmp;

    ENTER();

    /* Show cursor */
    tmp = VGAIN8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x81);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x81, tmp | 0x80);

    /* Program FPR copy when on the 730 */
    if (pHw->Chipset == SMI_COUGAR3DR) {
	CARD32 fpr15c;

	/* turn on the top bit */
	fpr15c  = READ_FPR(pHw, FPR15C);
	fpr15c |= FPR15C_MASK_HWCENABLE;
	WRITE_FPR(pHw, FPR15C, fpr15c);
    }

    LEAVE();
}

static void
SMILynx_CrtcHideCursor_crt (xf86CrtcPtr crtc)
{
    ScrnInfoPtr pScrn = crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
    char tmp;

    ENTER();

    /* Hide cursor */
    tmp = VGAIN8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x81);
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x81, tmp & ~0x80);

    /* Program FPR copy when on the 730 */
    if (pHw->Chipset == SMI_COUGAR3DR) {
	CARD32 fpr15c;

	/* turn off the top bit */
	fpr15c  = READ_FPR(pHw, FPR15C);
	fpr15c &= ~FPR15C_MASK_HWCENABLE;
	WRITE_FPR(pHw, FPR15C, fpr15c);
    }


    LEAVE();
}

static void
SMILynx_CrtcLoadCursorImage_crt (xf86CrtcPtr crtc, CARD8 *image)
{
    ScrnInfoPtr pScrn = crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMI712Ptr pSmi712 = (SMI712Ptr)pSmi;
	SMIHWPtr pHw = pSmi->pHardware;
    CARD8 tmp;
    int i;
    CARD8* dst;

    ENTER();

    /* Load storage location. */
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x80,
		  pSmi712->FBCursorOffset / 2048);
    tmp = VGAIN8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x81) & 0x80;
    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x81,
		  tmp | ((pSmi712->FBCursorOffset / 2048) >> 8));

    /* Program FPR copy when on the 730 */
    if (pHw->Chipset == SMI_COUGAR3DR) {
	CARD32 fpr15c;

	/* put address in upper word, and disable the cursor */
	fpr15c  = READ_FPR(pHw, FPR15C) & FPR15C_MASK_HWCCOLORS;
	fpr15c |= (pSmi712->FBCursorOffset / 2048) << 16;
	WRITE_FPR(pHw, FPR15C, fpr15c);
    }

    /* Copy cursor image to framebuffer storage */
    dst = pSmi->pFB + pSmi712->FBCursorOffset;
    for(i=0; i < (SMI712_MAX_CURSOR * SMI712_MAX_CURSOR >> 2); i++){
	*(dst++) = image[i];
	if((i & 0x3) == 0x3) dst+=4;
    }

    LEAVE();
}

static void
SMILynx_CrtcDPMS_crt(xf86CrtcPtr crtc, int mode)
{
    ScrnInfoPtr pScrn = crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
	SMI712HWPtr p712Hw = (SMI712HWPtr)pSmi->pHardware;
	SMI712RegPtr reg = p712Hw->pRegMode;
    vgaHWPtr hwp = VGAHWPTR(pScrn);

    ENTER();

    if(mode == DPMSModeOff)
    	reg->SR21 |= 0x88; /* Disable DAC and color palette RAM */
    else
    	reg->SR21 &= ~0x88; /* Enable DAC and color palette RAM */

    /* Wait for vertical retrace */
    while (hwp->readST01(hwp) & 0x8) ;
    while (!(hwp->readST01(hwp) & 0x8)) ;

    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x21, reg->SR21);

    if(mode == DPMSModeOn){
	/* Reload the LUT */
	SMILynx_CrtcLoadLUT_crt(crtc);
    }

    LEAVE();
}

static void
SMILynx_CrtcDPMS_lcd(xf86CrtcPtr crtc, int mode)
{
    ScrnInfoPtr pScrn = crtc->scrn;
    SMIPtr pSmi = SMIPTR(pScrn);
	SMIHWPtr pHw = pSmi->pHardware;
	SMI712HWPtr p712Hw = (SMI712HWPtr)pSmi->pHardware;
	SMI712RegPtr reg = p712Hw->pRegMode;
    vgaHWPtr hwp = VGAHWPTR(pScrn);

    ENTER();

    if(mode == DPMSModeOff)
	reg->SR31 &= ~0x80; /* Disable Virtual Refresh */
    else
	reg->SR31 |= 0x80; /* Enable Virtual Refresh */

    /* Wait for vertical retrace */
    while (hwp->readST01(hwp) & 0x8) ;
    while (!(hwp->readST01(hwp) & 0x8)) ;

    VGAOUT8_INDEX_712(pHw, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x31, reg->SR31);

    LEAVE();
}

/*  this routine  only handle sm712 chips */
Bool SMI712_CrtcPreInit(ScrnInfoPtr pScrn)
{
    SMIPtr pSmi = SMIPTR(pScrn);
    xf86CrtcPtr crtc;
    xf86CrtcFuncsPtr crtcFuncs;
    SMICrtcPrivatePtr crtcPriv;

    ENTER();       
    SMI_CrtcPreInit(pScrn);
    /*  the first crtc init: CRTC0==>CRT CHANNEL   */
    SMI_CrtcFuncsInit_base(&crtcFuncs, &crtcPriv);
//    if(!pSmi->useBIOS || pSmi->DualView)
	if(1)
    {
        /*
                CRTC0 [CRT channel ] can drive both outputs when virtual refresh is
                disabled, and only the 1STCRT output with virtual refresh
                enabled. 
                */
        crtcFuncs->dpms = SMILynx_CrtcDPMS_crt;
        crtcFuncs->mode_set = SMI712_ModeSet;        
    }
    else
    {
        crtcFuncs->mode_set = SMILynx_CrtcModeSet_bios;
    }
    //crtcFuncs->mode_fixup = SMILynx_CrtcModeFixup;
    
    crtcPriv->adjust_frame  = SMI712_CrtcAdjustFrame;
    crtcPriv->video_init    = SMILynx_CrtcVideoInit_crt;
    crtcPriv->load_lut      = SMILynx_CrtcLoadLUT_crt;
    crtcPriv->index = 0;    //CRTC0
    crtcPriv->controller = 0;  //CRT channel for sm712
    
    if(! (crtc = xf86CrtcCreate(pScrn,crtcFuncs)))
        LEAVE(FALSE);
    crtc->driver_private = crtcPriv;

    /*  the second crtc init:CRTC1==>LCD CHANNEL     */

    if(pSmi->DualView)
    {        
        SMI_CrtcFuncsInit_base(&crtcFuncs, &crtcPriv);
        /*  no bios call for dual view */
        crtcFuncs->dpms = SMILynx_CrtcDPMS_lcd;        
        crtcFuncs->mode_set = SMI712_ModeSet;
        
        crtcPriv->adjust_frame  = SMILynx_CrtcAdjustFrame;
        crtcPriv->video_init    = SMILynx_CrtcVideoInit_lcd;
        crtcPriv->load_lut      = SMILynx_CrtcLoadLUT_lcd;
        crtcPriv->index = 1;    //CRTC1
        crtcPriv->controller = 1;  //LCD channel for sm712 
        
        if(! (crtc = xf86CrtcCreate(pScrn,crtcFuncs)))
            LEAVE(FALSE);
        crtc->driver_private = crtcPriv;
    }

    LEAVE(TRUE);

}

Bool
SMILynx_CrtcPreInit(ScrnInfoPtr pScrn)
{
    SMIPtr pSmi = SMIPTR(pScrn);
    xf86CrtcPtr crtc;
    xf86CrtcFuncsPtr crtcFuncs;
    SMICrtcPrivatePtr crtcPriv;

    ENTER();

    {
        /* CRTC0 can drive both outputs when virtual refresh is
                    disabled, and only the VGA output with virtual refresh
                    enabled. */
    	SMI_CrtcFuncsInit_base(&crtcFuncs, &crtcPriv);

    	/*if(pSmi->useBIOS)
    	{
    	    crtcFuncs->mode_set = SMILynx_CrtcModeSet_bios;
    	}
    	else*/
    	{
    	    crtcFuncs->dpms = SMILynx_CrtcDPMS_crt;

    	    if(pSmi->DualView){
    		    /* The standard VGA CRTC registers get locked in  virtual refresh mode. */
        		crtcFuncs->mode_set = SMILynx_CrtcModeSet_crt;
    	    }else{
        		crtcFuncs->mode_set = SMILynx_CrtcModeSet_vga;
    	    }
    	}

    	crtcFuncs->mode_fixup = SMILynx_CrtcModeFixup;
    	crtcPriv->adjust_frame = SMILynx_CrtcAdjustFrame;
    	crtcPriv->video_init = SMILynx_CrtcVideoInit_crt;
    	crtcPriv->load_lut = SMILynx_CrtcLoadLUT_crt;
	crtcPriv->set_backlight	= set_backlight_712;

    	if(0)/*(pSmi->HwCursor)*/{
    	    crtcFuncs->set_cursor_colors = SMILynx_CrtcSetCursorColors_crt;
    	    crtcFuncs->set_cursor_position = SMILynx_CrtcSetCursorPosition_crt;
    	    crtcFuncs->show_cursor = SMILynx_CrtcShowCursor_crt;
    	    crtcFuncs->hide_cursor = SMILynx_CrtcHideCursor_crt;
    	    crtcFuncs->load_cursor_image = SMILynx_CrtcLoadCursorImage_crt;
    	}

    	if(! (crtc = xf86CrtcCreate(pScrn,crtcFuncs)))
    	    LEAVE(FALSE);
    	crtc->driver_private = crtcPriv;

    	if(pSmi->DualView)
    	{
    	    /* CRTC1 drives LCD when enabled. */
    	    SMI_CrtcFuncsInit_base(&crtcFuncs, &crtcPriv);
    	    crtcFuncs->mode_set = SMILynx_CrtcModeSet_lcd;
    	    crtcFuncs->mode_fixup = SMILynx_CrtcModeFixup;
    	    crtcFuncs->dpms = SMILynx_CrtcDPMS_lcd;
    	    crtcPriv->adjust_frame = SMILynx_CrtcAdjustFrame;
    	    crtcPriv->video_init = SMILynx_CrtcVideoInit_lcd;
    	    crtcPriv->load_lut = SMILynx_CrtcLoadLUT_lcd;

    	    if(! (crtc = xf86CrtcCreate(pScrn,crtcFuncs)))
        		LEAVE(FALSE);
    	    crtc->driver_private = crtcPriv;
    	}
    }

    LEAVE(TRUE);
}

#endif /*#if SMI_RANDR*/

