{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612590797793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612590797793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb  6 14:53:17 2021 " "Processing started: Sat Feb  6 14:53:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612590797793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612590797793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BUZZER -c BUZZER " "Command: quartus_map --read_settings_files=on --write_settings_files=off BUZZER -c BUZZER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612590797793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612590797961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612590797961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2S_SCP.v 1 1 " "Found 1 design units, including 1 entities, in source file I2S_SCP.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_SCP " "Found entity 1: I2S_SCP" {  } { { "I2S_SCP.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/I2S_SCP.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612590802707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612590802707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2S_PCS.v 1 1 " "Found 1 design units, including 1 entities, in source file I2S_PCS.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_PCS " "Found entity 1: I2S_PCS" {  } { { "I2S_PCS.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/I2S_PCS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612590802708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612590802708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2S.v 1 1 " "Found 1 design units, including 1 entities, in source file I2S.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S " "Found entity 1: I2S" {  } { { "I2S.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/I2S.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612590802708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612590802708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NOTE.v 1 1 " "Found 1 design units, including 1 entities, in source file NOTE.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOTE " "Found entity 1: NOTE" {  } { { "NOTE.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/NOTE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612590802709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612590802709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUZZER.v 1 1 " "Found 1 design units, including 1 entities, in source file BUZZER.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUZZER " "Found entity 1: BUZZER" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612590802710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612590802710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LED_FLASH.v 1 1 " "Found 1 design units, including 1 entities, in source file LED_FLASH.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_FLASH " "Found entity 1: LED_FLASH" {  } { { "LED_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/LED_FLASH.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612590802710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612590802710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KEY_GEN.v 1 1 " "Found 1 design units, including 1 entities, in source file KEY_GEN.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_GEN " "Found entity 1: KEY_GEN" {  } { { "KEY_GEN.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/KEY_GEN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612590802711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612590802711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EN_GEN.v 1 1 " "Found 1 design units, including 1 entities, in source file EN_GEN.v" { { "Info" "ISGN_ENTITY_NAME" "1 EN_GEN " "Found entity 1: EN_GEN" {  } { { "EN_GEN.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/EN_GEN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612590802711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612590802711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENABLE_PWM BUZZER.v(54) " "Verilog HDL Implicit Net warning at BUZZER.v(54): created implicit net for \"ENABLE_PWM\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612590802711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BUZZER " "Elaborating entity \"BUZZER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612590802750 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R BUZZER.v(25) " "Output port \"VGA_R\" at BUZZER.v(25) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G BUZZER.v(25) " "Output port \"VGA_G\" at BUZZER.v(25) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B BUZZER.v(25) " "Output port \"VGA_B\" at BUZZER.v(25) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR BUZZER.v(28) " "Output port \"DRAM_ADDR\" at BUZZER.v(28) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA BUZZER.v(29) " "Output port \"DRAM_BA\" at BUZZER.v(29) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PS2_CLK BUZZER.v(24) " "Output port \"PS2_CLK\" at BUZZER.v(24) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PS2_DAT BUZZER.v(24) " "Output port \"PS2_DAT\" at BUZZER.v(24) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS BUZZER.v(26) " "Output port \"VGA_HS\" at BUZZER.v(26) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS BUZZER.v(26) " "Output port \"VGA_VS\" at BUZZER.v(26) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK BUZZER.v(27) " "Output port \"DRAM_CLK\" at BUZZER.v(27) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DARM_CKE BUZZER.v(27) " "Output port \"DARM_CKE\" at BUZZER.v(27) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N BUZZER.v(30) " "Output port \"DRAM_CAS_N\" at BUZZER.v(30) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N BUZZER.v(30) " "Output port \"DRAM_RAS_N\" at BUZZER.v(30) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N BUZZER.v(31) " "Output port \"DRAM_CS_N\" at BUZZER.v(31) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N BUZZER.v(31) " "Output port \"DRAM_WE_N\" at BUZZER.v(31) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM BUZZER.v(32) " "Output port \"DRAM_UDQM\" at BUZZER.v(32) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM BUZZER.v(32) " "Output port \"DRAM_LDQM\" at BUZZER.v(32) has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[13\] ARDUINO_IO\[7\] BUZZER.v(36) " "Bidirectional port \"ARDUINO_IO\[7\]\" at BUZZER.v(36) has a one-way connection to bidirectional port \"ARDUINO_IO\[13\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[12\] ARDUINO_IO\[6\] BUZZER.v(36) " "Bidirectional port \"ARDUINO_IO\[6\]\" at BUZZER.v(36) has a one-way connection to bidirectional port \"ARDUINO_IO\[12\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612590802751 "|BUZZER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EN_GEN EN_GEN:i1_0 " "Elaborating entity \"EN_GEN\" for hierarchy \"EN_GEN:i1_0\"" {  } { { "BUZZER.v" "i1_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612590802752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_GEN KEY_GEN:i2_0 " "Elaborating entity \"KEY_GEN\" for hierarchy \"KEY_GEN:i2_0\"" {  } { { "BUZZER.v" "i2_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612590802753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_FLASH LED_FLASH:i3 " "Elaborating entity \"LED_FLASH\" for hierarchy \"LED_FLASH:i3\"" {  } { { "BUZZER.v" "i3" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612590802754 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flash LED_FLASH.v(39) " "Verilog HDL Always Construct warning at LED_FLASH.v(39): variable \"flash\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/LED_FLASH.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1612590802754 "|BUZZER|LED_FLASH:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flash LED_FLASH.v(40) " "Verilog HDL Always Construct warning at LED_FLASH.v(40): variable \"flash\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/LED_FLASH.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1612590802754 "|BUZZER|LED_FLASH:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flash LED_FLASH.v(41) " "Verilog HDL Always Construct warning at LED_FLASH.v(41): variable \"flash\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/LED_FLASH.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1612590802754 "|BUZZER|LED_FLASH:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flash LED_FLASH.v(42) " "Verilog HDL Always Construct warning at LED_FLASH.v(42): variable \"flash\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/LED_FLASH.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1612590802754 "|BUZZER|LED_FLASH:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flash LED_FLASH.v(43) " "Verilog HDL Always Construct warning at LED_FLASH.v(43): variable \"flash\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/LED_FLASH.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1612590802754 "|BUZZER|LED_FLASH:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flash LED_FLASH.v(44) " "Verilog HDL Always Construct warning at LED_FLASH.v(44): variable \"flash\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/LED_FLASH.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1612590802754 "|BUZZER|LED_FLASH:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flash LED_FLASH.v(45) " "Verilog HDL Always Construct warning at LED_FLASH.v(45): variable \"flash\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/LED_FLASH.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1612590802754 "|BUZZER|LED_FLASH:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flash LED_FLASH.v(46) " "Verilog HDL Always Construct warning at LED_FLASH.v(46): variable \"flash\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/LED_FLASH.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1612590802754 "|BUZZER|LED_FLASH:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flash LED_FLASH.v(47) " "Verilog HDL Always Construct warning at LED_FLASH.v(47): variable \"flash\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/LED_FLASH.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1612590802754 "|BUZZER|LED_FLASH:i3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flash LED_FLASH.v(48) " "Verilog HDL Always Construct warning at LED_FLASH.v(48): variable \"flash\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/LED_FLASH.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1612590802754 "|BUZZER|LED_FLASH:i3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOTE NOTE:i4 " "Elaborating entity \"NOTE\" for hierarchy \"NOTE:i4\"" {  } { { "BUZZER.v" "i4" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612590802755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_SCP I2S_SCP:i5 " "Elaborating entity \"I2S_SCP\" for hierarchy \"I2S_SCP:i5\"" {  } { { "BUZZER.v" "i5" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612590802755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_PCS I2S_PCS:i6 " "Elaborating entity \"I2S_PCS\" for hierarchy \"I2S_PCS:i6\"" {  } { { "BUZZER.v" "i6" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612590802764 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612590803129 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1612590803129 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612590803129 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1612590803129 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[34\] VCC pin " "The pin \"GPIO\[34\]\" is fed by VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1612590803130 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1612590803130 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[34\]~synth " "Node \"GPIO\[34\]~synth\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803163 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803163 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[12\]~synth " "Node \"ARDUINO_IO\[12\]~synth\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803163 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803163 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1612590803163 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PS2_CLK GND " "Pin \"PS2_CLK\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|PS2_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "PS2_DAT GND " "Pin \"PS2_DAT\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|PS2_DAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DARM_CKE GND " "Pin \"DARM_CKE\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DARM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612590803164 "|BUZZER|DRAM_LDQM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1612590803164 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1612590803228 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1612590803506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612590803600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612590803600 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[0\] " "No output dependent on input pin \"DRAM_DQ\[0\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[1\] " "No output dependent on input pin \"DRAM_DQ\[1\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[2\] " "No output dependent on input pin \"DRAM_DQ\[2\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[3\] " "No output dependent on input pin \"DRAM_DQ\[3\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[4\] " "No output dependent on input pin \"DRAM_DQ\[4\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[5\] " "No output dependent on input pin \"DRAM_DQ\[5\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[6\] " "No output dependent on input pin \"DRAM_DQ\[6\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[7\] " "No output dependent on input pin \"DRAM_DQ\[7\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[8\] " "No output dependent on input pin \"DRAM_DQ\[8\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[9\] " "No output dependent on input pin \"DRAM_DQ\[9\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[10\] " "No output dependent on input pin \"DRAM_DQ\[10\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[11\] " "No output dependent on input pin \"DRAM_DQ\[11\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[12\] " "No output dependent on input pin \"DRAM_DQ\[12\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[13\] " "No output dependent on input pin \"DRAM_DQ\[13\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[14\] " "No output dependent on input pin \"DRAM_DQ\[14\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[15\] " "No output dependent on input pin \"DRAM_DQ\[15\]\"" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/BUZZER/BUZZER.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612590803640 "|BUZZER|DRAM_DQ[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1612590803640 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "430 " "Implemented 430 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612590803641 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612590803641 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1612590803641 ""} { "Info" "ICUT_CUT_TM_LCELLS" "250 " "Implemented 250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612590803641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612590803641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 207 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 207 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612590803648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  6 14:53:23 2021 " "Processing ended: Sat Feb  6 14:53:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612590803648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612590803648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612590803648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612590803648 ""}
