#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000225cb86b7b0 .scope module, "tb_Shiftreg" "tb_Shiftreg" 2 3;
 .timescale 0 0;
v00000225cb912660_0 .var "Incoming", 0 0;
v00000225cb911440_0 .var "clk", 0 0;
v00000225cb912700_0 .var "ctrl", 0 0;
v00000225cb912160_0 .var "num", 3 0;
v00000225cb9127a0_0 .net "out", 3 0, L_00000225cb9116c0;  1 drivers
v00000225cb912200_0 .var "rst", 0 0;
S_00000225cb86bc10 .scope module, "uut" "Shiftreg" 2 8, 3 16 0, S_00000225cb86b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Incoming";
    .port_info 3 /INPUT 1 "ctrl";
    .port_info 4 /INPUT 4 "num";
    .port_info 5 /OUTPUT 4 "out";
v00000225cb912520_0 .net "Incoming", 0 0, v00000225cb912660_0;  1 drivers
v00000225cb912b60_0 .net *"_ivl_1", 0 0, L_00000225cb911d00;  1 drivers
v00000225cb911ee0_0 .net *"_ivl_11", 0 0, L_00000225cb912e80;  1 drivers
v00000225cb912340_0 .net *"_ivl_19", 0 0, L_00000225cb911bc0;  1 drivers
v00000225cb911f80_0 .net *"_ivl_21", 0 0, L_00000225cb912840;  1 drivers
v00000225cb911b20_0 .net *"_ivl_29", 0 0, L_00000225cb911940;  1 drivers
v00000225cb911120_0 .net *"_ivl_31", 0 0, L_00000225cb911c60;  1 drivers
v00000225cb912480_0 .net *"_ivl_9", 0 0, L_00000225cb911da0;  1 drivers
v00000225cb911e40_0 .net "clk", 0 0, v00000225cb911440_0;  1 drivers
v00000225cb9125c0_0 .net "ctrl", 0 0, v00000225cb912700_0;  1 drivers
v00000225cb912c00_0 .net "num", 3 0, v00000225cb912160_0;  1 drivers
v00000225cb911580_0 .net "out", 3 0, L_00000225cb9116c0;  alias, 1 drivers
v00000225cb912020_0 .net "rst", 0 0, v00000225cb912200_0;  1 drivers
L_00000225cb911d00 .part L_00000225cb9116c0, 3, 1;
L_00000225cb9122a0 .functor MUXZ 1, L_00000225cb911d00, v00000225cb912660_0, v00000225cb912700_0, C4<>;
L_00000225cb912a20 .part v00000225cb912160_0, 3, 1;
L_00000225cb911da0 .part L_00000225cb9116c0, 3, 1;
L_00000225cb912e80 .part L_00000225cb9116c0, 2, 1;
L_00000225cb9123e0 .functor MUXZ 1, L_00000225cb912e80, L_00000225cb911da0, v00000225cb912700_0, C4<>;
L_00000225cb912ac0 .part v00000225cb912160_0, 2, 1;
L_00000225cb911bc0 .part L_00000225cb9116c0, 2, 1;
L_00000225cb912840 .part L_00000225cb9116c0, 1, 1;
L_00000225cb9128e0 .functor MUXZ 1, L_00000225cb912840, L_00000225cb911bc0, v00000225cb912700_0, C4<>;
L_00000225cb911620 .part v00000225cb912160_0, 1, 1;
L_00000225cb911940 .part L_00000225cb9116c0, 1, 1;
L_00000225cb911c60 .part L_00000225cb9116c0, 0, 1;
L_00000225cb912ca0 .functor MUXZ 1, L_00000225cb911c60, L_00000225cb911940, v00000225cb912700_0, C4<>;
L_00000225cb9114e0 .part v00000225cb912160_0, 0, 1;
L_00000225cb9116c0 .concat8 [ 1 1 1 1], v00000225cb8a8940_0, v00000225cb8a8440_0, v00000225cb8a83a0_0, v00000225cb8a8f80_0;
S_00000225cb8b77e0 .scope module, "dff0" "Dff_shift" 3 29, 3 1 0, S_00000225cb86bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "init_val";
    .port_info 4 /OUTPUT 1 "Q";
v00000225cb8a8a80_0 .net "D", 0 0, L_00000225cb912ca0;  1 drivers
v00000225cb8a8940_0 .var "Q", 0 0;
v00000225cb8a8c60_0 .net "clk", 0 0, v00000225cb911440_0;  alias, 1 drivers
v00000225cb8a8ee0_0 .net "init_val", 0 0, L_00000225cb9114e0;  1 drivers
v00000225cb8a8120_0 .net "rst", 0 0, v00000225cb912200_0;  alias, 1 drivers
E_00000225cb8a90d0 .event posedge, v00000225cb8a8120_0, v00000225cb8a8c60_0;
S_00000225cb8b7970 .scope module, "dff1" "Dff_shift" 3 28, 3 1 0, S_00000225cb86bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "init_val";
    .port_info 4 /OUTPUT 1 "Q";
v00000225cb8a86c0_0 .net "D", 0 0, L_00000225cb9128e0;  1 drivers
v00000225cb8a8440_0 .var "Q", 0 0;
v00000225cb8a8580_0 .net "clk", 0 0, v00000225cb911440_0;  alias, 1 drivers
v00000225cb8a8da0_0 .net "init_val", 0 0, L_00000225cb911620;  1 drivers
v00000225cb8a8760_0 .net "rst", 0 0, v00000225cb912200_0;  alias, 1 drivers
S_00000225cb8b7b00 .scope module, "dff2" "Dff_shift" 3 27, 3 1 0, S_00000225cb86bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "init_val";
    .port_info 4 /OUTPUT 1 "Q";
v00000225cb8a8800_0 .net "D", 0 0, L_00000225cb9123e0;  1 drivers
v00000225cb8a83a0_0 .var "Q", 0 0;
v00000225cb8a84e0_0 .net "clk", 0 0, v00000225cb911440_0;  alias, 1 drivers
v00000225cb8a8b20_0 .net "init_val", 0 0, L_00000225cb912ac0;  1 drivers
v00000225cb8a8d00_0 .net "rst", 0 0, v00000225cb912200_0;  alias, 1 drivers
S_00000225cb8b5890 .scope module, "dff3" "Dff_shift" 3 26, 3 1 0, S_00000225cb86bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "init_val";
    .port_info 4 /OUTPUT 1 "Q";
v00000225cb8a8260_0 .net "D", 0 0, L_00000225cb9122a0;  1 drivers
v00000225cb8a8f80_0 .var "Q", 0 0;
v00000225cb911260_0 .net "clk", 0 0, v00000225cb911440_0;  alias, 1 drivers
v00000225cb9120c0_0 .net "init_val", 0 0, L_00000225cb912a20;  1 drivers
v00000225cb912980_0 .net "rst", 0 0, v00000225cb912200_0;  alias, 1 drivers
    .scope S_00000225cb8b5890;
T_0 ;
    %wait E_00000225cb8a90d0;
    %load/vec4 v00000225cb912980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000225cb9120c0_0;
    %assign/vec4 v00000225cb8a8f80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000225cb8a8260_0;
    %assign/vec4 v00000225cb8a8f80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000225cb8b7b00;
T_1 ;
    %wait E_00000225cb8a90d0;
    %load/vec4 v00000225cb8a8d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000225cb8a8b20_0;
    %assign/vec4 v00000225cb8a83a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000225cb8a8800_0;
    %assign/vec4 v00000225cb8a83a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000225cb8b7970;
T_2 ;
    %wait E_00000225cb8a90d0;
    %load/vec4 v00000225cb8a8760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000225cb8a8da0_0;
    %assign/vec4 v00000225cb8a8440_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000225cb8a86c0_0;
    %assign/vec4 v00000225cb8a8440_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000225cb8b77e0;
T_3 ;
    %wait E_00000225cb8a90d0;
    %load/vec4 v00000225cb8a8120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000225cb8a8ee0_0;
    %assign/vec4 v00000225cb8a8940_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000225cb8a8a80_0;
    %assign/vec4 v00000225cb8a8940_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000225cb86b7b0;
T_4 ;
    %vpi_call 2 17 "$monitor", "Time = %0t | rst = %b, ctrl = %b, Incoming = %b, num = %b | out = %b", $time, v00000225cb912200_0, v00000225cb912700_0, v00000225cb912660_0, v00000225cb912160_0, v00000225cb9127a0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000225cb86b7b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225cb911440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225cb912200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225cb912700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225cb912660_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000225cb912160_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225cb912200_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225cb912700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225cb912660_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225cb912660_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225cb912660_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225cb912700_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225cb912700_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000225cb86b7b0;
T_6 ;
    %delay 5, 0;
    %load/vec4 v00000225cb911440_0;
    %inv;
    %store/vec4 v00000225cb911440_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_ShiftReg.v";
    "./Shiftreg.v";
