
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in 13 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/projects/demo_atlys/ise14/pa.fromHdl.tcl
# create_project -name demo_atlys -dir "C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/projects/demo_atlys/ise14/planAhead_run_1" -part xc6slx45csg324-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/ucf/atlys.ucf" [current_fileset -constrset]
Adding file 'C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/ucf/atlys.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/mac_fifo_axi4.ngc}]
# add_files [list {ipcore_dir/tri_mode_eth_mac_v5_4.ngc}]
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/ipbus_trans_decl.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/ipbus_package.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_tx_mux.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_txtransactor_if_simple.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_status_buffer.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_rxtransactor_if_simple.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_rxram_shim.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_rxram_mux.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_rarp_block.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_packet_parser.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_ipaddr_block.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_dualportram_tx.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_dualportram_rx.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_dualportram.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_do_rx_reset.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_clock_crossing_if.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_byte_sum.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_build_status.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_build_resend.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_build_ping.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_build_payload.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_build_arp.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_buffer_selector.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/transactor_sm.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/transactor_if.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/transactor_cfg.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../hdl/ipbus_addr_decode.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../hdl/clock_div.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../slaves/hdl/ipbus_reg.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../slaves/hdl/ipbus_ram.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../slaves/hdl/ipbus_pkt_ctr.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../slaves/hdl/ipbus_peephole_ram.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../slaves/hdl/ipbus_ctrlreg.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/udp_if_flat.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/trans_arb.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/transactor.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/stretcher.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/ipbus_fabric.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/tri_mode_eth_mac_v5_4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/mac_fifo_axi4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {emac_hostbus_decl.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ipbus_core/hdl/ipbus_ctrl.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../hdl/slaves.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../hdl/clocks_s6_extphy_100MHz.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../ethernet/hdl/eth_s6_gmii.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../hdl/demo_atlys/top_atlys.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/ucf/atlys.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/projects/demo_atlys/ise14/mac_fifo_axi4.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/projects/demo_atlys/ise14/tri_mode_eth_mac_v5_4.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/mac_fifo_axi4.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/tri_mode_eth_mac_v5_4.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45csg324-2
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/ipbus_trans_decl.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/ipbus_package.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_tx_mux.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_status_buffer.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_rxram_shim.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_rxram_mux.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_rarp_block.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_packet_parser.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_ipaddr_block.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_dualportram_tx.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_dualportram_rx.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_dualportram.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_do_rx_reset.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_byte_sum.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_build_status.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_build_resend.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_build_ping.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_build_payload.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_build_arp.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_buffer_selector.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/transactor_sm.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/transactor_if.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/transactor_cfg.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/hdl/ipbus_addr_decode.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/hdl/clock_div.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/slaves/hdl/ipbus_reg.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/slaves/hdl/ipbus_ram.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/slaves/hdl/ipbus_pkt_ctr.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/slaves/hdl/ipbus_peephole_ram.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/slaves/hdl/ipbus_ctrlreg.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/udp_if_flat.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/trans_arb.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/transactor.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/stretcher.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/ipbus_fabric.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/projects/demo_atlys/ise14/emac_hostbus_decl.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ipbus_core/hdl/ipbus_ctrl.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/hdl/slaves.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/hdl/clocks_s6_extphy_100MHz.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/ethernet/hdl/eth_s6_gmii.vhd" into library work
Parsing VHDL file "C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/hdl/demo_atlys/top_atlys.vhd" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design tri_mode_eth_mac_v5_4.ngc ...
WARNING:NetListWriters:298 - No output is written to tri_mode_eth_mac_v5_4.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_37_o_GND_37_o_sub_12_OUT
   [7 : 2] on block tri_mode_eth_mac_v5_4 is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_37_o_mux_
   60_OUT[5 : 1] on block tri_mode_eth_mac_v5_4 is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13 : 0] on
   block tri_mode_eth_mac_v5_4 is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file tri_mode_eth_mac_v5_4.edif ...
ngc2edif: Total memory usage is 84324 kilobytes

Reading core file 'C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/projects/demo_atlys/ise14/ipcore_dir/tri_mode_eth_mac_v5_4.ngc' for (cell view 'tri_mode_eth_mac_v5_4', library 'work', file 'tri_mode_eth_mac_v5_4.v')
Parsing EDIF File [./.Xil/PlanAhead-6864-DC/ngc2edif/tri_mode_eth_mac_v5_4.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-6864-DC/ngc2edif/tri_mode_eth_mac_v5_4.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design mac_fifo_axi4.ngc ...
WARNING:NetListWriters:298 - No output is written to mac_fifo_axi4.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file mac_fifo_axi4.edif ...
ngc2edif: Total memory usage is 80356 kilobytes

Reading core file 'C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/projects/demo_atlys/ise14/ipcore_dir/mac_fifo_axi4.ngc' for (cell view 'mac_fifo_axi4', library 'work', file 'mac_fifo_axi4.v')
Parsing EDIF File [./.Xil/PlanAhead-6864-DC/ngc2edif/mac_fifo_axi4.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-6864-DC/ngc2edif/mac_fifo_axi4.edif]
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/ucf/atlys.ucf]
Finished Parsing UCF File [C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/ucf/atlys.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

Phase 0 | Netlist Checksum: e953ef42
open_rtl_design: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 671.398 ; gain = 196.836
update_compile_order -fileset sim_1
startgroup
set_property package_pin H12 [get_ports {gmii_txd[6]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {gmii_txd[5]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {gmii_txd[5]}]]
set_property is_loc_fixed true [get_ports [list  {gmii_txd[5]}]]
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Aug 18 17:27:56 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
