$date
	Sun Oct 23 04:33:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#699445
b10001 !
1"
#699446
b10001 &
b10001 %
1$
#699447
0"
#699450
b110100 &
b110100 %
#699454
b11010 &
b11010 %
#699458
b1101 &
b1101 %
#699462
b101000 &
b101000 %
#699466
b10100 &
b10100 %
#699470
b1010 &
b1010 %
#699474
b101 &
b101 %
#699478
b10000 &
b10000 %
#699482
b1000 &
b1000 %
#699486
b100 &
b100 %
#699490
b10 &
b10 %
#699494
b1 &
1#
b1 %
#699498
b0 &
b0 %
0#
0$
#1782862
b1010 &
b1010 %
1$
b1010 !
1"
#1782863
0"
#1782866
b101 &
b101 %
#1782870
b10000 &
b10000 %
#1782874
b1000 &
b1000 %
#1782878
b100 &
b100 %
#1782882
b10 &
b10 %
#1782886
b1 &
1#
b1 %
#1782890
b0 &
b0 %
0#
0$
#2708989
b1101 !
1"
#2708990
b1101 &
b1101 %
1$
#2708991
0"
#2708994
b101000 &
b101000 %
#2708998
b10100 &
b10100 %
#2709002
b1010 &
b1010 %
#2709006
b101 &
b101 %
#2709010
b10000 &
b10000 %
#2709014
b1000 &
b1000 %
#2709018
b100 &
b100 %
#2709022
b10 &
b10 %
#2709026
b1 &
b1 %
1#
#2709030
b0 &
0#
b0 %
0$
#4500012
