Smita Bakshi , Daniel D. Gajski, Partitioning and pipelining for performance-constrained hardware/software systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.4, p.419-432, Dec. 1999[doi>10.1109/92.805749]
Felice Balarin , Luciano Lavagno , Praveen Murthy , Alberto Sangiovanni-vincentelli, Scheduling for Embedded Real-Time Systems, IEEE Design & Test, v.15 n.1, p.71-82, January 1998[doi>10.1109/54.655185]
Gordon J. Brebner, Automatc identification of swappable logic units in XC6200 circuitry, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.173-182, September 01-03, 1997
Chameleon. 2001. CS2000 Reconfigurable Communication Processor User Guide. Chameleon Systems, Inc., San Jose, CA.
Chatha, K. and Vemuri, R. 2000. An iterative algorithm for HW--SW partitioning, hardware design space exploration and scheduling. Des. Automat. Embedd. Syst. 5, 3--4, 281--293.
Anton V. Chichkov , Carlos Beltrán Almeida, A hardware/software partitioning algorithm for custom computing machines, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.274-283, September 01-03, 1997
Bharat P. Dave, CRUSADE: hardware/software co-synthesis of dynamically reconfigurable heterogeneous real-time distributed embedded systems, Proceedings of the conference on Design, automation and test in Europe, p.22-es, January 1999, Munich, Germany[doi>10.1145/307418.307461]
Andre Maurice Dehon , Thomas Knight, Jr., Reconfigurable architectures for general-purpose computing, Massachusetts Institute of Technology, 1996
John R. Deller, Jr. , John G. Proakis , John H. Hansen, Discrete Time Processing of Speech Signals, Prentice Hall PTR, Upper Saddle River, NJ, 1993
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
deMicheli, G. and Gupta, R. 1997. HW-SW codesign. In Proc. IEEE 85, 3, 349--365.
Josef Fleischmann , Klaus Buchenrieder , Rainer Kress, Codesign of embedded systems based on Java and reconfigurable hardware components, Proceedings of the conference on Design, automation and test in Europe, p.26-es, January 1999, Munich, Germany[doi>10.1145/307418.307466]
Green, P. and Edwards, M. D. 2000. OO oriented development method for reconfigurable embedded systems. IEE Comput. Digital Tech. 147, 3, 153--158.
J. Grode , P. V. Knudsen , J. Madsen, Hardware resource allocation for hardware/software partitioning in the LYCOS system, Proceedings of the conference on Design, automation and test in Europe, p.22-27, February 23-26, 1998, Le Palais des Congrés de Paris, France
Harkin, J., McGinnity, T. M., and Maguire, L. P. 2001a. Genetic algorithm driven hardware--software partitioning for dynamically reconfigurable embedded systems. Microprocess. Microsyst. 25, 5, 263--274.
Harkin, J., McGinnity, T. M., and Maguire, L. P. 2001b. Hardware--software partitioning: A reconfigurable and evolutionary computing approach. In International Conference on Field Programmable Logic & Applications. 595--600.
Harkin, J., McGinnity, T. M., and Maguire, L. P. 2000a. Partitioning methodology for dynamically reconfigurable embedded systems. IEE Comput. Digital Tech. 147, 6, 391--396.
J. Harkin , T. M McGinnity , L. P Maguire, Accelerating Embedded Applications using Dynamically Reconfigurable Hardware and Evolutionary Algorithms, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.321, April 17-19, 2000
Reiner W. Hartenstein , Juergen Becker , Rainer Kress, Two-Level Hardware/Software Partitioning Using CoDe-X, Proceedings of the IEEE Symposium and Workshop on Engineering of Computer Based Systems, p.395, March 11-15, 1996
Karam S. Chatha , Ranga Vemuri, Hardware-Software Codesign for Dynamically Reconfigurable Architectures, Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, p.175-184, August 30-September 01, 1999
S. Hauck , Zhiyuan Li , E. Schwabe, Configuration compression for the Xilinx XC6200 FPGA, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.8, p.1107-1113, November 2006[doi>10.1109/43.775631]
J-P Heron , R. F. Woods, Accelerating Run-Time Reconfiguration on FCCMs, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.260, April 21-23, 1999
J. P. Heron , R. Woods , S. Sezer , R. H. Turner, Development of a Run-Time Reconfiguration System with Low Reconfiguration Overhead, Journal of VLSI Signal Processing Systems, v.28 n.1/2, p.97-113, May-June 2001[doi>10.1023/A:1008115306599]
Brad Hutchings , Michael J. Wirthlin, Implementation Approaches for Reconfigurable Logic Applications, Proceedings of the 5th International Workshop on Field-Programmable Logic and Applications, p.419-428, September 01, 1995
Jantsch, A., Ellervee, P., Oberg, J., and Hemani, A. 1994. A case study on hardware--software Partitioning. In IEEE Field Programmable Custom Computing Machines (FCCM). 111--118.
Peter Voigt Knudsen , Jan Madsen, PACE: A Dynamic Programming Algorithm for Hardware/Software Partitioning, Proceedings of the 4th International Workshop on Hardware/Software Co-Design, p.85, March 18-20, 1996
Yanbing Li , Tim Callahan , Ervan Darnell , Randolph Harr , Uday Kurkure , Jon Stockwood, Hardware-software co-design of embedded reconfigurable architectures, Proceedings of the 37th Annual Design Automation Conference, p.507-512, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337559]
W. Luk , N. Shirazi , P. Y. K. Cheung, Compilation tools for run-time reconfigurable designs, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.56, April 16-18, 1997
Patrick Lysaght , John Dunlop, Dynamic reconfiguration of FPGAs, Selected papers from the Oxford 1993 international workshop on field programmable logic and applications on More FPGAs, p.82-94, July 1994, Oxford, United Kingdom
Zbigniew Michalewicz, Genetic algorithms + data structures = evolution programs (3rd ed.), Springer-Verlag, London, UK, 1996
J. Noguera , R. Badia, A HW/SW partitioning algorithm for dynamically reconfigurable architectures, Proceedings of the conference on Design, automation and test in Europe, p.729, March 2001, Munich, Germany
Parker, J. R. 1997. Algorithms for Image Processing and Computer Vision. John Wiley, New York.
Seals, R. C. and Whapshott, G. F. 1997. Programmable Logic: PLDs and FPGAs. MacMillan.
S Sezer , R Woods , J Heron , A Marshall, Fast Partial Reconfiguration for FCCMs, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.318, April 15-17, 1998
Aviral Shrivastava , Mohit Kumar , Sanjiv Kapoor , Shashi Kumar , M. Balakrishnan, Optimal Hardware/Software Partitioning for Concurrent Specification Using Dynamic Programming, Proceedings of the 13th International Conference on VLSI Design, p.110, January 04-07, 2000
V. Srinivasan , S. Radhakrishnan , R. Vemuri, Hardware/software partitioning with integrated hardware design space exploration, Proceedings of the conference on Design, automation and test in Europe, p.28-35, February 23-26, 1998, Le Palais des Congrés de Paris, France
Steve Trimberger, Scheduling designs into a time-multiplexed FPGA, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.153-160, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275135]
Michael Joseph Wirthlin , Brad L. Hutchings, Improving functional density through run-time circuit reconfiguration, Brigham Young University, Provo, UT, 1997
Xilinx. 1997. XC6216 Data sheet, Version 1.10. Xilinx Corporation, San Jose, CA.
