# RV Day 3 - Digital Logic with TL-Verilog and Makerchip
## Pipelined logic
### L1. Pipelined Logic And Re-Timing

### L2. Pipeline Logic Advantages And Demo In Platform

### L3. Lab On Error Conditions Within Computation Pipeline

![Screenshot 2025-04-25 225504](https://github.com/user-attachments/assets/be75aae1-7ecb-4fb9-9a8c-fa91941e9e93)

### L4. Lab On 2-Cycle Calculator

![Screenshot 2025-04-25 230058](https://github.com/user-attachments/assets/23c5ac98-b9bd-4919-ac31-613a3300c0e4)
