$comment
	File created using the following command:
		vcd file ALU_1.msim.vcd -direction
$end
$date
	Wed May 26 23:04:45 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu_1_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % operation [1] $end
$var wire 1 & operation [0] $end
$var wire 1 ' result $end
$var wire 1 ( sa $end
$var wire 1 ) sb $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_a $end
$var wire 1 4 ww_b $end
$var wire 1 5 ww_sa $end
$var wire 1 6 ww_sb $end
$var wire 1 7 ww_cin $end
$var wire 1 8 ww_operation [1] $end
$var wire 1 9 ww_operation [0] $end
$var wire 1 : ww_result $end
$var wire 1 ; ww_cout $end
$var wire 1 < \sa~combout\ $end
$var wire 1 = \a~combout\ $end
$var wire 1 > \stage4|ff~0_combout\ $end
$var wire 1 ? \b~combout\ $end
$var wire 1 @ \cin~combout\ $end
$var wire 1 A \stage6|Mux0~0_combout\ $end
$var wire 1 B \sb~combout\ $end
$var wire 1 C \stage6|Mux0~1_combout\ $end
$var wire 1 D \stage6|Mux0~2_combout\ $end
$var wire 1 E \stage4|cout~0_combout\ $end
$var wire 1 F \operation~combout\ [1] $end
$var wire 1 G \operation~combout\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0'
0(
0)
0*
1+
x,
1-
1.
1/
10
11
12
03
04
05
06
07
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
1%
1&
18
19
1F
1G
$end
#40000
1!
13
1=
1>
1A
1C
1D
1:
1'
#80000
0!
1"
03
14
1?
0=
0>
0A
0C
1E
1;
1C
0D
0E
1$
0:
1D
0;
0'
0$
1:
1'
#120000
1!
13
1=
1>
1A
0C
1E
1;
0D
1$
0:
0'
#160000
