

================================================================
== Vivado HLS Report for 'matrix_conv'
================================================================
* Date:           Thu Dec 19 05:25:08 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        final_project
* Solution:       base_sol
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1681|  1681|  1681|  1681|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |                   |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |- OUTPUT_ROW       |  1680|  1680|       210|          -|          -|     8|    no    |
        | + OUTPUT_COL      |   208|   208|        26|          -|          -|     8|    no    |
        |  ++ KERNEL_ROW    |    24|    24|         8|          -|          -|     3|    no    |
        |   +++ KERNEL_COL  |     6|     6|         2|          -|          -|     3|    no    |
        +-------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    185|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     92|
|Register         |        -|      -|      78|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|      78|    277|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrix_conv_mac_mbkb_U1  |matrix_conv_mac_mbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_174_p2        |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_198_p2        |     +    |      0|  0|  13|           4|           1|
    |m_1_fu_214_p2        |     +    |      0|  0|  10|           2|           1|
    |n_1_fu_302_p2        |     +    |      0|  0|  10|           2|           1|
    |tmp_11_fu_250_p2     |     +    |      0|  0|  15|           8|           8|
    |tmp_14_fu_318_p2     |     +    |      0|  0|  15|           8|           8|
    |tmp_15_fu_332_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_2_fu_282_p2      |     +    |      0|  0|  15|           8|           8|
    |tmp_4_fu_220_p2      |     +    |      0|  0|  13|           4|           4|
    |tmp_8_fu_308_p2      |     +    |      0|  0|  13|           4|           4|
    |tmp_13_fu_272_p2     |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_208_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_192_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond3_fu_168_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_296_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 185|          66|          60|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  38|          7|    1|          7|
    |i_reg_97       |   9|          2|    4|          8|
    |j_reg_109      |   9|          2|    4|          8|
    |m_reg_134      |   9|          2|    2|          4|
    |n_reg_157      |   9|          2|    2|          4|
    |sum_1_reg_145  |   9|          2|   16|         32|
    |sum_reg_121    |   9|          2|   16|         32|
    +---------------+----+-----------+-----+-----------+
    |Total          |  92|         19|   45|         95|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   6|   0|    6|          0|
    |i_1_reg_361          |   4|   0|    4|          0|
    |i_reg_97             |   4|   0|    4|          0|
    |j_1_reg_374          |   4|   0|    4|          0|
    |j_reg_109            |   4|   0|    4|          0|
    |m_1_reg_382          |   2|   0|    2|          0|
    |m_reg_134            |   2|   0|    2|          0|
    |n_1_reg_400          |   2|   0|    2|          0|
    |n_reg_157            |   2|   0|    2|          0|
    |sum_1_reg_145        |  16|   0|   16|          0|
    |sum_reg_121          |  16|   0|   16|          0|
    |tmp_10_cast_reg_366  |   4|   0|    8|          4|
    |tmp_11_reg_387       |   7|   0|    8|          1|
    |tmp_13_reg_392       |   5|   0|    5|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  78|   0|   83|          5|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  matrix_conv | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  matrix_conv | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  matrix_conv | return value |
|ap_done       | out |    1| ap_ctrl_hs |  matrix_conv | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  matrix_conv | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  matrix_conv | return value |
|a_address0    | out |    7|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    6|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

