library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity SevenSegmentSwitches is
    Port (
        switches : in STD_LOGIC_VECTOR(3 downto 0); -- 4 switches input
        segments : out STD_LOGIC_VECTOR(6 downto 0) -- 7-segment output
    );
end SevenSegmentSwitches;

architecture Behavioral of SevenSegmentSwitches is
begin
    process(switches)
    begin
        case switches is
            when "0000" => segments <= "1111110"; -- 0
            when "0001" => segments <= "0110000"; -- 1
            when "0010" => segments <= "1101101"; -- 2
            when "0011" => segments <= "1111001"; -- 3
            when "0100" => segments <= "0110011"; -- 4
            when "0101" => segments <= "1011011"; -- 5
            when "0110" => segments <= "1011111"; -- 6
            when "0111" => segments <= "1110000"; -- 7
            when "1000" => segments <= "1111111"; -- 8
            when "1001" => segments <= "1111011"; -- 9
            when others => segments <= "0000000"; -- Blank display
        end case;
    end process;
end Behavioral;
