
module test1(wire2,wire4);

  output [3:0] wire2;
  output [16:0] wire4;


endmodule

