// Seed: 3615825024
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign id_4 = ~id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_13 = 32'd10,
    parameter id_14 = 32'd45,
    parameter id_6  = 32'd46
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    _id_14,
    id_15
);
  output wire id_15;
  input wire _id_14;
  input wire _id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout logic [7:0] id_9;
  output logic [7:0] id_8;
  output wire id_7;
  input wire _id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_8[id_14] = id_1[1 : {1, -1==id_13}&-1];
  assign id_9[id_6]  = -1'b0;
  wire id_16;
  module_0 modCall_1 (
      id_12,
      id_4,
      id_10,
      id_10
  );
  wire id_17;
  ;
endmodule
