# Reading E:/programFile/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# do fifo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "E:/programFile/intelFPGA_lite/16.1/quartus/bin64/Altera_SRC/fifo/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "E:/programFile/intelFPGA_lite/16.1/quartus/bin64/Altera_SRC/fifo/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "E:/programFile/intelFPGA_lite/16.1/quartus/bin64/Altera_SRC/fifo/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/programFile/intelFPGA_lite/16.1/quartus/bin64/Altera_SRC/fifo/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/programFile/intelFPGA_lite/16.1/quartus/bin64/Altera_SRC/fifo/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/programFile/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/programFile/intelFPGA_lite/16.1/quartus/bin64/Altera_SRC/fifo/fifo.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:03 on May 21,2021
# vcom -reportprogress 300 -93 -work work E:/programFile/intelFPGA_lite/16.1/quartus/bin64/Altera_SRC/fifo/fifo.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fifo
# -- Compiling architecture arch of fifo
# End time: 13:14:03 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/programFile/intelFPGA_lite/16.1/quartus/bin64/Altera_SRC/fifo/fifo_testBench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:04 on May 21,2021
# vcom -reportprogress 300 -93 -work work E:/programFile/intelFPGA_lite/16.1/quartus/bin64/Altera_SRC/fifo/fifo_testBench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture behavior of testbench
# End time: 13:14:04 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L arriaii_hssi -L arriaii_pcie_hip -L arriaii -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L arriaii_hssi -L arriaii_pcie_hip -L arriaii -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:14:04 on May 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fifo(arch)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (24) for port "/testbench/uut/data_in".
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut File: E:/programFile/intelFPGA_lite/16.1/quartus/bin64/Altera_SRC/fifo/fifo.vhdl Line: 21
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./fifo_run_msim_rtl_vhdl.do PAUSED at line 12
# End time: 13:14:21 on May 21,2021, Elapsed time: 0:00:17
# Errors: 1, Warnings: 0
