

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2'
================================================================
* Date:           Mon Jul 14 02:16:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.363 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      658|      658|  6.580 us|  6.580 us|  657|  657|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_2_loop_for_channel_pad_2  |      656|      656|         2|          1|          1|   656|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten23 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten23"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln57 = store i3 0, i3 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 9 'store' 'store_ln57' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln59 = store i8 0, i8 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 10 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i65"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten23_load = load i10 %indvar_flatten23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 12 'load' 'indvar_flatten23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%icmp_ln57 = icmp_eq  i10 %indvar_flatten23_load, i10 656" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 13 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%add_ln57 = add i10 %indvar_flatten23_load, i10 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 14 'add' 'add_ln57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc15.i77, void %for.body4.i83.preheader.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 15 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%n_load = load i8 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 16 'load' 'n_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_load = load i3 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 17 'load' 'c_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%icmp_ln59 = icmp_eq  i8 %n_load, i8 164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 18 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.39ns)   --->   "%select_ln57 = select i1 %icmp_ln59, i8 0, i8 %n_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 19 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%add_ln57_1 = add i3 %c_load, i3 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 20 'add' 'add_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.20ns)   --->   "%select_ln57_1 = select i1 %icmp_ln59, i3 %add_ln57_1, i3 %c_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 21 'select' 'select_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i3 %select_ln57_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 22 'zext' 'zext_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i3 %select_ln57_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 23 'trunc' 'empty' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %empty, i7 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 24 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %select_ln57_1, i5 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 25 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl4 = zext i8 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 26 'zext' 'p_shl4' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.77ns)   --->   "%empty_205 = add i9 %p_shl, i9 %p_shl4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 27 'add' 'empty_205' <Predicate = (!icmp_ln57)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_cast57_cast = zext i9 %empty_205" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 28 'zext' 'p_cast57_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.65ns)   --->   "%mul_ln59 = mul i8 %zext_ln59, i8 82" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 29 'mul' 'mul_ln59' <Predicate = (!icmp_ln57)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i8 %mul_ln59" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 30 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i8 %select_ln57" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 31 'zext' 'zext_ln59_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i8 %select_ln57" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 32 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %select_ln57, i32 1, i32 7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 33 'partselect' 'tmp_18' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.77ns)   --->   "%icmp_ln60 = icmp_eq  i7 %tmp_18, i7 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 34 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.76ns)   --->   "%icmp_ln60_1 = icmp_ugt  i8 %select_ln57, i8 161" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 35 'icmp' 'icmp_ln60_1' <Predicate = (!icmp_ln57)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.28ns)   --->   "%or_ln60 = or i1 %icmp_ln60, i1 %icmp_ln60_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 36 'or' 'or_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i7 %tmp_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 37 'zext' 'zext_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.76ns)   --->   "%add_ln60 = add i9 %zext_ln60, i9 %zext_ln59_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 38 'add' 'add_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.76ns)   --->   "%add_ln60_1 = add i9 %zext_ln59_2, i9 510" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 39 'add' 'add_ln60_1' <Predicate = (!icmp_ln57)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i9 %add_ln60_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 40 'sext' 'sext_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.77ns)   --->   "%add_ln60_2 = add i10 %sext_ln60, i10 %p_cast57_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 41 'add' 'add_ln60_2' <Predicate = (!icmp_ln57)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i10 %add_ln60_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 42 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%OutPool0_addr = getelementptr i16 %OutPool0, i64 0, i64 %zext_ln60_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 43 'getelementptr' 'OutPool0_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%OutPool0_load = load i10 %OutPool0_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 44 'load' 'OutPool0_load' <Predicate = (!icmp_ln57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %trunc_ln59, void %arrayidx.i66563.case.0, void %arrayidx.i66563.case.1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 45 'br' 'br_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.76ns)   --->   "%add_ln59 = add i8 %select_ln57, i8 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 46 'add' 'add_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln57 = store i10 %add_ln57, i10 %indvar_flatten23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 47 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln57 = store i3 %select_ln57_1, i3 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 48 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln59 = store i8 %add_ln59, i8 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 49 'store' 'store_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.body4.i65" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 50 'br' 'br_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.83>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_2_loop_for_channel_pad_2_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 656, i64 656, i64 656"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 53 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i9 %add_ln60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 54 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%OutPadConv2_addr = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln60_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 55 'getelementptr' 'OutPadConv2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln60_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 56 'getelementptr' 'OutPadConv2_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPool0_load = load i10 %OutPool0_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 57 'load' 'OutPool0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_2 : Operation 58 [1/1] (0.35ns)   --->   "%storemerge565 = select i1 %or_ln60, i16 0, i16 %OutPool0_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 58 'select' 'storemerge565' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln60 = store i16 %storemerge565, i9 %OutPadConv2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 59 'store' 'store_ln60' <Predicate = (!trunc_ln59)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i66563.exit"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!trunc_ln59)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln60 = store i16 %storemerge565, i9 %OutPadConv2_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:36]   --->   Operation 61 'store' 'store_ln60' <Predicate = (trunc_ln59)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i66563.exit"   --->   Operation 62 'br' 'br_ln0' <Predicate = (trunc_ln59)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutPadConv2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ OutPadConv2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ OutPool0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca           ) [ 010]
c                     (alloca           ) [ 010]
indvar_flatten23      (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
store_ln57            (store            ) [ 000]
store_ln59            (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten23_load (load             ) [ 000]
icmp_ln57             (icmp             ) [ 010]
add_ln57              (add              ) [ 000]
br_ln57               (br               ) [ 000]
n_load                (load             ) [ 000]
c_load                (load             ) [ 000]
icmp_ln59             (icmp             ) [ 000]
select_ln57           (select           ) [ 000]
add_ln57_1            (add              ) [ 000]
select_ln57_1         (select           ) [ 000]
zext_ln59             (zext             ) [ 000]
empty                 (trunc            ) [ 000]
p_shl                 (bitconcatenate   ) [ 000]
tmp                   (bitconcatenate   ) [ 000]
p_shl4                (zext             ) [ 000]
empty_205             (add              ) [ 000]
p_cast57_cast         (zext             ) [ 000]
mul_ln59              (mul              ) [ 000]
zext_ln59_1           (zext             ) [ 000]
zext_ln59_2           (zext             ) [ 000]
trunc_ln59            (trunc            ) [ 011]
tmp_18                (partselect       ) [ 000]
icmp_ln60             (icmp             ) [ 000]
icmp_ln60_1           (icmp             ) [ 000]
or_ln60               (or               ) [ 011]
zext_ln60             (zext             ) [ 000]
add_ln60              (add              ) [ 011]
add_ln60_1            (add              ) [ 000]
sext_ln60             (sext             ) [ 000]
add_ln60_2            (add              ) [ 000]
zext_ln60_2           (zext             ) [ 000]
OutPool0_addr         (getelementptr    ) [ 011]
br_ln59               (br               ) [ 000]
add_ln59              (add              ) [ 000]
store_ln57            (store            ) [ 000]
store_ln57            (store            ) [ 000]
store_ln59            (store            ) [ 000]
br_ln59               (br               ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specpipeline_ln59     (specpipeline     ) [ 000]
zext_ln60_1           (zext             ) [ 000]
OutPadConv2_addr      (getelementptr    ) [ 000]
OutPadConv2_1_addr    (getelementptr    ) [ 000]
OutPool0_load         (load             ) [ 000]
storemerge565         (select           ) [ 000]
store_ln60            (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln60            (store            ) [ 000]
br_ln0                (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutPadConv2_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv2_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutPadConv2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OutPool0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPool0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_for_3_channel_pad_2_loop_for_channel_pad_2_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="n_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="c_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten23_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten23/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="OutPool0_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPool0_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutPool0_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="OutPadConv2_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="9" slack="0"/>
<pin id="91" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv2_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="OutPadConv2_1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="9" slack="0"/>
<pin id="98" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv2_1_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln60_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln60_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="10" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln57_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln59_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten23_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten23_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln57_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="10" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln57_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="n_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="c_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln59_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="select_ln57_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln57_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="select_ln57_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln59_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="empty_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_shl_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="2" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="3" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_shl4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="empty_205_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_205/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_cast57_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast57_cast/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="mul_ln59_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln59/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln59_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln59_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_2/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln59_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_18_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="0" index="3" bw="4" slack="0"/>
<pin id="238" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln60_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln60_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60_1/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="or_ln60_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln60_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln60_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln60_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln60_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln60_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="0" index="1" bw="9" slack="0"/>
<pin id="284" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln60_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln59_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln57_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="0" index="1" bw="10" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln57_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln59_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln60_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="storemerge565_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="16" slack="0"/>
<pin id="322" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge565/2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="n_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="334" class="1005" name="c_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="341" class="1005" name="indvar_flatten23_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten23 "/>
</bind>
</comp>

<comp id="351" class="1005" name="trunc_ln59_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln59 "/>
</bind>
</comp>

<comp id="355" class="1005" name="or_ln60_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln60 "/>
</bind>
</comp>

<comp id="360" class="1005" name="add_ln60_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="1"/>
<pin id="362" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="365" class="1005" name="OutPool0_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="1"/>
<pin id="367" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OutPool0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="40" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="87" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="94" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="143" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="146" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="149" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="163" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="146" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="169" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="169" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="185" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="177" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="155" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="155" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="155" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="247"><net_src comp="233" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="155" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="243" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="249" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="233" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="221" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="225" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="211" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="296"><net_src comp="155" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="137" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="169" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="292" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="81" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="325"><net_src comp="318" pin="3"/><net_sink comp="101" pin=1"/></net>

<net id="326"><net_src comp="318" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="330"><net_src comp="62" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="337"><net_src comp="66" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="344"><net_src comp="70" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="354"><net_src comp="229" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="255" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="363"><net_src comp="265" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="368"><net_src comp="74" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="81" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutPadConv2_1 | {2 }
	Port: OutPadConv2 | {2 }
 - Input state : 
	Port: CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 : OutPool0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln57 : 1
		store_ln59 : 1
		indvar_flatten23_load : 1
		icmp_ln57 : 2
		add_ln57 : 2
		br_ln57 : 3
		n_load : 1
		c_load : 1
		icmp_ln59 : 2
		select_ln57 : 3
		add_ln57_1 : 2
		select_ln57_1 : 3
		zext_ln59 : 4
		empty : 4
		p_shl : 5
		tmp : 4
		p_shl4 : 5
		empty_205 : 6
		p_cast57_cast : 7
		mul_ln59 : 5
		zext_ln59_1 : 6
		zext_ln59_2 : 4
		trunc_ln59 : 4
		tmp_18 : 4
		icmp_ln60 : 5
		icmp_ln60_1 : 4
		or_ln60 : 6
		zext_ln60 : 5
		add_ln60 : 7
		add_ln60_1 : 5
		sext_ln60 : 6
		add_ln60_2 : 8
		zext_ln60_2 : 9
		OutPool0_addr : 10
		OutPool0_load : 11
		br_ln59 : 5
		add_ln59 : 4
		store_ln57 : 3
		store_ln57 : 4
		store_ln59 : 5
	State 2
		OutPadConv2_addr : 1
		OutPadConv2_1_addr : 1
		storemerge565 : 1
		store_ln60 : 2
		store_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln57_fu_137   |    0    |    0    |    17   |
|          |   add_ln57_1_fu_163  |    0    |    0    |    10   |
|          |   empty_205_fu_205   |    0    |    0    |    16   |
|    add   |    add_ln60_fu_265   |    0    |    0    |    15   |
|          |   add_ln60_1_fu_271  |    0    |    0    |    15   |
|          |   add_ln60_2_fu_281  |    0    |    0    |    16   |
|          |    add_ln59_fu_292   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln57_fu_131   |    0    |    0    |    17   |
|   icmp   |   icmp_ln59_fu_149   |    0    |    0    |    15   |
|          |   icmp_ln60_fu_243   |    0    |    0    |    14   |
|          |  icmp_ln60_1_fu_249  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln59_fu_215   |    0    |    0    |    40   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln57_fu_155  |    0    |    0    |    8    |
|  select  | select_ln57_1_fu_169 |    0    |    0    |    3    |
|          | storemerge565_fu_318 |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln60_fu_255    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln59_fu_177   |    0    |    0    |    0    |
|          |     p_shl4_fu_201    |    0    |    0    |    0    |
|          | p_cast57_cast_fu_211 |    0    |    0    |    0    |
|   zext   |  zext_ln59_1_fu_221  |    0    |    0    |    0    |
|          |  zext_ln59_2_fu_225  |    0    |    0    |    0    |
|          |   zext_ln60_fu_261   |    0    |    0    |    0    |
|          |  zext_ln60_2_fu_287  |    0    |    0    |    0    |
|          |  zext_ln60_1_fu_313  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     empty_fu_181     |    0    |    0    |    0    |
|          |   trunc_ln59_fu_229  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     p_shl_fu_185     |    0    |    0    |    0    |
|          |      tmp_fu_193      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_18_fu_233    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln60_fu_277   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   234   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  OutPool0_addr_reg_365 |   10   |
|    add_ln60_reg_360    |    9   |
|        c_reg_334       |    3   |
|indvar_flatten23_reg_341|   10   |
|        n_reg_327       |    8   |
|     or_ln60_reg_355    |    1   |
|   trunc_ln59_reg_351   |    1   |
+------------------------+--------+
|          Total         |   42   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   20   ||  0.427  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   234  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   42   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   42   |   243  |
+-----------+--------+--------+--------+--------+
