{
  "module_name": "PixelGen_SysBlock_defs.h",
  "hash_id": "5426ff57d032d5acf45c56f2b6098578f5e67112b93dfa338d1b3a7ffd2e6f57",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/css_2401_system/hrt/PixelGen_SysBlock_defs.h",
  "human_readable_source": " \n \n\n#ifndef _PixelGen_SysBlock_defs_h\n#define _PixelGen_SysBlock_defs_h\n\n \n#define _PXG_PPC                       Ppc\n#define _PXG_PIXEL_BITS                PixelWidth\n#define _PXG_MAX_NOF_SID               MaxNofSids\n#define _PXG_DATA_BITS                 DataWidth\n#define _PXG_CNT_BITS                  CntWidth\n#define _PXG_FIFODEPTH                 FifoDepth\n#define _PXG_DBG                       Dbg_device_not_included\n\n \n#define _PXG_ADRRESS_ALIGN_REG         4\n\n#define _PXG_COM_ENABLE_REG_IDX        0\n#define _PXG_PRBS_RSTVAL_REG0_IDX      1\n#define _PXG_PRBS_RSTVAL_REG1_IDX      2\n#define _PXG_SYNG_SID_REG_IDX          3\n#define _PXG_SYNG_FREE_RUN_REG_IDX     4\n#define _PXG_SYNG_PAUSE_REG_IDX        5\n#define _PXG_SYNG_NOF_FRAME_REG_IDX    6\n#define _PXG_SYNG_NOF_PIXEL_REG_IDX    7\n#define _PXG_SYNG_NOF_LINE_REG_IDX     8\n#define _PXG_SYNG_HBLANK_CYC_REG_IDX   9\n#define _PXG_SYNG_VBLANK_CYC_REG_IDX  10\n#define _PXG_SYNG_STAT_HCNT_REG_IDX   11\n#define _PXG_SYNG_STAT_VCNT_REG_IDX   12\n#define _PXG_SYNG_STAT_FCNT_REG_IDX   13\n#define _PXG_SYNG_STAT_DONE_REG_IDX   14\n#define _PXG_TPG_MODE_REG_IDX         15\n#define _PXG_TPG_HCNT_MASK_REG_IDX    16\n#define _PXG_TPG_VCNT_MASK_REG_IDX    17\n#define _PXG_TPG_XYCNT_MASK_REG_IDX   18\n#define _PXG_TPG_HCNT_DELTA_REG_IDX   19\n#define _PXG_TPG_VCNT_DELTA_REG_IDX   20\n#define _PXG_TPG_R1_REG_IDX           21\n#define _PXG_TPG_G1_REG_IDX           22\n#define _PXG_TPG_B1_REG_IDX           23\n#define _PXG_TPG_R2_REG_IDX           24\n#define _PXG_TPG_G2_REG_IDX           25\n#define _PXG_TPG_B2_REG_IDX           26\n \n#define _PXG_SYNG_PAUSE_CYCLES        0\n \n#define _PXG_DISABLE_IDX              0\n#define _PXG_PRBS_IDX                 0\n#define _PXG_TPG_IDX                  1\n#define _PXG_SYNG_IDX                 2\n#define _PXG_SMUX_IDX                 3\n \n#define _PXG_COM_ENABLE_REG_WIDTH     2\n#define _PXG_COM_SRST_REG_WIDTH       4\n#define _PXG_PRBS_RSTVAL_REG0_WIDTH  31\n#define _PXG_PRBS_RSTVAL_REG1_WIDTH  31\n\n#define _PXG_SYNG_SID_REG_WIDTH        3\n\n#define _PXG_SYNG_FREE_RUN_REG_WIDTH   1\n#define _PXG_SYNG_PAUSE_REG_WIDTH      1\n \n#define _PXG_SYNG_STAT_DONE_REG_WIDTH  1\n#define _PXG_TPG_MODE_REG_WIDTH        2\n \n#define _PXG_TPG_HCNT_DELTA_REG_WIDTH  4\n#define _PXG_TPG_VCNT_DELTA_REG_WIDTH  4\n \n#define _PXG_FIFO_DEPTH                2\n \n#define _PXG_ENABLE_REG_VAL            1\n#define _PXG_PRBS_ENABLE_REG_VAL       1\n#define _PXG_TPG_ENABLE_REG_VAL        2\n#define _PXG_SYNG_ENABLE_REG_VAL       4\n#define _PXG_FIFO_ENABLE_REG_VAL       8\n#define _PXG_PXL_BITS                 14\n#define _PXG_INVALID_FLAG              0xDEADBEEF\n#define _PXG_CAFE_FLAG                 0xCAFEBABE\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}