{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555111883750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555111883751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 16:31:23 2019 " "Processing started: Fri Apr 12 16:31:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555111883751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555111883751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Motor_Position -c Motor_Position " "Command: quartus_map --read_settings_files=on --write_settings_files=off Motor_Position -c Motor_Position" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555111883751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555111884089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555111884089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Motor_Position.v 1 1 " "Found 1 design units, including 1 entities, in source file Motor_Position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Motor_Position " "Found entity 1: Motor_Position" {  } { { "Motor_Position.v" "" { Text "/home/dev/projects/Hacktime/Motor_Position.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555111897129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555111897129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/dev/projects/Hacktime/clock_divider.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555111897134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555111897134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider/clock_divider_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider/clock_divider_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_0002 " "Found entity 1: clock_divider_0002" {  } { { "clock_divider/clock_divider_0002.v" "" { Text "/home/dev/projects/Hacktime/clock_divider/clock_divider_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555111897135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555111897135 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "state Motor_Position.v(42) " "Verilog HDL error at Motor_Position.v(42): values cannot be assigned directly to all or part of array \"state\" - assignments must be made to individual elements only" {  } { { "Motor_Position.v" "" { Text "/home/dev/projects/Hacktime/Motor_Position.v" 42 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1555111897135 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LEDGInt Motor_Position.v(45) " "Verilog HDL Procedural Assignment error at Motor_Position.v(45): object \"LEDGInt\" on left-hand side of assignment must have a variable data type" {  } { { "Motor_Position.v" "" { Text "/home/dev/projects/Hacktime/Motor_Position.v" 45 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1555111897135 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "state Motor_Position.v(50) " "Verilog HDL error at Motor_Position.v(50): expression cannot reference entire array \"state\"" {  } { { "Motor_Position.v" "" { Text "/home/dev/projects/Hacktime/Motor_Position.v" 50 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555111897135 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "state Motor_Position.v(52) " "Verilog HDL error at Motor_Position.v(52): values cannot be assigned directly to all or part of array \"state\" - assignments must be made to individual elements only" {  } { { "Motor_Position.v" "" { Text "/home/dev/projects/Hacktime/Motor_Position.v" 52 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1555111897135 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LEDGInt Motor_Position.v(58) " "Verilog HDL Procedural Assignment error at Motor_Position.v(58): object \"LEDGInt\" on left-hand side of assignment must have a variable data type" {  } { { "Motor_Position.v" "" { Text "/home/dev/projects/Hacktime/Motor_Position.v" 58 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1555111897135 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "state Motor_Position.v(60) " "Verilog HDL error at Motor_Position.v(60): values cannot be assigned directly to all or part of array \"state\" - assignments must be made to individual elements only" {  } { { "Motor_Position.v" "" { Text "/home/dev/projects/Hacktime/Motor_Position.v" 60 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1555111897135 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LEDGInt Motor_Position.v(67) " "Verilog HDL Procedural Assignment error at Motor_Position.v(67): object \"LEDGInt\" on left-hand side of assignment must have a variable data type" {  } { { "Motor_Position.v" "" { Text "/home/dev/projects/Hacktime/Motor_Position.v" 67 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1555111897135 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "state Motor_Position.v(69) " "Verilog HDL error at Motor_Position.v(69): values cannot be assigned directly to all or part of array \"state\" - assignments must be made to individual elements only" {  } { { "Motor_Position.v" "" { Text "/home/dev/projects/Hacktime/Motor_Position.v" 69 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1555111897135 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "state Motor_Position.v(74) " "Verilog HDL error at Motor_Position.v(74): values cannot be assigned directly to all or part of array \"state\" - assignments must be made to individual elements only" {  } { { "Motor_Position.v" "" { Text "/home/dev/projects/Hacktime/Motor_Position.v" 74 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1555111897135 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "939 " "Peak virtual memory: 939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555111897194 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 12 16:31:37 2019 " "Processing ended: Fri Apr 12 16:31:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555111897194 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555111897194 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555111897194 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555111897194 ""}
