`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 06/16/2026 02:23:05 PM
// Design Name: 
// Module Name: Reg_file
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Reg_file( 
    input logic clk,
    input logic rst,
    input logic RegWrite,
    input logic [4:0] readReg1, readReg2, writeReg,
    input logic [31:0] writeData,
    output logic [31:0] readData1, readData2
    );
    
    
    logic [31:0] RegFile [31:0];
    integer i, j;
    initial begin
        for(i = 0; i< 32; i++)begin
            RegFile [i] = i;
        end
    end
    

    
    assign readData1 = RegFile[readReg1];
    assign readData2 = RegFile[readReg2];
    
    always_ff @(posedge clk or posedge rst) begin
    
    if (rst) begin
        for(j = 0; j< 32; j++)begin
            RegFile [j] = j;
        end
    end
    
    else if ((writeReg != 5'b0) & (RegWrite)) begin
        RegFile[writeReg] = writeData;
    end
    end
    
    
endmodule
