<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="em.avnet.com" name="MYD-Y7Z010" display_name="MYD-Y7Z010 Board" url="https://myirtech.taobao.com" preset_file="preset.xml" >
  <images>
    <image name="MYD-Y7Z010.jpg" display_name="MYD-Y7Z010" sub_type="board">
      <description>MYD-Y7Z010 Image</description>
    </image>
  </images>
<compatible_board_revisions>
  <revision id="0">f</revision>
</compatible_board_revisions>
<file_version>1.1</file_version>
<description>MYD-Y7Z010 Board</description>
<components>
  <component name="part0" display_name="MYD-Y7Z010 Board" type="fpga" part_name="xc7z010clg400-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://myirtech.taobao.com">
    <interfaces>
      <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
      </interface>
    </interfaces>
  </component>
  <component name="ps7_fixedio" display_name="ps7_fixedio" type="chip" sub_type="fixed_io" major_group=""/>
</components>
<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
</connections>
</board>
