// Seed: 1083518189
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_9(
      (0), 1'h0, 1, id_2, 1
  );
  uwire id_10 = 1, id_11;
  assign id_6 = id_7;
  wand id_12 = 1;
  wire id_13, id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = id_2 == id_3;
  module_0(
      id_1, id_2, id_2, id_2, id_6, id_6, id_6, id_2
  );
  assign id_4 = id_6 - id_2 - 1;
endmodule
