#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Sep 21 00:53:56 2021
# Process ID: 26059
# Current directory: /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G
# Command line: vivado -nojournal -log vivado.log -mode batch -source synth_system.tcl -tclargs  ../../../submodules/ETHERNET/submodules/INTERCON/hardware/include  ../../../submodules/CACHE/hardware/include  ../../../submodules/UART/submodules/LIB/hardware/include  ../../../submodules/UART/hardware/include  ../../../submodules/ETHERNET/hardware/include  ../../../submodules/ILA/hardware/include . ../../../hardware/include DDR_ADDR_W=30 BOOTROM_ADDR_W=12 SRAM_ADDR_W=16 FIRM_ADDR_W=16 DCACHE_ADDR_W=26 USE_DDR MIG_BUS_W=32 N_SLAVES=3 E=31  P=30  B=29  BAUD=115200 FREQ=100000000 UART=0 ETHERNET=1 ILA=2 USE_COMPRESSED ETH_DMA  ../../../submodules/CPU/hardware/src/picorv32.v ../../../submodules/CPU/hardware/src/iob_picorv32.v ../../../submodules/CACHE/submodules/INTERCON/hardware/src/merge.v ../../../submodules/CACHE/submodules/INTERCON/hardware/src/split.v ../../../submodules/CACHE/submodules/MEM/reg_file/iob_reg_file.v ../../../submodules/CACHE/submodules/MEM/fifo/sfifo/sfifo.v ../../../submodules/CACHE/submodules/MEM/fifo/bin_counter.v ../../../submodules/CACHE/submodules/MEM/sp_ram/sp_ram.v ../../../submodules/CACHE/submodules/MEM/dp_ram/dp_ram.v ../../../submodules/CACHE/hardware/src/back-end-native.v ../../../submodules/CACHE/hardware/src/read-channel-native.v ../../../submodules/CACHE/hardware/src/cache-control.v ../../../submodules/CACHE/hardware/src/write-channel-native.v ../../../submodules/CACHE/hardware/src/back-end-axi.v ../../../submodules/CACHE/hardware/src/read-channel-axi.v ../../../submodules/CACHE/hardware/src/onehot-to-bin-encoder.v ../../../submodules/CACHE/hardware/src/write-channel-axi.v ../../../submodules/CACHE/hardware/src/cache-memory.v ../../../submodules/CACHE/hardware/src/front-end.v ../../../submodules/CACHE/hardware/src/replacement-policy.v ../../../submodules/CACHE/hardware/src/iob-cache-axi.v ../../../submodules/CACHE/hardware/src/iob-cache.v ../../../submodules/CACHE/submodules/MEM/sp_rom/sp_rom.v ../../../submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v ../../../submodules/UART/hardware/src/uart_core.v ../../../submodules/UART/hardware/src/iob_uart.v ../../../submodules/ETHERNET/submodules/DMA/hardware/src/dma_transfer.v ../../../submodules/ETHERNET/submodules/DMA/hardware/src/dma_axi_w.v ../../../submodules/ETHERNET/submodules/DMA/hardware/src/dma_axi.v ../../../submodules/ETHERNET/submodules/DMA/hardware/src/dma_axi_r.v ../../../submodules/ETHERNET/hardware/src/iob_eth_crc.v ../../../submodules/ETHERNET/hardware/src/mem_burst.v ../../../submodules/ETHERNET/hardware/src/iob_eth.v ../../../submodules/ETHERNET/hardware/src/iob_eth_tx.v ../../../submodules/ETHERNET/hardware/src/iob_eth_rx.v ../../../submodules/ETHERNET/hardware/src/iob_eth_tb_gen.v ../../../submodules/ILA/hardware/src/ila_core.v ../../../submodules/ILA/hardware/src/iob_ila.v ../../../submodules/ILA/hardware/src/ila_trigger_logic.v ../../../submodules/ILA/submodules/MEM/2p_assim_async_mem/iob_2p_async_mem.v ../../../hardware/src/ext_mem.v ../../../hardware/src/boot_ctr.v ../../../hardware/src/int_mem.v ../../../hardware/src/sram.v system.v ./verilog/top_system.v
# Log file: /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/vivado.log
# Journal file: 
#-----------------------------------------------------------
source synth_system.tcl
# set TOP top_system
# set PART xcku040-fbva676-1-c
# set INCLUDE [lindex $argv 0]
# set DEFINE [lindex $argv 1]
# set VSRC [lindex $argv 2]
# set USE_DDR [string last "USE_DDR" $DEFINE]
# foreach file [split $VSRC \ ] {
#     if {$file != ""} {
#         read_verilog -sv $file
#     }
# }
# set_property part $PART [current_project]
# if { $USE_DDR < 0 } {
#     read_verilog verilog/clock_wizard.v
# } else {
# 
#     read_xdc ./ddr.xdc
# 
# 
#     if { ![file isdirectory "./ip"]} {
#         file mkdir ./ip
#     }
# 
#     #async interconnect MIG<->Cache
#     if { [file isdirectory "./ip/axi_interconnect_0"] } {
#         read_ip ./ip/axi_interconnect_0/axi_interconnect_0.xci
#         report_property [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
#     } else {
# 
#         create_ip -name axi_interconnect -vendor xilinx.com -library ip -version 1.7 -module_name axi_interconnect_0 -dir ./ip -force
# 
#         set_property -dict \
#             [list \
#                  CONFIG.NUM_SLAVE_PORTS {2}\
#                  CONFIG.AXI_ADDR_WIDTH {30}\
#                  CONFIG.ACLK_PERIOD {5000} \
#                  CONFIG.INTERCONNECT_DATA_WIDTH {32}\
#                  CONFIG.M00_AXI_IS_ACLK_ASYNC {1}\
#                  CONFIG.M00_AXI_WRITE_FIFO_DEPTH {32}\
#                  CONFIG.M00_AXI_READ_FIFO_DEPTH {32}\
#                  CONFIG.S00_AXI_IS_ACLK_ASYNC {1}\
#                  CONFIG.S00_AXI_READ_FIFO_DEPTH {32}\
#                  CONFIG.S00_AXI_WRITE_FIFO_DEPTH {32}\
#                  CONFIG.S01_AXI_IS_ACLK_ASYNC {1}\
#                  CONFIG.S01_AXI_READ_FIFO_DEPTH {32}\
#                  CONFIG.S01_AXI_WRITE_FIFO_DEPTH {32}] [get_ips axi_interconnect_0]
# 
#         generate_target all [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
# 
#         report_property [get_ips axi_interconnect_0]
#         report_property [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
#         exec sed -i s/100/5/g ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc
#         synth_ip [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
# 
#     }
#     
#     if { [file isdirectory "./ip/ddr4_0"] } {
# 	read_ip ./ip/ddr4_0/ddr4_0.xci
#         report_property [get_files ./ip/ddr4_0/ddr4_0.xci]
#     } else {
# 
#         create_ip -name ddr4 -vendor xilinx.com -library ip -version 2.2 -module_name ddr4_0 -dir ./ip -force
#         
#         set_property -dict \
#         [list \
#              CONFIG.C0.DDR4_TimePeriod {1250} \
#              CONFIG.C0.DDR4_InputClockPeriod {4000} \
#              CONFIG.C0.DDR4_CLKOUT0_DIVIDE {5} \
#              CONFIG.C0.DDR4_MemoryPart {EDY4016AABG-DR-F} \
#              CONFIG.C0.DDR4_DataWidth {32} \
#              CONFIG.C0.DDR4_AxiSelection {true} \
#              CONFIG.C0.DDR4_CasLatency {11} \
#              CONFIG.C0.DDR4_CasWriteLatency {11} \
#              CONFIG.C0.DDR4_AxiDataWidth {32} \
#              CONFIG.C0.DDR4_AxiAddressWidth {30} \
#              CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ {100} \
#              CONFIG.C0.BANK_GROUP_WIDTH {1}] [get_ips ddr4_0]
# 	
#         generate_target all [get_files ./ip/ddr4_0/ddr4_0.xci]
# 
#         report_property [get_ips ddr4_0]
#         report_property [get_files ./ip/ddr4_0/ddr4_0.xci]
# 
#         synth_ip [get_files ./ip/ddr4_0/ddr4_0.xci]
#     }
# 
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/iobundle/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_interconnect_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_interconnect_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_interconnect_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_interconnect_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_interconnect_0'...
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
Property                           Type     Read-only  Value
ALLOWED_SIM_TYPES                  string*  true       rtl
BOARD                              string   true       
CLASS                              string   true       ip
CONFIG.ACLK_PERIOD                 string   false      5000
CONFIG.AXI_ADDR_WIDTH              string   false      30
CONFIG.Component_Name              string   false      axi_interconnect_0
CONFIG.INTERCONNECT_DATA_WIDTH     string   false      32
CONFIG.M00_AXI_ACLK_RATIO          string   false      1:1
CONFIG.M00_AXI_DATA_WIDTH          string   false      32
CONFIG.M00_AXI_IS_ACLK_ASYNC       string   false      1
CONFIG.M00_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.M00_AXI_READ_FIFO_DEPTH     string   false      32
CONFIG.M00_AXI_READ_ISSUING        string   false      1
CONFIG.M00_AXI_REGISTER            string   false      0
CONFIG.M00_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.M00_AXI_WRITE_FIFO_DEPTH    string   false      32
CONFIG.M00_AXI_WRITE_ISSUING       string   false      1
CONFIG.NUM_SLAVE_PORTS             string   false      2
CONFIG.S00_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S00_AXI_ARB_PRIORITY        string   false      0
CONFIG.S00_AXI_DATA_WIDTH          string   false      32
CONFIG.S00_AXI_IS_ACLK_ASYNC       string   false      1
CONFIG.S00_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S00_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S00_AXI_READ_FIFO_DEPTH     string   false      32
CONFIG.S00_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S00_AXI_REGISTER            string   false      0
CONFIG.S00_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S00_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S00_AXI_WRITE_FIFO_DEPTH    string   false      32
CONFIG.S01_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S01_AXI_ARB_PRIORITY        string   false      0
CONFIG.S01_AXI_DATA_WIDTH          string   false      32
CONFIG.S01_AXI_IS_ACLK_ASYNC       string   false      1
CONFIG.S01_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S01_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S01_AXI_READ_FIFO_DEPTH     string   false      32
CONFIG.S01_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S01_AXI_REGISTER            string   false      0
CONFIG.S01_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S01_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S01_AXI_WRITE_FIFO_DEPTH    string   false      32
CONFIG.S02_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S02_AXI_ARB_PRIORITY        string   false      0
CONFIG.S02_AXI_DATA_WIDTH          string   false      32
CONFIG.S02_AXI_IS_ACLK_ASYNC       string   false      0
CONFIG.S02_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S02_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S02_AXI_READ_FIFO_DEPTH     string   false      0
CONFIG.S02_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S02_AXI_REGISTER            string   false      0
CONFIG.S02_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S02_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S02_AXI_WRITE_FIFO_DEPTH    string   false      0
CONFIG.S03_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S03_AXI_ARB_PRIORITY        string   false      0
CONFIG.S03_AXI_DATA_WIDTH          string   false      32
CONFIG.S03_AXI_IS_ACLK_ASYNC       string   false      0
CONFIG.S03_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S03_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S03_AXI_READ_FIFO_DEPTH     string   false      0
CONFIG.S03_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S03_AXI_REGISTER            string   false      0
CONFIG.S03_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S03_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S03_AXI_WRITE_FIFO_DEPTH    string   false      0
CONFIG.S04_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S04_AXI_ARB_PRIORITY        string   false      0
CONFIG.S04_AXI_DATA_WIDTH          string   false      32
CONFIG.S04_AXI_IS_ACLK_ASYNC       string   false      0
CONFIG.S04_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S04_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S04_AXI_READ_FIFO_DEPTH     string   false      0
CONFIG.S04_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S04_AXI_REGISTER            string   false      0
CONFIG.S04_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S04_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S04_AXI_WRITE_FIFO_DEPTH    string   false      0
CONFIG.S05_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S05_AXI_ARB_PRIORITY        string   false      0
CONFIG.S05_AXI_DATA_WIDTH          string   false      32
CONFIG.S05_AXI_IS_ACLK_ASYNC       string   false      0
CONFIG.S05_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S05_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S05_AXI_READ_FIFO_DEPTH     string   false      0
CONFIG.S05_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S05_AXI_REGISTER            string   false      0
CONFIG.S05_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S05_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S05_AXI_WRITE_FIFO_DEPTH    string   false      0
CONFIG.S06_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S06_AXI_ARB_PRIORITY        string   false      0
CONFIG.S06_AXI_DATA_WIDTH          string   false      32
CONFIG.S06_AXI_IS_ACLK_ASYNC       string   false      0
CONFIG.S06_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S06_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S06_AXI_READ_FIFO_DEPTH     string   false      0
CONFIG.S06_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S06_AXI_REGISTER            string   false      0
CONFIG.S06_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S06_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S06_AXI_WRITE_FIFO_DEPTH    string   false      0
CONFIG.S07_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S07_AXI_ARB_PRIORITY        string   false      0
CONFIG.S07_AXI_DATA_WIDTH          string   false      32
CONFIG.S07_AXI_IS_ACLK_ASYNC       string   false      0
CONFIG.S07_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S07_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S07_AXI_READ_FIFO_DEPTH     string   false      0
CONFIG.S07_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S07_AXI_REGISTER            string   false      0
CONFIG.S07_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S07_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S07_AXI_WRITE_FIFO_DEPTH    string   false      0
CONFIG.S08_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S08_AXI_ARB_PRIORITY        string   false      0
CONFIG.S08_AXI_DATA_WIDTH          string   false      32
CONFIG.S08_AXI_IS_ACLK_ASYNC       string   false      0
CONFIG.S08_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S08_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S08_AXI_READ_FIFO_DEPTH     string   false      0
CONFIG.S08_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S08_AXI_REGISTER            string   false      0
CONFIG.S08_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S08_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S08_AXI_WRITE_FIFO_DEPTH    string   false      0
CONFIG.S09_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S09_AXI_ARB_PRIORITY        string   false      0
CONFIG.S09_AXI_DATA_WIDTH          string   false      32
CONFIG.S09_AXI_IS_ACLK_ASYNC       string   false      0
CONFIG.S09_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S09_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S09_AXI_READ_FIFO_DEPTH     string   false      0
CONFIG.S09_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S09_AXI_REGISTER            string   false      0
CONFIG.S09_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S09_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S09_AXI_WRITE_FIFO_DEPTH    string   false      0
CONFIG.S10_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S10_AXI_ARB_PRIORITY        string   false      0
CONFIG.S10_AXI_DATA_WIDTH          string   false      32
CONFIG.S10_AXI_IS_ACLK_ASYNC       string   false      0
CONFIG.S10_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S10_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S10_AXI_READ_FIFO_DEPTH     string   false      0
CONFIG.S10_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S10_AXI_REGISTER            string   false      0
CONFIG.S10_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S10_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S10_AXI_WRITE_FIFO_DEPTH    string   false      0
CONFIG.S11_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S11_AXI_ARB_PRIORITY        string   false      0
CONFIG.S11_AXI_DATA_WIDTH          string   false      32
CONFIG.S11_AXI_IS_ACLK_ASYNC       string   false      0
CONFIG.S11_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S11_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S11_AXI_READ_FIFO_DEPTH     string   false      0
CONFIG.S11_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S11_AXI_REGISTER            string   false      0
CONFIG.S11_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S11_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S11_AXI_WRITE_FIFO_DEPTH    string   false      0
CONFIG.S12_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S12_AXI_ARB_PRIORITY        string   false      0
CONFIG.S12_AXI_DATA_WIDTH          string   false      32
CONFIG.S12_AXI_IS_ACLK_ASYNC       string   false      0
CONFIG.S12_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S12_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S12_AXI_READ_FIFO_DEPTH     string   false      0
CONFIG.S12_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S12_AXI_REGISTER            string   false      0
CONFIG.S12_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S12_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S12_AXI_WRITE_FIFO_DEPTH    string   false      0
CONFIG.S13_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S13_AXI_ARB_PRIORITY        string   false      0
CONFIG.S13_AXI_DATA_WIDTH          string   false      32
CONFIG.S13_AXI_IS_ACLK_ASYNC       string   false      0
CONFIG.S13_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S13_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S13_AXI_READ_FIFO_DEPTH     string   false      0
CONFIG.S13_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S13_AXI_REGISTER            string   false      0
CONFIG.S13_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S13_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S13_AXI_WRITE_FIFO_DEPTH    string   false      0
CONFIG.S14_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S14_AXI_ARB_PRIORITY        string   false      0
CONFIG.S14_AXI_DATA_WIDTH          string   false      32
CONFIG.S14_AXI_IS_ACLK_ASYNC       string   false      0
CONFIG.S14_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S14_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S14_AXI_READ_FIFO_DEPTH     string   false      0
CONFIG.S14_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S14_AXI_REGISTER            string   false      0
CONFIG.S14_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S14_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S14_AXI_WRITE_FIFO_DEPTH    string   false      0
CONFIG.S15_AXI_ACLK_RATIO          string   false      1:1
CONFIG.S15_AXI_ARB_PRIORITY        string   false      0
CONFIG.S15_AXI_DATA_WIDTH          string   false      32
CONFIG.S15_AXI_IS_ACLK_ASYNC       string   false      0
CONFIG.S15_AXI_READ_ACCEPTANCE     string   false      1
CONFIG.S15_AXI_READ_FIFO_DELAY     string   false      0
CONFIG.S15_AXI_READ_FIFO_DEPTH     string   false      0
CONFIG.S15_AXI_READ_WRITE_SUPPORT  string   false      READ/WRITE
CONFIG.S15_AXI_REGISTER            string   false      0
CONFIG.S15_AXI_WRITE_ACCEPTANCE    string   false      1
CONFIG.S15_AXI_WRITE_FIFO_DELAY    string   false      0
CONFIG.S15_AXI_WRITE_FIFO_DEPTH    string   false      0
CONFIG.SYNCHRONIZATION_STAGES      string   false      3
CONFIG.THREAD_ID_WIDTH             string   false      0
CORE_REVISION                      int      true       13
DELIVERED_TARGETS                  string*  true       simulation synthesis changelog instantiation_template
DESIGN_TOOL_CONTEXTS               string*  true       HDL
IPDEF                              string   true       xilinx.com:ip:axi_interconnect:1.7
IP_CORE_CONTAINER                  string   true       
IP_DIR                             string   true       /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0
IP_FILE                            string   true       /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0.xci
IS_LOCKED                          bool     false      0
KNOWN_TARGETS                      string*  true       simulation synthesis changelog instantiation_template
NAME                               string   true       axi_interconnect_0
PART                               string   true       xcku040-fbva676-1-c
SELECTED_SIM_MODEL                 string   false      rtl
STALE_TARGETS                      string*  true       
SUPPORTED_TARGETS                  string*  true       simulation synthesis changelog instantiation_template
SUPPORTS_MODREF                    bool     true       1
SW_VERSION                         string   true       2017.4
UNSUPPORTED_SIMULATORS             string*  true       
USED_LICENSE_KEYS                  string*  true       
Property                   Type     Read-only  Value
CLASS                      string   true       file
CORE_CONTAINER             string   true       
FILE_TYPE                  enum     false      IP
GENERATE_SYNTH_CHECKPOINT  bool     false      1
IS_AVAILABLE               bool     true       1
IS_ENABLED                 bool     false      1
IS_GENERATED               bool     true       0
IS_GLOBAL_INCLUDE          bool     false      0
IS_MANAGED                 bool     false      1
LIBRARY                    string   false      xil_defaultlib
NAME                       string   true       /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0.xci
NEEDS_REFRESH              bool     true       0
PATH_MODE                  enum     false      RelativeFirst
SUPPORTS_MODREF            bool     true       1
USED_IN                    string*  false      synthesis implementation simulation
USED_IN_IMPLEMENTATION     bool     false      1
USED_IN_SIMULATION         bool     false      1
USED_IN_SYNTHESIS          bool     false      1
create_project -in_memory generateNetlistIP -part xcku040-fbva676-1-c
read_ip /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/iobundle/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top axi_interconnect_0 -part xcku040-fbva676-1-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26162 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1491.711 ; gain = 85.000 ; free physical = 111446 ; free virtual = 126749
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/synth/axi_interconnect_0.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_top' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:30166]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_NUM_SLAVE_PORTS bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_THREAD_ID_PORT_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S02_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S03_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S04_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S05_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S06_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S07_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S08_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S09_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERCONNECT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S01_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S02_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S03_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S04_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S05_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S06_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S07_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S08_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S09_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S10_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S11_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S12_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S13_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S14_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S15_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S00_AXI_IS_ACLK_ASYNC bound to: 1'b1 
	Parameter C_S01_AXI_IS_ACLK_ASYNC bound to: 1'b1 
	Parameter C_S02_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S03_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S04_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S05_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S06_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S07_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S08_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S09_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S10_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S11_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S12_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S13_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S14_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S15_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_M00_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_M00_AXI_IS_ACLK_ASYNC bound to: 1'b1 
	Parameter C_S00_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S01_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S02_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S03_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S04_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S05_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S06_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S07_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S08_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S09_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S10_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S11_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S12_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S13_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S14_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S15_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S00_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S01_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S02_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S03_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S04_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S05_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S06_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S07_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S08_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S09_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S10_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S11_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S12_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S13_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S14_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S15_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S00_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S01_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S02_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S03_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S04_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S05_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S06_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S07_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S08_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S09_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S10_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S11_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S12_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S13_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S14_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S15_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M00_AXI_WRITE_ISSUING bound to: 1 - type: integer 
	Parameter C_M00_AXI_READ_ISSUING bound to: 1 - type: integer 
	Parameter C_S00_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S02_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S03_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S04_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S05_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S06_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S07_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S08_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S09_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S10_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S11_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S12_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S13_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S14_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S15_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S00_AXI_WRITE_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_WRITE_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S02_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S03_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S04_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S05_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S06_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S07_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S08_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S09_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S10_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S11_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S12_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S13_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S14_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S15_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_READ_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_READ_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S02_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S03_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S04_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S05_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S06_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S07_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S08_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S09_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S10_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S11_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S12_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S13_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S14_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S15_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_WRITE_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_READ_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S01_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S02_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S03_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S04_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S05_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S06_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S07_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S08_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S09_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S10_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S11_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S12_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S13_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S14_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S15_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S00_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S01_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S02_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S03_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S04_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S05_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S06_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S07_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S08_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S09_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S10_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S11_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S12_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S13_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S14_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S15_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_M00_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_M00_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S00_AXI_REGISTER bound to: 1'b0 
	Parameter C_S01_AXI_REGISTER bound to: 1'b0 
	Parameter C_S02_AXI_REGISTER bound to: 1'b0 
	Parameter C_S03_AXI_REGISTER bound to: 1'b0 
	Parameter C_S04_AXI_REGISTER bound to: 1'b0 
	Parameter C_S05_AXI_REGISTER bound to: 1'b0 
	Parameter C_S06_AXI_REGISTER bound to: 1'b0 
	Parameter C_S07_AXI_REGISTER bound to: 1'b0 
	Parameter C_S08_AXI_REGISTER bound to: 1'b0 
	Parameter C_S09_AXI_REGISTER bound to: 1'b0 
	Parameter C_S10_AXI_REGISTER bound to: 1'b0 
	Parameter C_S11_AXI_REGISTER bound to: 1'b0 
	Parameter C_S12_AXI_REGISTER bound to: 1'b0 
	Parameter C_S13_AXI_REGISTER bound to: 1'b0 
	Parameter C_S14_AXI_REGISTER bound to: 1'b0 
	Parameter C_S15_AXI_REGISTER bound to: 1'b0 
	Parameter C_M00_AXI_REGISTER bound to: 1'b0 
	Parameter P_S_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000 
	Parameter P_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000100000 
	Parameter P_OR_DATA_WIDTHS bound to: 32 - type: integer 
	Parameter P_AXI_DATA_MAX_WIDTH bound to: 32 - type: integer 
	Parameter P_M_AXI_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter P_M_AXI_HIGH_ADDR bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 512'b00000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter P_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter P_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter K bound to: 720720 - type: integer 
	Parameter P_S_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000001010111111110101000000000000000010101111111101010000 
	Parameter P_S_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000011 
	Parameter P_M_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter P_S_AXI_WRITE_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_READ_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_WRITE_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000 
	Parameter P_S_AXI_READ_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000 
	Parameter P_S_AXI_WRITE_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter P_S_AXI_READ_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter P_S_AXI_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_M_AXI_REGISTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_interconnect' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:27325]
	Parameter C_BASEFAMILY bound to: kintexu - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000100000 
	Parameter C_INTERCONNECT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_M_AXI_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_S_AXI_BASE_ID bound to: 512'b00000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_IS_INTERCONNECT bound to: 16'b0000000000000000 
	Parameter C_S_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000001010111111110101000000000000000010101111111101010000 
	Parameter C_S_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000011 
	Parameter C_M_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000 
	Parameter C_M_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000001 
	Parameter C_INTERCONNECT_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CONNECTIVITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 16'b0000000000000000 
	Parameter C_M_AXI_SUPPORTS_REORDERING bound to: 16'b1111111111111111 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_NARROW_BURST bound to: 16'b1111111111111111 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_S_AXI_WRITE_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_S_AXI_WRITE_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_WRITE_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter C_S_AXI_READ_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_S_AXI_READ_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_READ_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter C_M_AXI_WRITE_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M_AXI_WRITE_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_M_AXI_READ_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_M_AXI_READ_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_AW_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AR_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_W_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_R_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_B_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_B_REGISTER bound to: 0 - type: integer 
	Parameter C_INTERCONNECT_R_REGISTER bound to: 0 - type: integer 
	Parameter C_USE_CTRL_PORT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERCONNECT_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_S_AXI_DEBUG_SLOT bound to: 0 - type: integer 
	Parameter C_M_AXI_DEBUG_SLOT bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_M_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100 
	Parameter P_S_AXI_ID_WIDTH_MAX1 bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_BASE_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_RANGE_CHECK bound to: 0 - type: integer 
	Parameter P_ADDR_DECODE bound to: 0 - type: integer 
	Parameter P_IGNORE_RID bound to: 0 - type: integer 
	Parameter P_AXI3_BYPASS bound to: 0 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:27633]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_register_slice_bank' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:22080]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AW_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_AR_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_W_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_R_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_B_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_AUTO bound to: 8 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_LEN bound to: 1 - type: integer 
	Parameter C_AW_SIZE bound to: 61 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_LEN bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 37 - type: integer 
	Parameter C_WID_LEN bound to: 1 - type: integer 
	Parameter C_W_SIZE bound to: 38 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 1 - type: integer 
	Parameter C_B_SIZE bound to: 3 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_LEN bound to: 1 - type: integer 
	Parameter C_AR_SIZE bound to: 61 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_LEN bound to: 1 - type: integer 
	Parameter C_R_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11424]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11424]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 61 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice' (1#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized0' (1#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized1' (1#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized2' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized2' (1#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice' (2#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_register_slice_bank' (3#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:22080]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_register_slice_bank__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:22080]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000100000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_W_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_B_REGISTER bound to: 0 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_AUTO bound to: 8 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_LEN bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 37 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 41 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 39 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized3' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized3' (3#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized4' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 41 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized4' (3#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized5' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized5' (3#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized6' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized6' (3#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice__parameterized0' (3#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_register_slice_bank__parameterized0' (3#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:22080]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_protocol_conv_bank' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20919]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_IGNORE_RID bound to: 0 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000100000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI3_BYPASS bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_protocol_conv_bank' (4#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20919]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_converter_bank' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15462]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64'b0000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000001010111111110101000000000000000010101111111101010000 
	Parameter C_M_AXI_ACLK_RATIO bound to: 64'b0000000000001010111111110101000000000000000010101111111101010000 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000011 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_HEMISPHERE bound to: si - type: string 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONDITIONAL_PACK bound to: 1 - type: integer 
	Parameter P_NEVER_PACK bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_clock_converter' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5196]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_SI_LT_MI bound to: 1'b0 
	Parameter P_ROUNDING_OFFSET bound to: 360360 - type: integer 
	Parameter P_ACLK_RATIO bound to: 1 - type: integer 
	Parameter P_LOAD_CNT bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO_LOG bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_LEN bound to: 1 - type: integer 
	Parameter C_AW_SIZE bound to: 61 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_LEN bound to: 32 - type: integer 
	Parameter C_W_SIZE bound to: 37 - type: integer 
	Parameter C_W_FIFOGEN_SIZE bound to: 38 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 1 - type: integer 
	Parameter C_B_SIZE bound to: 3 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_LEN bound to: 1 - type: integer 
	Parameter C_AR_SIZE bound to: 61 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_LEN bound to: 1 - type: integer 
	Parameter C_R_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5240]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5297]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5494]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5494]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5494]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5495]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5495]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5495]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5496]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5496]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5496]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5497]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5497]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5498]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5498]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5499]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5499]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5500]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5500]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5500]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5500]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5501]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5501]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5501]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5501]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_clock_converter' (26#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5196]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_converter_bank' (27#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15462]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_converter_bank__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15462]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000100000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000001 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_HEMISPHERE bound to: mi - type: string 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONDITIONAL_PACK bound to: 1 - type: integer 
	Parameter P_NEVER_PACK bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_clock_converter__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5196]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_SI_LT_MI bound to: 1'b0 
	Parameter P_ROUNDING_OFFSET bound to: 360360 - type: integer 
	Parameter P_ACLK_RATIO bound to: 1 - type: integer 
	Parameter P_LOAD_CNT bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO_LOG bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_LEN bound to: 32 - type: integer 
	Parameter C_W_SIZE bound to: 37 - type: integer 
	Parameter C_W_FIFOGEN_SIZE bound to: 41 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 39 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_clock_converter__parameterized0' (27#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5196]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_converter_bank__parameterized0' (27#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15462]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_data_fifo_bank' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19122]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64'b0000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_AXI_READ_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_data_fifo' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9127]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: lut - type: string 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_AXI_READ_FIFO_TYPE bound to: lut - type: string 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter P_WIDTH_RACH bound to: 60 - type: integer 
	Parameter P_WIDTH_WACH bound to: 60 - type: integer 
	Parameter P_WIDTH_RDCH bound to: 36 - type: integer 
	Parameter P_WIDTH_WDCH bound to: 37 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_WRITE_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_READ_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_data_fifo' (32#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9127]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_data_fifo_bank' (33#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19122]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_data_fifo_bank__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19122]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_AXI_READ_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_data_fifo__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9127]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: lut - type: string 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_AXI_READ_FIFO_TYPE bound to: lut - type: string 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter P_WIDTH_RACH bound to: 63 - type: integer 
	Parameter P_WIDTH_WACH bound to: 63 - type: integer 
	Parameter P_WIDTH_RDCH bound to: 39 - type: integer 
	Parameter P_WIDTH_WDCH bound to: 37 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_WRITE_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_READ_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_data_fifo__parameterized0' (33#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9127]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_data_fifo_bank__parameterized0' (33#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19122]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_crossbar' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8161]
	Parameter C_MAX_S bound to: 16 - type: integer 
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_INTERCONNECT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000100000 
	Parameter C_S_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_M_AXI_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_S_AXI_BASE_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_IS_INTERCONNECT bound to: 16'b0000000000000000 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CONNECTIVITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_INTERCONNECT_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 16'b0000000000000000 
	Parameter C_M_AXI_SUPPORTS_REORDERING bound to: 16'b1111111111111111 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_USE_CTRL_PORT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERCONNECT_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_ISSUE_WIDTH bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_W_ACCEPT_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_ACCEPT_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_crossbar' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:17479]
	Parameter C_MAX_S bound to: 16 - type: integer 
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_INTERCONNECT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000100000 
	Parameter C_S_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_M_AXI_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_S_AXI_BASE_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_IS_INTERCONNECT bound to: 16'b0000000000000000 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CONNECTIVITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 16'b0000000000000000 
	Parameter C_M_AXI_SUPPORTS_REORDERING bound to: 16'b1111111111111111 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_USE_CTRL_PORT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_ISSUE_WIDTH bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_W_ACCEPT_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_ACCEPT_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 37 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_DATA_WIDTH bound to: 64'b0000000000000000000000000010000000000000000000000000000000100000 
	Parameter P_M_AXI_PROTOCOL bound to: 64'b0000000000000000000000000000001000000000000000000000000000000000 
	Parameter P_SI_WRITE_CONNECTIVITY bound to: 544'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_SI_READ_CONNECTIVITY bound to: 544'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_MI_WRITE_CONNECTIVITY bound to: 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_MI_READ_CONNECTIVITY bound to: 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:18063]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:18063]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_si_transactor' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_IS_INTERCONNECT bound to: 1'b0 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_M_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 40 - type: integer 
	Parameter P_AXILITE_VAL bound to: 2'b10 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_ID_MAX_WIDTH bound to: 16 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_mux_enc' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_mux_enc' (34#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_si_transactor' (35#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_si_transactor__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_IS_INTERCONNECT bound to: 1'b0 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_M_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_VAL bound to: 2'b10 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_ID_MAX_WIDTH bound to: 16 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized0' (35#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_si_transactor__parameterized0' (35#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_splitter' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24212]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_splitter' (36#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24212]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_wdata_router' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24753]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 37 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7920]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_ndeep_srl' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20678]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (37#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_ndeep_srl' (38#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20678]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo' (39#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7920]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_wdata_router' (40#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24753]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_si_transactor__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_IS_INTERCONNECT bound to: 1'b0 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_M_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 40 - type: integer 
	Parameter P_AXILITE_VAL bound to: 2'b10 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_ID_MAX_WIDTH bound to: 16 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_si_transactor__parameterized1' (40#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_si_transactor__parameterized2' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_IS_INTERCONNECT bound to: 1'b0 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_M_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_VAL bound to: 2'b10 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_ID_MAX_WIDTH bound to: 16 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_si_transactor__parameterized2' (40#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23415]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_addr_decoder' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1655]
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_TARGET_ENC bound to: 0 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_addr_decoder' (41#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1655]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_wdata_mux' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24580]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 37 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7920]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8068]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized0' (41#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7920]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized1' (41#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_wdata_mux' (42#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24580]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 1 - type: integer 
	Parameter C_AWID_RIGHT bound to: 31 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 35 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_LEN bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 37 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 41 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 1 - type: integer 
	Parameter C_ARID_RIGHT bound to: 31 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 35 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 39 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized7' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized7' (42#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized8' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized8' (42#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized9' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7473]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized9' (42#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice__parameterized1' (42#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice__parameterized2' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 1 - type: integer 
	Parameter C_AWID_RIGHT bound to: 31 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 35 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_LEN bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 37 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 41 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 1 - type: integer 
	Parameter C_ARID_RIGHT bound to: 31 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 35 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 39 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized10' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized10' (42#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7351]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_register_slice__parameterized2' (42#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11281]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_addr_arbiter' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1286]
	Parameter C_MAX_S bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 65 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized2' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized2' (42#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized3' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_mux_enc__parameterized3' (42#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20240]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1499]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_addr_arbiter' (43#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1286]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_crossbar' (44#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:17479]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_crossbar' (45#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8161]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_axi_interconnect' (46#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:27325]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_v1_7_13_top' (47#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:30166]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_0' (48#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/synth/axi_interconnect_0.v:68]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized2 has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized2 has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized2 has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized2 has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized2 has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized1 has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized1 has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized1 has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized1 has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_axi_register_slice__parameterized1 has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[7]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[6]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[5]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[4]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[3]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[2]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized2 has unconnected port DEBUG_A_TRANS_SEQ[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[7]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[6]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[5]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[4]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[3]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[2]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized1 has unconnected port DEBUG_A_TRANS_SEQ[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[7]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[6]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[5]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[4]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[3]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[2]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor__parameterized0 has unconnected port DEBUG_A_TRANS_SEQ[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[7]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[6]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[5]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[4]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[3]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[2]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_si_transactor has unconnected port DEBUG_A_TRANS_SEQ[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_AWID[7]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_AWID[6]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_AWID[5]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_AWID[4]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_ARID[7]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_ARID[6]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_ARID[5]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_ARID[4]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_ARID[3]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_ARID[2]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_ARID[1]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[31]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[30]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[29]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[28]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[27]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[26]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[25]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[24]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[23]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[22]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[21]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[20]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[19]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[18]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[17]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[16]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[15]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[14]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[13]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[12]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[11]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[10]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[9]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[8]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[7]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[6]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[5]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[4]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[3]
WARNING: [Synth 8-3331] design axi_interconnect_v1_7_13_crossbar has unconnected port S_AXI_CTRL_AWADDR[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:01:19 . Memory (MB): peak = 1650.246 ; gain = 243.535 ; free physical = 111421 ; free virtual = 126725
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:20 . Memory (MB): peak = 1650.246 ; gain = 243.535 ; free physical = 111434 ; free virtual = 126738
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-fbva676-1-c
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-4365] The following ports on current instance 'inst' could not be traversed to top level ports, the result will not contain these ports '{S02_AXI_ACLK S03_AXI_ACLK S04_AXI_ACLK S05_AXI_ACLK S06_AXI_ACLK S07_AXI_ACLK S08_AXI_ACLK S09_AXI_ACLK S10_AXI_ACLK S11_AXI_ACLK S12_AXI_ACLK S13_AXI_ACLK S14_AXI_ACLK S15_AXI_ACLK}'. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc:49]
WARNING: [Constraints 18-633] Creating clock ACLK with 4 sources. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc:49]
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_interconnect_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_interconnect_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2147.492 ; gain = 0.000 ; free physical = 110899 ; free virtual = 126202
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 2147.492 ; gain = 740.781 ; free physical = 111018 ; free virtual = 126322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-fbva676-1-c
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 2147.492 ; gain = 740.781 ; free physical = 111018 ; free virtual = 126322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 2147.492 ; gain = 740.781 ; free physical = 111020 ; free virtual = 126324
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized9'
INFO: [Synth 8-5544] ROM "s_ready_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_13_axic_register_slice__parameterized9'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:45 . Memory (MB): peak = 2147.492 ; gain = 740.781 ; free physical = 111011 ; free virtual = 126315
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 42    
	   2 Input      2 Bit       Adders := 8     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 544   
+---XORs : 
	                5 Bit    Wide XORs := 30    
	                4 Bit    Wide XORs := 30    
	                3 Bit    Wide XORs := 30    
	                2 Bit    Wide XORs := 30    
+---Registers : 
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               61 Bit    Registers := 8     
	               39 Bit    Registers := 7     
	               37 Bit    Registers := 12    
	               36 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 249   
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 55    
	                2 Bit    Registers := 47    
	                1 Bit    Registers := 560   
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 94    
	   5 Input      2 Bit        Muxes := 21    
	   3 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 121   
	   4 Input      1 Bit        Muxes := 57    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_interconnect_v1_7_13_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_interconnect_v1_7_13_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 1     
Module synchronizer_ff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---XORs : 
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                5 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dmem__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module axi_interconnect_v1_7_13_axi_clock_converter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
Module dmem__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module dmem__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module memory__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module dmem__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
Module memory__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
Module axi_interconnect_v1_7_13_axi_clock_converter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module memory__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module memory__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module memory__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
Module axi_interconnect_v1_7_13_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_interconnect_v1_7_13_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_interconnect_v1_7_13_si_transactor 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_interconnect_v1_7_13_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_interconnect_v1_7_13_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_interconnect_v1_7_13_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_interconnect_v1_7_13_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axi_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_interconnect_v1_7_13_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_interconnect_v1_7_13_axi_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_interconnect_v1_7_13_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg' into 'axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7981]
INFO: [Synth 8-4471] merging register 'axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7981]
INFO: [Synth 8-4471] merging register 'axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7981]
WARNING: [Synth 8-6014] Unused sequential element axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11426]
WARNING: [Synth 8-6014] Unused sequential element axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11426]
WARNING: [Synth 8-6014] Unused sequential element axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7981]
WARNING: [Synth 8-6014] Unused sequential element axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7981]
WARNING: [Synth 8-6014] Unused sequential element axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7981]
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[12]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[13]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[10]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[11]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[8]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[9]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[6]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[7]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[4]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[5]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[2]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[3]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[1]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[26]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[27]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[24]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[25]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[22]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[23]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[20]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[21]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[18]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[19]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[16]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[17]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[14]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[15]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[34]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[32]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[33]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[30]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[31]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[28]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[29]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/areset_d_reg[0]' (FD) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/areset_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/areset_d_reg[0]' (FD) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_issue.active_target_enc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_issue.active_target_hot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_issue.active_target_enc_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[0]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_issue.active_target_hot_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[37]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[38]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[36]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/m_valid_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/areset_d_reg[1]' (FD) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/areset_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_reg[1]' (FD) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/areset_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[53]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[51]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[52]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[50]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[2]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[3]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[53]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[51]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[52]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[50]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[2]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[3]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_issue.active_target_enc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_issue.active_target_hot_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_reg[0]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_issue.active_target_enc_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_reg[1]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_issue.active_target_hot_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_reg[4]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_reg[5]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_reg[3]' (FDE) to 'inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/storage_data1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/m_valid_i_reg )
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized0.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].w_issuing_cnt_reg[15]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].w_issuing_cnt_reg[14]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].w_issuing_cnt_reg[13]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].w_issuing_cnt_reg[12]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].w_issuing_cnt_reg[11]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].w_issuing_cnt_reg[10]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].w_issuing_cnt_reg[9]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].w_issuing_cnt_reg[8]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[7]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[6]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[5]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[4]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[3]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[1]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].r_issuing_cnt_reg[15]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].r_issuing_cnt_reg[14]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].r_issuing_cnt_reg[13]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].r_issuing_cnt_reg[12]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].r_issuing_cnt_reg[11]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].r_issuing_cnt_reg[10]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].r_issuing_cnt_reg[9]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].r_issuing_cnt_reg[8]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[7]) is unused and will be removed from module axi_interconnect_v1_7_13_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:55 . Memory (MB): peak = 2147.492 ; gain = 740.781 ; free physical = 110988 ; free virtual = 126291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                      | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 61              | RAM32M16 x 5   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 61              | RAM32M16 x 5   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 36              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 61              | RAM32M16 x 5   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 61              | RAM32M16 x 5   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 36              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 64              | RAM32M16 x 5   | 
|inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 6               | RAM32M16 x 1   | 
|inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 64              | RAM32M16 x 5   | 
|inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 39              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst             | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst             | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 36              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst             | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst             | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 36              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst             | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst             | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 39              | RAM32M16 x 3   | 
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:02:34 . Memory (MB): peak = 2288.488 ; gain = 881.777 ; free physical = 110683 ; free virtual = 125987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:02:35 . Memory (MB): peak = 2323.520 ; gain = 916.809 ; free physical = 110664 ; free virtual = 125968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                      | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 61              | RAM32M16 x 5   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 61              | RAM32M16 x 5   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 36              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 61              | RAM32M16 x 5   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 61              | RAM32M16 x 5   | 
|inst/\axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 36              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 64              | RAM32M16 x 5   | 
|inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 6               | RAM32M16 x 1   | 
|inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 64              | RAM32M16 x 5   | 
|inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 39              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst             | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst             | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 36              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst             | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst             | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 36              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst             | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M16 x 3   | 
|inst/\axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst             | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 39              | RAM32M16 x 3   | 
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:02:37 . Memory (MB): peak = 2331.527 ; gain = 924.816 ; free physical = 110662 ; free virtual = 125966
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:02:37 . Memory (MB): peak = 2331.531 ; gain = 924.820 ; free physical = 110662 ; free virtual = 125965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:02:37 . Memory (MB): peak = 2331.531 ; gain = 924.820 ; free physical = 110663 ; free virtual = 125967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:02:38 . Memory (MB): peak = 2331.531 ; gain = 924.820 ; free physical = 110663 ; free virtual = 125967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:02:38 . Memory (MB): peak = 2331.531 ; gain = 924.820 ; free physical = 110663 ; free virtual = 125967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:02:38 . Memory (MB): peak = 2331.531 ; gain = 924.820 ; free physical = 110662 ; free virtual = 125966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:02:38 . Memory (MB): peak = 2331.531 ; gain = 924.820 ; free physical = 110662 ; free virtual = 125966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |   116|
|2     |LUT2     |   298|
|3     |LUT3     |   328|
|4     |LUT4     |   191|
|5     |LUT5     |   220|
|6     |LUT6     |   197|
|7     |RAM32M16 |    69|
|8     |SRLC32E  |     3|
|9     |FDCE     |  1287|
|10    |FDPE     |   561|
|11    |FDRE     |  1993|
|12    |FDSE     |    14|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                       |Module                                                         |Cells |
+------+-------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                            |                                                               |  5277|
|2     |  inst                                                                         |axi_interconnect_v1_7_13_top                                   |  5277|
|3     |    axi_interconnect_inst                                                      |axi_interconnect_v1_7_13_axi_interconnect                      |  5277|
|4     |      crossbar_samd                                                            |axi_interconnect_v1_7_13_axi_crossbar                          |   520|
|5     |        \gen_samd.crossbar_samd                                                |axi_interconnect_v1_7_13_crossbar                              |   520|
|6     |          \gen_crossbar.addr_arbiter_ar                                        |axi_interconnect_v1_7_13_addr_arbiter                          |   138|
|7     |            \gen_arbiter.mux_mesg                                              |axi_interconnect_v1_7_13_mux_enc__parameterized2               |    55|
|8     |          \gen_crossbar.addr_arbiter_aw                                        |axi_interconnect_v1_7_13_addr_arbiter_421                      |    85|
|9     |          \gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w           |axi_interconnect_v1_7_13_wdata_mux                             |    27|
|10    |            \gen_wmux.wmux_aw_fifo                                             |axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized0_428 |    27|
|11    |              \gen_srls[0].gen_rep[0].srl_nx1                                  |axi_interconnect_v1_7_13_ndeep_srl_429                         |     5|
|12    |          \gen_crossbar.gen_master_slots[0].reg_slice_mi                       |axi_interconnect_v1_7_13_axi_register_slice__parameterized1    |   170|
|13    |            b_pipe                                                             |axi_interconnect_v1_7_13_axic_register_slice__parameterized8   |    21|
|14    |            r_pipe                                                             |axi_interconnect_v1_7_13_axic_register_slice__parameterized9   |   148|
|15    |          \gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w           |axi_interconnect_v1_7_13_wdata_mux_422                         |     6|
|16    |            \gen_wmux.wmux_aw_fifo                                             |axi_interconnect_v1_7_13_axic_reg_srl_fifo__parameterized0     |     6|
|17    |          \gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar        |axi_interconnect_v1_7_13_si_transactor                         |     3|
|18    |          \gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw       |axi_interconnect_v1_7_13_si_transactor__parameterized0         |     3|
|19    |          \gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si         |axi_interconnect_v1_7_13_splitter                              |     8|
|20    |          \gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w         |axi_interconnect_v1_7_13_wdata_router                          |    31|
|21    |            wrouter_aw_fifo                                                    |axi_interconnect_v1_7_13_axic_reg_srl_fifo_426                 |    31|
|22    |              \gen_srls[0].gen_rep[0].srl_nx1                                  |axi_interconnect_v1_7_13_ndeep_srl_427                         |     4|
|23    |          \gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar        |axi_interconnect_v1_7_13_si_transactor__parameterized1         |     2|
|24    |          \gen_crossbar.gen_slave_slots[1].gen_si_write.si_transactor_aw       |axi_interconnect_v1_7_13_si_transactor__parameterized2         |     2|
|25    |          \gen_crossbar.gen_slave_slots[1].gen_si_write.splitter_aw_si         |axi_interconnect_v1_7_13_splitter_423                          |     9|
|26    |          \gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w         |axi_interconnect_v1_7_13_wdata_router_424                      |    30|
|27    |            wrouter_aw_fifo                                                    |axi_interconnect_v1_7_13_axic_reg_srl_fifo                     |    30|
|28    |              \gen_srls[0].gen_rep[0].srl_nx1                                  |axi_interconnect_v1_7_13_ndeep_srl                             |     4|
|29    |          \gen_crossbar.splitter_aw_mi                                         |axi_interconnect_v1_7_13_splitter_425                          |     3|
|30    |      mi_converter_bank                                                        |axi_interconnect_v1_7_13_converter_bank__parameterized0        |  1245|
|31    |        \gen_conv_slot[0].clock_conv_inst                                      |axi_interconnect_v1_7_13_axi_clock_converter__parameterized0   |  1245|
|32    |          \gen_async_readwrite.asyncfifo_rw                                    |fifo_generator_v13_1_4__parameterized0                         |  1213|
|33    |            inst_fifo_gen                                                      |fifo_generator_v13_1_4_synth__parameterized0                   |  1213|
|34    |              \gaxi_full_lite.gread_ch.grach2.axi_rach                         |fifo_generator_top__parameterized3                             |   282|
|35    |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized3_397                     |   282|
|36    |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_398                                                |    67|
|37    |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_415                            |     5|
|38    |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_416                            |     5|
|39    |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_417                            |     5|
|40    |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_418                            |     5|
|41    |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_419                            |     6|
|42    |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_420                            |     6|
|43    |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_399                                                   |    40|
|44    |                    \gr1.gr1_int.rfwft                                         |rd_fwft_412                                                    |    17|
|45    |                    \gras.rsts                                                 |rd_status_flags_as_413                                         |     2|
|46    |                    rpntr                                                      |rd_bin_cntr_414                                                |    21|
|47    |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_400                                                   |    28|
|48    |                    \gwas.wsts                                                 |wr_status_flags_as_410                                         |     4|
|49    |                    wpntr                                                      |wr_bin_cntr_411                                                |    24|
|50    |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized3_401                                     |   123|
|51    |                    \gdm.dm_gen.dm                                             |dmem__parameterized3_409                                       |    64|
|52    |                  rstblk                                                       |reset_blk_ramfifo_402                                          |    23|
|53    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_403                                            |     1|
|54    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_404                                            |     1|
|55    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_405                                            |     2|
|56    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_406                                            |     2|
|57    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_407                                            |     1|
|58    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_408                                            |     1|
|59    |              \gaxi_full_lite.gread_ch.grdch2.axi_rdch                         |fifo_generator_top__parameterized5                             |   241|
|60    |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized5                         |   241|
|61    |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_375                                                |    67|
|62    |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_391                            |     5|
|63    |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_392                            |     5|
|64    |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_393                            |     5|
|65    |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_394                            |     5|
|66    |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_395                            |     6|
|67    |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_396                            |     6|
|68    |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_376                                                   |    40|
|69    |                    \gr1.gr1_int.rfwft                                         |rd_fwft_388                                                    |    17|
|70    |                    \gras.rsts                                                 |rd_status_flags_as_389                                         |     2|
|71    |                    rpntr                                                      |rd_bin_cntr_390                                                |    21|
|72    |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_377                                                   |    28|
|73    |                    \gwas.wsts                                                 |wr_status_flags_as_386                                         |     4|
|74    |                    wpntr                                                      |wr_bin_cntr_387                                                |    24|
|75    |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized5                                         |    81|
|76    |                    \gdm.dm_gen.dm                                             |dmem__parameterized5_385                                       |    42|
|77    |                  rstblk                                                       |reset_blk_ramfifo_378                                          |    24|
|78    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_379                                            |     1|
|79    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_380                                            |     1|
|80    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_381                                            |     2|
|81    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_382                                            |     2|
|82    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_383                                            |     1|
|83    |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_384                                            |     1|
|84    |              \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                        |fifo_generator_top__parameterized3_307                         |   282|
|85    |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized3                         |   282|
|86    |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_354                                                |    67|
|87    |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_369                            |     5|
|88    |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_370                            |     5|
|89    |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_371                            |     5|
|90    |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_372                            |     5|
|91    |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_373                            |     6|
|92    |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_374                            |     6|
|93    |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_355                                                   |    40|
|94    |                    \gr1.gr1_int.rfwft                                         |rd_fwft_366                                                    |    17|
|95    |                    \gras.rsts                                                 |rd_status_flags_as_367                                         |     2|
|96    |                    rpntr                                                      |rd_bin_cntr_368                                                |    21|
|97    |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_356                                                   |    28|
|98    |                    \gwas.wsts                                                 |wr_status_flags_as_364                                         |     4|
|99    |                    wpntr                                                      |wr_bin_cntr_365                                                |    24|
|100   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized3                                         |   123|
|101   |                    \gdm.dm_gen.dm                                             |dmem__parameterized3                                           |    64|
|102   |                  rstblk                                                       |reset_blk_ramfifo_357                                          |    23|
|103   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_358                                            |     1|
|104   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_359                                            |     1|
|105   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_360                                            |     2|
|106   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_361                                            |     2|
|107   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_362                                            |     1|
|108   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_363                                            |     1|
|109   |              \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                        |fifo_generator_top__parameterized0_308                         |   236|
|110   |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized0_330                     |   236|
|111   |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_331                                                |    67|
|112   |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_348                            |     5|
|113   |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_349                            |     5|
|114   |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_350                            |     5|
|115   |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_351                            |     5|
|116   |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_352                            |     6|
|117   |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_353                            |     6|
|118   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_332                                                   |    40|
|119   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_345                                                    |    17|
|120   |                    \gras.rsts                                                 |rd_status_flags_as_346                                         |     2|
|121   |                    rpntr                                                      |rd_bin_cntr_347                                                |    21|
|122   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_333                                                   |    28|
|123   |                    \gwas.wsts                                                 |wr_status_flags_as_343                                         |     4|
|124   |                    wpntr                                                      |wr_bin_cntr_344                                                |    24|
|125   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized0_334                                     |    77|
|126   |                    \gdm.dm_gen.dm                                             |dmem__parameterized0_342                                       |    40|
|127   |                  rstblk                                                       |reset_blk_ramfifo_335                                          |    23|
|128   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_336                                            |     1|
|129   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_337                                            |     1|
|130   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_338                                            |     2|
|131   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_339                                            |     2|
|132   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_340                                            |     1|
|133   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_341                                            |     1|
|134   |              \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                        |fifo_generator_top__parameterized4                             |   172|
|135   |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized4                         |   172|
|136   |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_309                                                |    67|
|137   |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_324                            |     5|
|138   |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_325                            |     5|
|139   |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_326                            |     5|
|140   |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_327                            |     5|
|141   |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_328                            |     6|
|142   |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_329                            |     6|
|143   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_310                                                   |    40|
|144   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_321                                                    |    17|
|145   |                    \gras.rsts                                                 |rd_status_flags_as_322                                         |     2|
|146   |                    rpntr                                                      |rd_bin_cntr_323                                                |    21|
|147   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_311                                                   |    28|
|148   |                    \gwas.wsts                                                 |wr_status_flags_as_319                                         |     4|
|149   |                    wpntr                                                      |wr_bin_cntr_320                                                |    24|
|150   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized4                                         |    13|
|151   |                    \gdm.dm_gen.dm                                             |dmem__parameterized4                                           |     7|
|152   |                  rstblk                                                       |reset_blk_ramfifo_312                                          |    23|
|153   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_313                                            |     1|
|154   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_314                                            |     1|
|155   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_315                                            |     2|
|156   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_316                                            |     2|
|157   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_317                                            |     1|
|158   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_318                                            |     1|
|159   |      mi_data_fifo_bank                                                        |axi_interconnect_v1_7_13_data_fifo_bank__parameterized0        |   334|
|160   |        \gen_fifo_slot[0].data_fifo_inst                                       |axi_interconnect_v1_7_13_axi_data_fifo__parameterized0         |   334|
|161   |          \gen_fifo.fifo_gen_inst                                              |fifo_generator_v13_1_4__parameterized2                         |   333|
|162   |            inst_fifo_gen                                                      |fifo_generator_v13_1_4_synth__parameterized2                   |   333|
|163   |              \gaxi_full_lite.gread_ch.grdch2.axi_rdch                         |fifo_generator_top__parameterized8                             |   169|
|164   |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized8                         |   169|
|165   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic__parameterized0_295                                   |    40|
|166   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_304                                                    |    17|
|167   |                    \grss.rsts                                                 |rd_status_flags_ss_305                                         |     3|
|168   |                    rpntr                                                      |rd_bin_cntr_306                                                |    20|
|169   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic__parameterized0_296                                   |    24|
|170   |                    \gwss.wsts                                                 |wr_status_flags_ss_302                                         |     6|
|171   |                    wpntr                                                      |wr_bin_cntr__parameterized0_303                                |    18|
|172   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized8                                         |    81|
|173   |                    \gdm.dm_gen.dm                                             |dmem__parameterized5                                           |    42|
|174   |                  rstblk                                                       |reset_blk_ramfifo__parameterized0_297                          |    24|
|175   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_298                                            |     2|
|176   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_299                                            |     2|
|177   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_300                                            |     2|
|178   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_301                                            |     2|
|179   |              \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                        |fifo_generator_top__parameterized6_279                         |   164|
|180   |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized6_280                     |   164|
|181   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic__parameterized0_281                                   |    40|
|182   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_292                                                    |    17|
|183   |                    \grss.rsts                                                 |rd_status_flags_ss_293                                         |     3|
|184   |                    rpntr                                                      |rd_bin_cntr_294                                                |    20|
|185   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic__parameterized0_282                                   |    24|
|186   |                    \gwss.wsts                                                 |wr_status_flags_ss_290                                         |     6|
|187   |                    wpntr                                                      |wr_bin_cntr__parameterized0_291                                |    18|
|188   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized6_283                                     |    77|
|189   |                    \gdm.dm_gen.dm                                             |dmem__parameterized0_289                                       |    40|
|190   |                  rstblk                                                       |reset_blk_ramfifo__parameterized0_284                          |    23|
|191   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_285                                            |     2|
|192   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_286                                            |     2|
|193   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_287                                            |     2|
|194   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_288                                            |     2|
|195   |      si_converter_bank                                                        |axi_interconnect_v1_7_13_converter_bank                        |  2487|
|196   |        \gen_conv_slot[0].clock_conv_inst                                      |axi_interconnect_v1_7_13_axi_clock_converter                   |  1216|
|197   |          \gen_async_readwrite.asyncfifo_rw                                    |fifo_generator_v13_1_4__1                                      |  1181|
|198   |            inst_fifo_gen                                                      |fifo_generator_v13_1_4_synth_153                               |  1181|
|199   |              \gaxi_full_lite.gread_ch.grach2.axi_rach                         |fifo_generator_top_154                                         |   274|
|200   |                \grf.rf                                                        |fifo_generator_ramfifo_255                                     |   274|
|201   |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_256                                                |    67|
|202   |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_273                            |     5|
|203   |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_274                            |     5|
|204   |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_275                            |     5|
|205   |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_276                            |     5|
|206   |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_277                            |     6|
|207   |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_278                            |     6|
|208   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_257                                                   |    40|
|209   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_270                                                    |    17|
|210   |                    \gras.rsts                                                 |rd_status_flags_as_271                                         |     2|
|211   |                    rpntr                                                      |rd_bin_cntr_272                                                |    21|
|212   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_258                                                   |    28|
|213   |                    \gwas.wsts                                                 |wr_status_flags_as_268                                         |     4|
|214   |                    wpntr                                                      |wr_bin_cntr_269                                                |    24|
|215   |                  \gntv_or_sync_fifo.mem                                       |memory_259                                                     |   115|
|216   |                    \gdm.dm_gen.dm                                             |dmem_267                                                       |    60|
|217   |                  rstblk                                                       |reset_blk_ramfifo_260                                          |    23|
|218   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_261                                            |     1|
|219   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_262                                            |     1|
|220   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_263                                            |     2|
|221   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_264                                            |     2|
|222   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_265                                            |     1|
|223   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_266                                            |     1|
|224   |              \gaxi_full_lite.gread_ch.grdch2.axi_rdch                         |fifo_generator_top__parameterized2_155                         |   233|
|225   |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized2_231                     |   233|
|226   |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_232                                                |    67|
|227   |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_249                            |     5|
|228   |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_250                            |     5|
|229   |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_251                            |     5|
|230   |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_252                            |     5|
|231   |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_253                            |     6|
|232   |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_254                            |     6|
|233   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_233                                                   |    40|
|234   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_246                                                    |    17|
|235   |                    \gras.rsts                                                 |rd_status_flags_as_247                                         |     2|
|236   |                    rpntr                                                      |rd_bin_cntr_248                                                |    21|
|237   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_234                                                   |    28|
|238   |                    \gwas.wsts                                                 |wr_status_flags_as_244                                         |     4|
|239   |                    wpntr                                                      |wr_bin_cntr_245                                                |    24|
|240   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized2_235                                     |    73|
|241   |                    \gdm.dm_gen.dm                                             |dmem__parameterized2_243                                       |    38|
|242   |                  rstblk                                                       |reset_blk_ramfifo_236                                          |    24|
|243   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_237                                            |     1|
|244   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_238                                            |     1|
|245   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_239                                            |     2|
|246   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_240                                            |     2|
|247   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_241                                            |     1|
|248   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_242                                            |     1|
|249   |              \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                        |fifo_generator_top_156                                         |   274|
|250   |                \grf.rf                                                        |fifo_generator_ramfifo_207                                     |   274|
|251   |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_208                                                |    67|
|252   |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_225                            |     5|
|253   |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_226                            |     5|
|254   |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_227                            |     5|
|255   |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_228                            |     5|
|256   |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_229                            |     6|
|257   |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_230                            |     6|
|258   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_209                                                   |    40|
|259   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_222                                                    |    17|
|260   |                    \gras.rsts                                                 |rd_status_flags_as_223                                         |     2|
|261   |                    rpntr                                                      |rd_bin_cntr_224                                                |    21|
|262   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_210                                                   |    28|
|263   |                    \gwas.wsts                                                 |wr_status_flags_as_220                                         |     4|
|264   |                    wpntr                                                      |wr_bin_cntr_221                                                |    24|
|265   |                  \gntv_or_sync_fifo.mem                                       |memory_211                                                     |   115|
|266   |                    \gdm.dm_gen.dm                                             |dmem_219                                                       |    60|
|267   |                  rstblk                                                       |reset_blk_ramfifo_212                                          |    23|
|268   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_213                                            |     1|
|269   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_214                                            |     1|
|270   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_215                                            |     2|
|271   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_216                                            |     2|
|272   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_217                                            |     1|
|273   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_218                                            |     1|
|274   |              \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                        |fifo_generator_top__parameterized0_157                         |   236|
|275   |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized0_183                     |   236|
|276   |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_184                                                |    67|
|277   |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_201                            |     5|
|278   |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_202                            |     5|
|279   |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_203                            |     5|
|280   |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_204                            |     5|
|281   |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_205                            |     6|
|282   |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_206                            |     6|
|283   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_185                                                   |    40|
|284   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_198                                                    |    17|
|285   |                    \gras.rsts                                                 |rd_status_flags_as_199                                         |     2|
|286   |                    rpntr                                                      |rd_bin_cntr_200                                                |    21|
|287   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_186                                                   |    28|
|288   |                    \gwas.wsts                                                 |wr_status_flags_as_196                                         |     4|
|289   |                    wpntr                                                      |wr_bin_cntr_197                                                |    24|
|290   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized0_187                                     |    77|
|291   |                    \gdm.dm_gen.dm                                             |dmem__parameterized0_195                                       |    40|
|292   |                  rstblk                                                       |reset_blk_ramfifo_188                                          |    23|
|293   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_189                                            |     1|
|294   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_190                                            |     1|
|295   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_191                                            |     2|
|296   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_192                                            |     2|
|297   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_193                                            |     1|
|298   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_194                                            |     1|
|299   |              \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                        |fifo_generator_top__parameterized1_158                         |   164|
|300   |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized1_159                     |   164|
|301   |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_160                                                |    67|
|302   |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_177                            |     5|
|303   |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_178                            |     5|
|304   |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_179                            |     5|
|305   |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_180                            |     5|
|306   |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_181                            |     6|
|307   |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_182                            |     6|
|308   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_161                                                   |    40|
|309   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_174                                                    |    17|
|310   |                    \gras.rsts                                                 |rd_status_flags_as_175                                         |     2|
|311   |                    rpntr                                                      |rd_bin_cntr_176                                                |    21|
|312   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_162                                                   |    28|
|313   |                    \gwas.wsts                                                 |wr_status_flags_as_172                                         |     4|
|314   |                    wpntr                                                      |wr_bin_cntr_173                                                |    24|
|315   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized1_163                                     |     5|
|316   |                    \gdm.dm_gen.dm                                             |dmem__parameterized1_171                                       |     3|
|317   |                  rstblk                                                       |reset_blk_ramfifo_164                                          |    23|
|318   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_165                                            |     1|
|319   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_166                                            |     1|
|320   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_167                                            |     2|
|321   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_168                                            |     2|
|322   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_169                                            |     1|
|323   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_170                                            |     1|
|324   |        \gen_conv_slot[1].clock_conv_inst                                      |axi_interconnect_v1_7_13_axi_clock_converter_49                |  1271|
|325   |          \gen_async_readwrite.asyncfifo_rw                                    |fifo_generator_v13_1_4                                         |  1181|
|326   |            inst_fifo_gen                                                      |fifo_generator_v13_1_4_synth                                   |  1181|
|327   |              \gaxi_full_lite.gread_ch.grach2.axi_rach                         |fifo_generator_top                                             |   274|
|328   |                \grf.rf                                                        |fifo_generator_ramfifo_129                                     |   274|
|329   |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_130                                                |    67|
|330   |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_147                            |     5|
|331   |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_148                            |     5|
|332   |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_149                            |     5|
|333   |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_150                            |     5|
|334   |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_151                            |     6|
|335   |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_152                            |     6|
|336   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_131                                                   |    40|
|337   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_144                                                    |    17|
|338   |                    \gras.rsts                                                 |rd_status_flags_as_145                                         |     2|
|339   |                    rpntr                                                      |rd_bin_cntr_146                                                |    21|
|340   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_132                                                   |    28|
|341   |                    \gwas.wsts                                                 |wr_status_flags_as_142                                         |     4|
|342   |                    wpntr                                                      |wr_bin_cntr_143                                                |    24|
|343   |                  \gntv_or_sync_fifo.mem                                       |memory_133                                                     |   115|
|344   |                    \gdm.dm_gen.dm                                             |dmem_141                                                       |    60|
|345   |                  rstblk                                                       |reset_blk_ramfifo_134                                          |    23|
|346   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_135                                            |     1|
|347   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_136                                            |     1|
|348   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_137                                            |     2|
|349   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_138                                            |     2|
|350   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_139                                            |     1|
|351   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_140                                            |     1|
|352   |              \gaxi_full_lite.gread_ch.grdch2.axi_rdch                         |fifo_generator_top__parameterized2                             |   233|
|353   |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized2                         |   233|
|354   |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_107                                                |    67|
|355   |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_123                            |     5|
|356   |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_124                            |     5|
|357   |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_125                            |     5|
|358   |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_126                            |     5|
|359   |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_127                            |     6|
|360   |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_128                            |     6|
|361   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_108                                                   |    40|
|362   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_120                                                    |    17|
|363   |                    \gras.rsts                                                 |rd_status_flags_as_121                                         |     2|
|364   |                    rpntr                                                      |rd_bin_cntr_122                                                |    21|
|365   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_109                                                   |    28|
|366   |                    \gwas.wsts                                                 |wr_status_flags_as_118                                         |     4|
|367   |                    wpntr                                                      |wr_bin_cntr_119                                                |    24|
|368   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized2                                         |    73|
|369   |                    \gdm.dm_gen.dm                                             |dmem__parameterized2_117                                       |    38|
|370   |                  rstblk                                                       |reset_blk_ramfifo_110                                          |    24|
|371   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_111                                            |     1|
|372   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_112                                            |     1|
|373   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_113                                            |     2|
|374   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_114                                            |     2|
|375   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_115                                            |     1|
|376   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_116                                            |     1|
|377   |              \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                        |fifo_generator_top_50                                          |   274|
|378   |                \grf.rf                                                        |fifo_generator_ramfifo                                         |   274|
|379   |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_86                                                 |    67|
|380   |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_101                            |     5|
|381   |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_102                            |     5|
|382   |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_103                            |     5|
|383   |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_104                            |     5|
|384   |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_105                            |     6|
|385   |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_106                            |     6|
|386   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_87                                                    |    40|
|387   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_98                                                     |    17|
|388   |                    \gras.rsts                                                 |rd_status_flags_as_99                                          |     2|
|389   |                    rpntr                                                      |rd_bin_cntr_100                                                |    21|
|390   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_88                                                    |    28|
|391   |                    \gwas.wsts                                                 |wr_status_flags_as_96                                          |     4|
|392   |                    wpntr                                                      |wr_bin_cntr_97                                                 |    24|
|393   |                  \gntv_or_sync_fifo.mem                                       |memory                                                         |   115|
|394   |                    \gdm.dm_gen.dm                                             |dmem                                                           |    60|
|395   |                  rstblk                                                       |reset_blk_ramfifo_89                                           |    23|
|396   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_90                                             |     1|
|397   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_91                                             |     1|
|398   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_92                                             |     2|
|399   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_93                                             |     2|
|400   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_94                                             |     1|
|401   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_95                                             |     1|
|402   |              \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                        |fifo_generator_top__parameterized0                             |   236|
|403   |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized0                         |   236|
|404   |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_64                                                 |    67|
|405   |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_80                             |     5|
|406   |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_81                             |     5|
|407   |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_82                             |     5|
|408   |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_83                             |     5|
|409   |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_84                             |     6|
|410   |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_85                             |     6|
|411   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_65                                                    |    40|
|412   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_77                                                     |    17|
|413   |                    \gras.rsts                                                 |rd_status_flags_as_78                                          |     2|
|414   |                    rpntr                                                      |rd_bin_cntr_79                                                 |    21|
|415   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_66                                                    |    28|
|416   |                    \gwas.wsts                                                 |wr_status_flags_as_75                                          |     4|
|417   |                    wpntr                                                      |wr_bin_cntr_76                                                 |    24|
|418   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized0                                         |    77|
|419   |                    \gdm.dm_gen.dm                                             |dmem__parameterized0_74                                        |    40|
|420   |                  rstblk                                                       |reset_blk_ramfifo_67                                           |    23|
|421   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_68                                             |     1|
|422   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_69                                             |     1|
|423   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_70                                             |     2|
|424   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_71                                             |     2|
|425   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_72                                             |     1|
|426   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_73                                             |     1|
|427   |              \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                        |fifo_generator_top__parameterized1                             |   164|
|428   |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized1                         |   164|
|429   |                  \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs                                                    |    67|
|430   |                    \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0                                |     5|
|431   |                    \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_59                             |     5|
|432   |                    \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_60                             |     5|
|433   |                    \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_61                             |     5|
|434   |                    \gnxpm_cdc.gsync_stage[3].rd_stg_inst                      |synchronizer_ff__parameterized0_62                             |     6|
|435   |                    \gnxpm_cdc.gsync_stage[3].wr_stg_inst                      |synchronizer_ff__parameterized0_63                             |     6|
|436   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic                                                       |    40|
|437   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_57                                                     |    17|
|438   |                    \gras.rsts                                                 |rd_status_flags_as                                             |     2|
|439   |                    rpntr                                                      |rd_bin_cntr_58                                                 |    21|
|440   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic                                                       |    28|
|441   |                    \gwas.wsts                                                 |wr_status_flags_as                                             |     4|
|442   |                    wpntr                                                      |wr_bin_cntr                                                    |    24|
|443   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized1                                         |     5|
|444   |                    \gdm.dm_gen.dm                                             |dmem__parameterized1                                           |     3|
|445   |                  rstblk                                                       |reset_blk_ramfifo                                              |    23|
|446   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_51                                             |     1|
|447   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_52                                             |     1|
|448   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_53                                             |     2|
|449   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_54                                             |     2|
|450   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_55                                             |     1|
|451   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_56                                             |     1|
|452   |      si_data_fifo_bank                                                        |axi_interconnect_v1_7_13_data_fifo_bank                        |   691|
|453   |        \gen_fifo_slot[0].data_fifo_inst                                       |axi_interconnect_v1_7_13_axi_data_fifo                         |   327|
|454   |          \gen_fifo.fifo_gen_inst                                              |fifo_generator_v13_1_4__parameterized1__1                      |   327|
|455   |            inst_fifo_gen                                                      |fifo_generator_v13_1_4_synth__parameterized1_16                |   327|
|456   |              \gaxi_full_lite.gread_ch.grdch2.axi_rdch                         |fifo_generator_top__parameterized7_17                          |   163|
|457   |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized7_34                      |   163|
|458   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic__parameterized0_35                                    |    40|
|459   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_46                                                     |    17|
|460   |                    \grss.rsts                                                 |rd_status_flags_ss_47                                          |     3|
|461   |                    rpntr                                                      |rd_bin_cntr_48                                                 |    20|
|462   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic__parameterized0_36                                    |    24|
|463   |                    \gwss.wsts                                                 |wr_status_flags_ss_44                                          |     6|
|464   |                    wpntr                                                      |wr_bin_cntr__parameterized0_45                                 |    18|
|465   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized7_37                                      |    75|
|466   |                    \gdm.dm_gen.dm                                             |dmem__parameterized2_43                                        |    39|
|467   |                  rstblk                                                       |reset_blk_ramfifo__parameterized0_38                           |    24|
|468   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_39                                             |     2|
|469   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_40                                             |     2|
|470   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_41                                             |     2|
|471   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_42                                             |     2|
|472   |              \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                        |fifo_generator_top__parameterized6_18                          |   164|
|473   |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized6_19                      |   164|
|474   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic__parameterized0_20                                    |    40|
|475   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_31                                                     |    17|
|476   |                    \grss.rsts                                                 |rd_status_flags_ss_32                                          |     3|
|477   |                    rpntr                                                      |rd_bin_cntr_33                                                 |    20|
|478   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic__parameterized0_21                                    |    24|
|479   |                    \gwss.wsts                                                 |wr_status_flags_ss_29                                          |     6|
|480   |                    wpntr                                                      |wr_bin_cntr__parameterized0_30                                 |    18|
|481   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized6_22                                      |    77|
|482   |                    \gdm.dm_gen.dm                                             |dmem__parameterized0_28                                        |    40|
|483   |                  rstblk                                                       |reset_blk_ramfifo__parameterized0_23                           |    23|
|484   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_24                                             |     2|
|485   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_25                                             |     2|
|486   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_26                                             |     2|
|487   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_27                                             |     2|
|488   |        \gen_fifo_slot[1].data_fifo_inst                                       |axi_interconnect_v1_7_13_axi_data_fifo_0                       |   364|
|489   |          \gen_fifo.fifo_gen_inst                                              |fifo_generator_v13_1_4__parameterized1                         |   327|
|490   |            inst_fifo_gen                                                      |fifo_generator_v13_1_4_synth__parameterized1                   |   327|
|491   |              \gaxi_full_lite.gread_ch.grdch2.axi_rdch                         |fifo_generator_top__parameterized7                             |   163|
|492   |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized7                         |   163|
|493   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic__parameterized0_4                                     |    40|
|494   |                    \gr1.gr1_int.rfwft                                         |rd_fwft_13                                                     |    17|
|495   |                    \grss.rsts                                                 |rd_status_flags_ss_14                                          |     3|
|496   |                    rpntr                                                      |rd_bin_cntr_15                                                 |    20|
|497   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic__parameterized0_5                                     |    24|
|498   |                    \gwss.wsts                                                 |wr_status_flags_ss_11                                          |     6|
|499   |                    wpntr                                                      |wr_bin_cntr__parameterized0_12                                 |    18|
|500   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized7                                         |    75|
|501   |                    \gdm.dm_gen.dm                                             |dmem__parameterized2                                           |    39|
|502   |                  rstblk                                                       |reset_blk_ramfifo__parameterized0_6                            |    24|
|503   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_7                                              |     2|
|504   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_8                                              |     2|
|505   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_9                                              |     2|
|506   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_10                                             |     2|
|507   |              \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                        |fifo_generator_top__parameterized6                             |   164|
|508   |                \grf.rf                                                        |fifo_generator_ramfifo__parameterized6                         |   164|
|509   |                  \gntv_or_sync_fifo.gl0.rd                                    |rd_logic__parameterized0                                       |    40|
|510   |                    \gr1.gr1_int.rfwft                                         |rd_fwft                                                        |    17|
|511   |                    \grss.rsts                                                 |rd_status_flags_ss                                             |     3|
|512   |                    rpntr                                                      |rd_bin_cntr                                                    |    20|
|513   |                  \gntv_or_sync_fifo.gl0.wr                                    |wr_logic__parameterized0                                       |    24|
|514   |                    \gwss.wsts                                                 |wr_status_flags_ss                                             |     6|
|515   |                    wpntr                                                      |wr_bin_cntr__parameterized0                                    |    18|
|516   |                  \gntv_or_sync_fifo.mem                                       |memory__parameterized6                                         |    77|
|517   |                    \gdm.dm_gen.dm                                             |dmem__parameterized0                                           |    40|
|518   |                  rstblk                                                       |reset_blk_ramfifo__parameterized0                              |    23|
|519   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff                                                |     2|
|520   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_1                                              |     2|
|521   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_2                                              |     2|
|522   |                    \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_3                                              |     2|
+------+-------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:02:38 . Memory (MB): peak = 2331.531 ; gain = 924.820 ; free physical = 110662 ; free virtual = 125966
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3857 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:02:22 . Memory (MB): peak = 2331.531 ; gain = 427.574 ; free physical = 110683 ; free virtual = 125987
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:02:38 . Memory (MB): peak = 2331.535 ; gain = 924.820 ; free physical = 110683 ; free virtual = 125987
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-4365] The following ports on current instance 'inst' could not be traversed to top level ports, the result will not contain these ports '{S02_AXI_ACLK S03_AXI_ACLK S04_AXI_ACLK S05_AXI_ACLK S06_AXI_ACLK S07_AXI_ACLK S08_AXI_ACLK S09_AXI_ACLK S10_AXI_ACLK S11_AXI_ACLK S12_AXI_ACLK S13_AXI_ACLK S14_AXI_ACLK S15_AXI_ACLK}'. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc:49]
WARNING: [Constraints 18-633] Creating clock ACLK with 4 sources. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc:49]
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_impl_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_impl_clocks.xdc] for cell 'inst'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc] for cell 'inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc:20]
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 69 instances

INFO: [Common 17-83] Releasing license: Synthesis
265 Infos, 186 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:02:43 . Memory (MB): peak = 2591.430 ; gain = 1211.820 ; free physical = 110645 ; free virtual = 125949
INFO: [Coretcl 2-1174] Renamed 521 cell refs.
WARNING: [Constraints 18-633] Creating clock ACLK with 4 sources. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc:49]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:01:28 ; elapsed = 00:02:47 . Memory (MB): peak = 2615.445 ; gain = 1235.836 ; free physical = 110732 ; free virtual = 126044
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ddr4_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ddr4_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ddr4_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ddr4_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ddr4_0'...
Exporting to file /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/hw_handoff/ddr4_0_microblaze_mcs.hwh
Generated Block Design Tcl file /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/hw_handoff/ddr4_0_microblaze_mcs_bd.tcl
Generated Hardware Definition File /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/synth/ddr4_0_microblaze_mcs.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2615.445 ; gain = 0.000 ; free physical = 110561 ; free virtual = 125920
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [Vivado 12-5777] IP Instance 'ddr4_0' cannot be used in a module reference: Processor IP cores are not supported for module references.

Property                                     Type     Read-only  Value
ALLOWED_SIM_TYPES                            string*  true       rtl
BOARD                                        string   true       
CLASS                                        string   true       ip
CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ               string   false      100
CONFIG.ADDN_UI_CLKOUT2_FREQ_HZ               string   false      None
CONFIG.ADDN_UI_CLKOUT3_FREQ_HZ               string   false      None
CONFIG.ADDN_UI_CLKOUT4_FREQ_HZ               string   false      None
CONFIG.AL_SEL                                string   false      0
CONFIG.C0.ADDR_WIDTH                         string   false      17
CONFIG.C0.BANK_GROUP_WIDTH                   string   false      1
CONFIG.C0.CKE_WIDTH                          string   false      1
CONFIG.C0.CK_WIDTH                           string   false      1
CONFIG.C0.CS_WIDTH                           string   false      1
CONFIG.C0.ControllerType                     string   false      DDR4_SDRAM
CONFIG.C0.DDR4_ACT_SKEW                      string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_0                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_1                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_2                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_3                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_4                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_5                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_6                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_7                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_8                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_9                   string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_10                  string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_11                  string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_12                  string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_13                  string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_14                  string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_15                  string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_16                  string   false      0
CONFIG.C0.DDR4_ADDR_SKEW_17                  string   false      0
CONFIG.C0.DDR4_AUTO_AP_COL_A3                string   false      false
CONFIG.C0.DDR4_AutoPrecharge                 string   false      false
CONFIG.C0.DDR4_AxiAddressWidth               string   false      30
CONFIG.C0.DDR4_AxiArbitrationScheme          string   false      RD_PRI_REG
CONFIG.C0.DDR4_AxiDataWidth                  string   false      32
CONFIG.C0.DDR4_AxiIDWidth                    string   false      4
CONFIG.C0.DDR4_AxiNarrowBurst                string   false      false
CONFIG.C0.DDR4_AxiSelection                  string   false      true
CONFIG.C0.DDR4_BA_SKEW_0                     string   false      0
CONFIG.C0.DDR4_BA_SKEW_1                     string   false      0
CONFIG.C0.DDR4_BG_SKEW_0                     string   false      0
CONFIG.C0.DDR4_BG_SKEW_1                     string   false      0
CONFIG.C0.DDR4_BurstLength                   string   false      8
CONFIG.C0.DDR4_BurstType                     string   false      Sequential
CONFIG.C0.DDR4_CKE_SKEW_0                    string   false      0
CONFIG.C0.DDR4_CKE_SKEW_1                    string   false      0
CONFIG.C0.DDR4_CKE_SKEW_2                    string   false      0
CONFIG.C0.DDR4_CKE_SKEW_3                    string   false      0
CONFIG.C0.DDR4_CK_SKEW_0                     string   false      0
CONFIG.C0.DDR4_CK_SKEW_1                     string   false      0
CONFIG.C0.DDR4_CK_SKEW_2                     string   false      0
CONFIG.C0.DDR4_CK_SKEW_3                     string   false      0
CONFIG.C0.DDR4_CLKFBOUT_MULT                 string   false      4
CONFIG.C0.DDR4_CLKOUT0_DIVIDE                string   false      5
CONFIG.C0.DDR4_CS_SKEW_0                     string   false      0
CONFIG.C0.DDR4_CS_SKEW_1                     string   false      0
CONFIG.C0.DDR4_CS_SKEW_2                     string   false      0
CONFIG.C0.DDR4_CS_SKEW_3                     string   false      0
CONFIG.C0.DDR4_Capacity                      string   false      512
CONFIG.C0.DDR4_CasLatency                    string   false      11
CONFIG.C0.DDR4_CasWriteLatency               string   false      11
CONFIG.C0.DDR4_ChipSelect                    string   false      true
CONFIG.C0.DDR4_Clamshell                     string   false      false
CONFIG.C0.DDR4_CustomParts                   string   false      no_file_loaded
CONFIG.C0.DDR4_DIVCLK_DIVIDE                 string   false      1
CONFIG.C0.DDR4_DataMask                      string   false      DM_NO_DBI
CONFIG.C0.DDR4_DataWidth                     string   false      32
CONFIG.C0.DDR4_Ecc                           string   false      false
CONFIG.C0.DDR4_InputClockPeriod              string   false      4000
CONFIG.C0.DDR4_LR_SKEW_0                     string   false      0
CONFIG.C0.DDR4_LR_SKEW_1                     string   false      0
CONFIG.C0.DDR4_MCS_ECC                       string   false      false
CONFIG.C0.DDR4_Mem_Add_Map                   string   false      ROW_COLUMN_BANK
CONFIG.C0.DDR4_MemoryName                    string   false      MainMemory
CONFIG.C0.DDR4_MemoryPart                    string   false      EDY4016AABG-DR-F
CONFIG.C0.DDR4_MemoryType                    string   false      Components
CONFIG.C0.DDR4_MemoryVoltage                 string   false      1.2V
CONFIG.C0.DDR4_ODT_SKEW_0                    string   false      0
CONFIG.C0.DDR4_ODT_SKEW_1                    string   false      0
CONFIG.C0.DDR4_ODT_SKEW_2                    string   false      0
CONFIG.C0.DDR4_ODT_SKEW_3                    string   false      0
CONFIG.C0.DDR4_OnDieTermination              string   false      RZQ/6
CONFIG.C0.DDR4_Ordering                      string   false      Normal
CONFIG.C0.DDR4_OutputDriverImpedenceControl  string   false      RZQ/7
CONFIG.C0.DDR4_PAR_SKEW                      string   false      0
CONFIG.C0.DDR4_PhyClockRatio                 string   false      4:1
CONFIG.C0.DDR4_SAVE_RESTORE                  string   false      false
CONFIG.C0.DDR4_SELF_REFRESH                  string   false      false
CONFIG.C0.DDR4_Slot                          string   false      Single
CONFIG.C0.DDR4_Specify_MandD                 string   false      false
CONFIG.C0.DDR4_TimePeriod                    string   false      1250
CONFIG.C0.DDR4_UserRefresh_ZQCS              string   false      false
CONFIG.C0.DDR4_isCKEShared                   string   false      false
CONFIG.C0.DDR4_isCustom                      string   false      false
CONFIG.C0.LR_WIDTH                           string   false      1
CONFIG.C0.MIGRATION                          string   false      false
CONFIG.C0.ODT_WIDTH                          string   false      1
CONFIG.C0.StackHeight                        string   false      1
CONFIG.C0_CLOCK_BOARD_INTERFACE              string   false      Custom
CONFIG.C0_DDR4_BOARD_INTERFACE               string   false      Custom
CONFIG.CLKOUT6                               string   false      false
CONFIG.Component_Name                        string   false      ddr4_0
CONFIG.DCI_Cascade                           string   false      false
CONFIG.DIFF_TERM_SYSCLK                      string   false      false
CONFIG.Debug_Signal                          string   false      Disable
CONFIG.Default_Bank_Selections               string   false      false
CONFIG.Enable_SysPorts                       string   false      true
CONFIG.Example_TG                            string   false      SIMPLE_TG
CONFIG.IOPowerReduction                      string   false      OFF
CONFIG.IO_Power_Reduction                    string   false      false
CONFIG.IS_FROM_PHY                           string   false      1
CONFIG.MCS_DBG_EN                            string   false      false
CONFIG.No_Controller                         string   false      1
CONFIG.PARTIAL_RECONFIG_FLOW_MIG             string   false      false
CONFIG.PING_PONG_PHY                         string   false      1
CONFIG.Phy_Only                              string   false      Complete_Memory_Controller
CONFIG.RECONFIG_XSDB_SAVE_RESTORE            string   false      false
CONFIG.RESET_BOARD_INTERFACE                 string   false      Custom
CONFIG.Reference_Clock                       string   false      Differential
CONFIG.SET_DW_TO_40                          string   false      false
CONFIG.Simulation_Mode                       string   false      BFM
CONFIG.System_Clock                          string   false      Differential
CONFIG.TIMING_3DS                            string   false      false
CONFIG.TIMING_OP1                            string   false      false
CONFIG.TIMING_OP2                            string   false      false
CORE_REVISION                                int      true       3
DELIVERED_TARGETS                            string*  true       synthesis simulation changelog instantiation_template
DESIGN_TOOL_CONTEXTS                         string*  true       HDL IPI Sysgen
IPDEF                                        string   true       xilinx.com:ip:ddr4:2.2
IP_CORE_CONTAINER                            string   true       
IP_DIR                                       string   true       /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0
IP_FILE                                      string   true       /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0.xci
IS_LOCKED                                    bool     false      0
KNOWN_TARGETS                                string*  true       example synthesis simulation changelog instantiation_template
NAME                                         string   true       ddr4_0
PART                                         string   true       xcku040-fbva676-1-c
SELECTED_SIM_MODEL                           string   false      rtl
STALE_TARGETS                                string*  true       
SUPPORTED_TARGETS                            string*  true       example synthesis simulation changelog instantiation_template
SUPPORTS_MODREF                              bool     true       0
SW_VERSION                                   string   true       2017.4
UNSUPPORTED_SIMULATORS                       string*  true       
USED_LICENSE_KEYS                            string*  true       
INFO: [Vivado 12-5777] IP Instance 'ddr4_0' cannot be used in a module reference: Processor IP cores are not supported for module references.

Property                   Type     Read-only  Value
CLASS                      string   true       file
CORE_CONTAINER             string   true       
FILE_TYPE                  enum     false      IP
GENERATE_SYNTH_CHECKPOINT  bool     false      1
IS_AVAILABLE               bool     true       1
IS_ENABLED                 bool     false      1
IS_GENERATED               bool     true       0
IS_GLOBAL_INCLUDE          bool     false      0
IS_MANAGED                 bool     false      1
LIBRARY                    string   false      xil_defaultlib
NAME                       string   true       /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0.xci
NEEDS_REFRESH              bool     true       0
PATH_MODE                  enum     false      RelativeFirst
SUPPORTS_MODREF            bool     true       0
USED_IN                    string*  false      synthesis implementation simulation
USED_IN_IMPLEMENTATION     bool     false      1
USED_IN_SIMULATION         bool     false      1
USED_IN_SYNTHESIS          bool     false      1
create_project -in_memory generateNetlistIP -part xcku040-fbva676-1-c
read_ip /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/iobundle/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top ddr4_0 -part xcku040-fbva676-1-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27059 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 2615.445 ; gain = 0.000 ; free physical = 110438 ; free virtual = 125798
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ddr4_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0.sv:73]
INFO: [Synth 8-638] synthesizing module 'ddr4_0_ddr4' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4.sv:158]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tFAW bound to: 28 - type: integer 
	Parameter tRTW bound to: 8 - type: integer 
	Parameter tWTR_L bound to: 6 - type: integer 
	Parameter tWTR_S bound to: 2 - type: integer 
	Parameter tRFC bound to: 208 - type: integer 
	Parameter tREFI bound to: 6240 - type: integer 
	Parameter ZQINTVL bound to: 800000000 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 11 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 5 - type: integer 
	Parameter tRAS bound to: 26 - type: integer 
	Parameter tRCD bound to: 11 - type: integer 
	Parameter tRTP bound to: 6 - type: integer 
	Parameter tWR bound to: 12 - type: integer 
	Parameter PER_RD_INTVL bound to: 200 - type: integer 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRDDEL bound to: 5'b01011 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter CLKIN_PERIOD_MMCM bound to: 4000 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 10 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT6_DIVIDE_MMCM bound to: 10 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MIG_PARAM_CHECKS bound to: FALSE - type: string 
	Parameter INTERFACE bound to: AXI - type: string 
	Parameter ADV_USER_REQ bound to: NONE - type: string 
	Parameter FPGA bound to: xcku040-fbva676-1-c- - type: string 
	Parameter DEVICE bound to: xcku040- - type: string 
	Parameter FAMILY bound to: ULTRASCALE - type: string 
	Parameter DEBUG_SIGNAL bound to: Disable - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter SELF_REFRESH bound to: false - type: string 
	Parameter SAVE_RESTORE bound to: false - type: string 
	Parameter IS_CKE_SHARED bound to: false - type: string 
	Parameter MEMORY_PART bound to: EDY4016AABG-DR-F - type: string 
	Parameter COMPONENT_WIDTH bound to: 16 - type: integer 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter MEMORY_DENSITY bound to: 4Gb - type: string 
	Parameter MEMORY_SPEED_GRADE bound to: 083E - type: string 
	Parameter MEMORY_WIDTH bound to: 16 - type: string 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter CALIB_HIGH_SPEED bound to: FALSE - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DBYTES bound to: 4 - type: integer 
	Parameter MR0 bound to: 13'b0001100010000 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0010000010100 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0000000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter tXPR bound to: 54 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter t200us bound to: 40000 - type: integer 
	Parameter t500us bound to: 100000 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4.sv:459]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4.sv:460]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4.sv:530]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_infrastructure' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:68]
	Parameter CLKIN_PERIOD_MMCM bound to: 4000 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 10 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT6_DIVIDE_MMCM bound to: 10 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter CLKIN_PERIOD_NS_MMCM bound to: 4.000000 - type: float 
	Parameter RST_SYNC_NUM bound to: 24 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 24 - type: integer 
	Parameter RST_RIU_SYNC_NUM bound to: 12 - type: integer 
	Parameter INPUT_RST_STRETCH bound to: 50 - type: integer 
	Parameter PLL_GATE_CNT_LIMIT bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:135]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:136]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:137]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:137]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:142]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:143]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:154]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:155]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:164]
INFO: [Synth 8-638] synthesizing module 'MMCME3_ADV' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25948]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 4.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME3_ADV' (1#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25948]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
WARNING: [Synth 8-115] binding instance 'i_0' in module 'ddr4_v2_2_3_infrastructure' to reference 'keep__31' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1' in module 'ddr4_v2_2_3_infrastructure' to reference 'keep__32' which has no pins
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_infrastructure' (3#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_0_ddr4_mem_intfc' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv:70]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tFAW bound to: 28 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRTW bound to: 8 - type: integer 
	Parameter tWTR_L bound to: 6 - type: integer 
	Parameter tWTR_S bound to: 2 - type: integer 
	Parameter tRFC bound to: 208 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tREFI bound to: 6240 - type: integer 
	Parameter ZQINTVL bound to: 800000000 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 11 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 5 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter tRAS bound to: 26 - type: integer 
	Parameter tRCD bound to: 11 - type: integer 
	Parameter tRTP bound to: 6 - type: integer 
	Parameter tWR bound to: 12 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter PER_RD_INTVL bound to: 200 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01011 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MIG_PARAM_CHECKS bound to: FALSE - type: string 
	Parameter INTERFACE bound to: AXI - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter ADV_USER_REQ bound to: NONE - type: string 
	Parameter DEVICE bound to: xcku040- - type: string 
	Parameter MEMORY_DENSITY bound to: 4Gb - type: string 
	Parameter MEMORY_SPEED_GRADE bound to: 083E - type: string 
	Parameter MEMORY_WIDTH bound to: 16 - type: string 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter CALIB_HIGH_SPEED bound to: FALSE - type: string 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DBYTES bound to: 4 - type: integer 
	Parameter MR0 bound to: 13'b0001100010000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0000000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0010000010100 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter tXPR bound to: 54 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter BACKBONE_ROUTE bound to: FALSE - type: string 
	Parameter CLKIN_PERIOD_MMCM bound to: 3750 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter PLL_WIDTH bound to: 1 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter t200us bound to: 40000 - type: integer 
	Parameter t500us bound to: 100000 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_FIFO_WIDTH_INT bound to: 52 - type: integer 
	Parameter LRDIMM_DELAY bound to: 6 - type: integer 
	Parameter tWTR_S_HOST bound to: 2 - type: integer 
	Parameter tWTR_L_HOST bound to: 6 - type: integer 
	Parameter tRTW_HOST bound to: 8 - type: integer 
	Parameter mts_min bound to: 1240 - type: integer 
	Parameter mts_max bound to: 3200 - type: integer 
	Parameter mts_gap bound to: 20 - type: integer 
	Parameter mts bound to: 1600 - type: integer 
	Parameter mts_final bound to: 1600 - type: integer 
	Parameter ddr4_reg_rc3x bound to: 8'b00010001 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100010001 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter HANDSHAKE_MAX_DELAYf2r bound to: 5000 - type: integer 
	Parameter STATIC_MAX_DELAY bound to: 10000 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter HANDSHAKE_MAX_DELAYr2f bound to: 3000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv:604]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv:605]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv:1369]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv:1369]
INFO: [Synth 8-638] synthesizing module 'ddr4_0_phy' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/ip_top/ddr4_0_phy.sv:80]
INFO: [Synth 8-638] synthesizing module 'ddr4_0_phy_ddr4' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv:86]
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter BACKBONE_ROUTE bound to: FALSE - type: string 
	Parameter PLL_WIDTH bound to: 2 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter BYTES bound to: 6 - type: integer 
	Parameter DBYTES bound to: 4 - type: integer 
	Parameter IOBTYPE bound to: 234'b000011011011011111111011011011011000011000011011011011111111011011011011000011001001001001001001001001001001001001001001001001001001101101001001001001000000000011011011011111111011011011011001011000011011011011111111011011011011001011 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter INIT bound to: 90'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter PING_PONG_CH1_BYTES_MAP bound to: 6'b000000 
	Parameter RX_DATA_TYPE bound to: 90'b011110111111001011110111111001111111111111111111111111111000011110111111101011110111111101 
	Parameter TX_OUTPUT_PHASE_90 bound to: 78'b000001100000000000110000001111111111111111111111110000000110000100000011000010 
	Parameter RXTX_BITSLICE_EN bound to: 78'b011110111110101111011111011111111111111111110111110001111011111110111101111111 
	Parameter NATIVE_ODELAY_BYPASS bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OTHER_PCLK bound to: 12'b010100000101 
	Parameter EN_OTHER_NCLK bound to: 12'b010100000101 
	Parameter RX_CLK_PHASE_P bound to: 12'b111100001111 
	Parameter RX_CLK_PHASE_N bound to: 12'b111100001111 
	Parameter TX_GATING bound to: 12'b111100001111 
	Parameter RX_GATING bound to: 12'b111100001111 
	Parameter EN_DYN_ODLY_MODE bound to: 12'b111100001111 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter IDLY_VT_TRACK bound to: 12'b111111111111 
	Parameter ODLY_VT_TRACK bound to: 12'b111111111111 
	Parameter QDLY_VT_TRACK bound to: 12'b111111111111 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter SELF_CALIBRATE bound to: 12'b111111111111 
	Parameter PING_PONG_CH1_BYTES bound to: 6'b001100 
	Parameter PING_PONG_CH1_DBYTES bound to: 4'b1100 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter FIFO_SYNC_MODE bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter GCLK_SRC bound to: 270'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 12'b111111111111 
	Parameter SERIAL_MODE bound to: 12'b000000000000 
	Parameter INV_RXCLK bound to: 12'b000000000000 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 12'b000000000000 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 12'b000000000000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter DCI_SRC bound to: 78'b111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter RXGATE_EXTEND bound to: 12'b000000000000 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter NIBBLE_WIDTH bound to: 12 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv:354]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv:355]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv:356]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv:356]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv:378]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv:421]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:68]
	Parameter BYTES bound to: 6 - type: integer 
	Parameter DBYTES bound to: 4 - type: integer 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter FIFO_SYNC_MODE bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter GCLK_SRC bound to: 270'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 90'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter RX_DATA_TYPE bound to: 90'b011110111111001011110111111001111111111111111111111111111000011110111111101011110111111101 
	Parameter TX_OUTPUT_PHASE_90 bound to: 78'b000001100000000000110000001111111111111111111111110000000110000100000011000010 
	Parameter RXTX_BITSLICE_EN bound to: 78'b011110111110101111011111011111111111111111110111110001111011111110111101111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 12'b111111111111 
	Parameter NATIVE_ODELAY_BYPASS bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OTHER_PCLK bound to: 12'b010100000101 
	Parameter EN_OTHER_NCLK bound to: 12'b010100000101 
	Parameter SERIAL_MODE bound to: 12'b000000000000 
	Parameter RX_CLK_PHASE_P bound to: 12'b111100001111 
	Parameter RX_CLK_PHASE_N bound to: 12'b111100001111 
	Parameter INV_RXCLK bound to: 12'b000000000000 
	Parameter TX_GATING bound to: 12'b111100001111 
	Parameter RX_GATING bound to: 12'b111100001111 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 12'b000000000000 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 12'b000000000000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter DCI_SRC bound to: 78'b111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter EN_DYN_ODLY_MODE bound to: 12'b111100001111 
	Parameter SELF_CALIBRATE bound to: 12'b111111111111 
	Parameter IDLY_VT_TRACK bound to: 12'b111111111111 
	Parameter ODLY_VT_TRACK bound to: 12'b111111111111 
	Parameter QDLY_VT_TRACK bound to: 12'b111111111111 
	Parameter RXGATE_EXTEND bound to: 12'b000000000000 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0111101111111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b011110111111101 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0000011000010 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b01 
	Parameter EN_OTHER_NCLK bound to: 2'b01 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b11 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b11 
	Parameter RX_CLK_PHASE_N bound to: 2'b11 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b11 
	Parameter RX_GATING bound to: 2'b11 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b00010101010011010101010101 
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50451]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE' (4#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50451]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper' (5#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized0' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50451]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized0' (5#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50451]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0' (5#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized1' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50451]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized1' (5#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50451]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1' (5#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_tristate_wrapper' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:69]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter DELAY_VAL bound to: 0 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'TX_BITSLICE_TRI' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:51716]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'TX_BITSLICE_TRI' (6#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:51716]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_tristate_wrapper' (7#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
	Parameter EN_OTHER_PCLK bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: TRUE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:278]
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: TRUE - type: string 
	Parameter EN_OTHER_PCLK bound to: TRUE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: ENABLE - type: string 
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL' (8#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper' (9#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized0' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:278]
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: ENABLE - type: string 
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized0' (9#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0' (9#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_riuor_wrapper' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:69]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'RIU_OR' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50351]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'RIU_OR' (10#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50351]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_riuor_wrapper' (11#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'LUT1' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25456]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'LUT1' (12#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25456]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper' (13#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b1111101111100 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b111111111111000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b1111111111100 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b01010101010111010101010000 
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: DISABLE - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized1' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:278]
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: DISABLE - type: string 
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized1' (13#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1' (13#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0' (13#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b1111111111111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b111111111111111 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b1111111111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b01010101010111010101010111 
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1' (13#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0111101111101 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b011110111111001 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0000011000000 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b01 
	Parameter EN_OTHER_NCLK bound to: 2'b01 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b11 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b11 
	Parameter RX_CLK_PHASE_N bound to: 2'b11 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b11 
	Parameter RX_GATING bound to: 2'b11 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b00010101010011010101010001 
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2' (13#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy' (14#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:68]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (15#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_pll' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv:67]
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter BACKBONE_ROUTE bound to: FALSE - type: string 
	Parameter PLL_WIDTH bound to: 2 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter CLKIN_PERIOD_PLL bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter CLKIN_PERIOD_NS_PLL bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (16#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'PLLE3_ADV' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40185]
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 90.000000 - type: float 
	Parameter CLKIN_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE3_ADV' (17#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40185]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_pll' (18#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv:67]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_iob' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv:72]
	Parameter BYTES bound to: 6 - type: integer 
	Parameter IOBTYPE bound to: 234'b000011011011011111111011011011011000011000011011011011111111011011011011000011001001001001001001001001001001001001001001001001001001101101001001001001000000000011011011011111111011011011011001011000011011011011111111011011011011001011 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_iob_byte' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
	Parameter IOBTYPE bound to: 39'b000011011011011111111011011011011001011 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'HPIO_VREF' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19247]
	Parameter VREF_CNTR bound to: FABRIC_RANGE1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'HPIO_VREF' (19#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19247]
INFO: [Synth 8-638] synthesizing module 'IOBUFE3' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22873]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_INPUT_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFE3' (20#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22873]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22672]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS' (21#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22672]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte' (22#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
	Parameter IOBTYPE bound to: 39'b001001001001001101101001001001001000000 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (23#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized0' (23#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
	Parameter IOBTYPE bound to: 39'b001001001001001001001001001001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized1' (23#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized2' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
	Parameter IOBTYPE bound to: 39'b000011011011011111111011011011011000011 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized2' (23#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_iob' (24#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv:72]
WARNING: [Synth 8-3848] Net ddr4_c in module/entity ddr4_0_phy_ddr4 does not have driver. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv:172]
WARNING: [Synth 8-3848] Net dbg_bus in module/entity ddr4_0_phy_ddr4 does not have driver. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv:270]
INFO: [Synth 8-256] done synthesizing module 'ddr4_0_phy_ddr4' (25#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv:86]
INFO: [Synth 8-256] done synthesizing module 'ddr4_0_phy' (26#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_1/rtl/ip_top/ddr4_0_phy.sv:80]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc.sv:68]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 4 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter MEM_CONFIG bound to: COMPONENT - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter tCK bound to: 938 - type: integer 
	Parameter tFAW bound to: 28 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRTW bound to: 8 - type: integer 
	Parameter tWTR_L bound to: 6 - type: integer 
	Parameter tWTR_S bound to: 2 - type: integer 
	Parameter tRFC bound to: 208 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tREFI bound to: 6240 - type: integer 
	Parameter ZQINTVL bound to: 800000000 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 11 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 5 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter tRAS bound to: 26 - type: integer 
	Parameter tRCD bound to: 11 - type: integer 
	Parameter tRTP bound to: 6 - type: integer 
	Parameter tWR bound to: 12 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter MR6 bound to: 13'b0010000010100 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter PER_RD_INTVL bound to: 200 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01011 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc.sv:339]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_group' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:68]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter tRCD bound to: 11 - type: integer 
	Parameter tRP bound to: 11 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TXN_FIFO_WIDTH bound to: 49 - type: integer 
	Parameter PER_RD_FIELD bound to: 48 - type: integer 
	Parameter AP_FIELD bound to: 47 - type: integer 
	Parameter CMD_MSB bound to: 46 - type: integer 
	Parameter CMD_LSB bound to: 44 - type: integer 
	Parameter LR_UNUSED_MSB bound to: 47 - type: integer 
	Parameter LR_MSB bound to: 46 - type: integer 
	Parameter LR_LSB bound to: 44 - type: integer 
	Parameter ROW_MSB bound to: 43 - type: integer 
	Parameter ROW_LSB bound to: 24 - type: integer 
	Parameter COL_MSB bound to: 23 - type: integer 
	Parameter COL_LSB bound to: 8 - type: integer 
	Parameter WSPACE_MSB bound to: 7 - type: integer 
	Parameter RANK_MSB bound to: 5 - type: integer 
	Parameter RANK_LSB bound to: 4 - type: integer 
	Parameter GROUP_MSB bound to: 3 - type: integer 
	Parameter GROUP_LSB bound to: 2 - type: integer 
	Parameter BANK_MSB bound to: 1 - type: integer 
	Parameter BANK_LSB bound to: 0 - type: integer 
	Parameter TXN_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter TXN_FIFO_FULL_THRESHOLD bound to: 2 - type: integer 
	Parameter TXN_FIFO_PWIDTH bound to: 2 - type: integer 
	Parameter CAS_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter CAS_FIFO_FULL_THRESHOLD bound to: 2 - type: integer 
	Parameter CAS_FIFO_PWIDTH bound to: 2 - type: integer 
	Parameter S_HEIGHT_ALIASED bound to: 1 - type: integer 
	Parameter LR_WIDTH_ALIASED bound to: 0 - type: integer 
	Parameter PAGE_STATUS_BITS bound to: 2 - type: integer 
	Parameter grIDLE bound to: 3'b000 
	Parameter grACCEPT bound to: 3'b001 
	Parameter grPREWAIT bound to: 3'b010 
	Parameter grACTWAIT bound to: 3'b011 
	Parameter grACT bound to: 3'b100 
	Parameter grAUTOPRE bound to: 3'b101 
	Parameter grCASFSM bound to: 3'b110 
	Parameter CAS_IDLE bound to: 3'b000 
	Parameter CAS_WAIT bound to: 3'b001 
	Parameter RMW_RDWAIT bound to: 3'b010 
	Parameter RMW_DATAWAIT bound to: 3'b011 
	Parameter RMW_WRWAIT bound to: 3'b100 
	Parameter NATRD bound to: 3'b001 
	Parameter NATWR bound to: 3'b000 
	Parameter NATRMW bound to: 3'b011 
	Parameter tRCDF_TEMP bound to: 1 - type: integer 
	Parameter tRCDF bound to: 1 - type: integer 
	Parameter tRCDFLVALUE_TEMP bound to: 1 - type: integer 
	Parameter tRCDFLVALUE bound to: 1 - type: integer 
	Parameter tRPF_TEMP bound to: 1 - type: integer 
	Parameter tRPF bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:215]
WARNING: [Synth 8-5856] 3D RAM tras_cntr_rb_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_is_zero_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_dec_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_zero_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_expired_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_ref_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_act_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_exp_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_zero_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tras_cntr_rb_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_expired_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_is_zero_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element cmd_cmd_cas_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:886]
WARNING: [Synth 8-6014] Unused sequential element issue_cas_dly_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:579]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_group' (27#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_act_timer' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv:68]
	Parameter tFAW bound to: 28 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 5 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TWO_GROUP_DDR4 bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_act_rank' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:68]
	Parameter tFAW bound to: 28 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 5 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter TWO_GROUP_DDR4 bound to: TRUE - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter S bound to: 1 - type: integer 
	Parameter S_pipe bound to: 0 - type: integer 
	Parameter L bound to: 1 - type: integer 
	Parameter L_pipe bound to: 0 - type: integer 
	Parameter RRD_dlr bound to: 0 - type: integer 
	Parameter RRD_dlr_pipe bound to: 0 - type: integer 
	Parameter tFAWF_slr_temp bound to: 4 - type: integer 
	Parameter tFAWF_slr bound to: 4 - type: integer 
	Parameter tFAWF_dlr_temp bound to: 1 - type: integer 
	Parameter tFAWF_dlr bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element faw_slr_done_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:135]
WARNING: [Synth 8-6014] Unused sequential element outstanding_act_dlr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:163]
WARNING: [Synth 8-6014] Unused sequential element act_shift_dlr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:155]
WARNING: [Synth 8-6014] Unused sequential element prevLRA_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:200]
WARNING: [Synth 8-6014] Unused sequential element rrdDLR_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:201]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_act_rank' (28#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_act_timer' (29#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_arb_a' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv:68]
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_arb_a' (30#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_rd_wr' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv:68]
	Parameter RDSLOT bound to: 256 - type: integer 
	Parameter WRSLOT bound to: 128 - type: integer 
	Parameter tWTR_L bound to: 6 - type: integer 
	Parameter tWTR_S bound to: 2 - type: integer 
	Parameter tRTW bound to: 8 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_wtr' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:68]
	Parameter tWTR_L bound to: 6 - type: integer 
	Parameter tWTR_S bound to: 2 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_wtr' (31#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_rd_wr' (32#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_arb_c' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:68]
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter STRICT_FULL_THRESH bound to: 20 - type: integer 
	Parameter STRICT_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter STRICT_FIFO_PTR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element strict_rptr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:147]
WARNING: [Synth 8-6014] Unused sequential element strict_wptr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:175]
WARNING: [Synth 8-6014] Unused sequential element strict_wptr2_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:176]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[31] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[30] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[29] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[28] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[27] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[26] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[25] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[24] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[23] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[22] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[21] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[20] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[19] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[18] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[17] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[16] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[15] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[14] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[13] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[12] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[11] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[10] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[9] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[8] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[7] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[6] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[5] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[4] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[3] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[2] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[1] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[0] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element slotCnt_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:245]
WARNING: [Synth 8-6014] Unused sequential element win_l_rank_cas_int_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:252]
WARNING: [Synth 8-6014] Unused sequential element nRdSlot_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:257]
WARNING: [Synth 8-6014] Unused sequential element nSlotCnt_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:258]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_arb_c' (33#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_arb_mux_p' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv:68]
	Parameter MEM bound to: DDR4 - type: string 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter XTP_MODE bound to: RANK_GROUP_BANK - type: string 
	Parameter tRAS bound to: 26 - type: integer 
	Parameter tRTP bound to: 6 - type: integer 
	Parameter tWR bound to: 12 - type: integer 
	Parameter S_HEIGHT_ALIASED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_arb_p' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv:68]
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_arb_p' (34#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_cmd_mux_ap' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv:68]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_cmd_mux_ap' (35#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv:68]
WARNING: [Synth 8-5856] 3D RAM timerWTP_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM timerRTP_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM timerRAS_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pre_safe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_arb_mux_p' (36#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_ctl' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:68]
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter MR6 bound to: 13'b0010000010100 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter tCK bound to: 938 - type: integer 
	Parameter CLAMSHELL bound to: OFF - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01011 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 4'b0000 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter LONG_RANK_SWITCH bound to: 1'b0 
	Parameter MRS bound to: 3'b000 
	Parameter REF bound to: 3'b001 
	Parameter PRE bound to: 3'b010 
	Parameter ACT bound to: 3'b011 
	Parameter WR bound to: 3'b100 
	Parameter RD bound to: 3'b101 
	Parameter ZQC bound to: 3'b110 
	Parameter NOP bound to: 3'b111 
	Parameter tCCD_L bound to: 6 - type: integer 
	Parameter RRI bound to: 1 - type: integer 
	Parameter RR bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:384]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_mc_odt' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01011 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 4'b0000 
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_mc_odt' (37#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
WARNING: [Synth 8-6014] Unused sequential element prev2CAS_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:307]
WARNING: [Synth 8-6014] Unused sequential element prevLRank_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:310]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_ctl' (38#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_cmd_mux_c' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv:68]
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_cmd_mux_c' (39#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_ref' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv:68]
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter tREFI bound to: 6240 - type: integer 
	Parameter tRFC bound to: 208 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tRP bound to: 11 - type: integer 
	Parameter tWR bound to: 12 - type: integer 
	Parameter ZQINTVL bound to: 800000000 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter tREFIFR bound to: 1560 - type: integer 
	Parameter tREFIF bound to: 1559 - type: integer 
	Parameter USER_MODE bound to: 1'b0 
	Parameter ZQINTVLREF bound to: 65535 - type: integer 
	Parameter ALL_RANKS bound to: 1'b1 
	Parameter tSTAG bound to: 104 - type: integer 
	Parameter stRST bound to: 4'b0000 
	Parameter stTWDL bound to: 4'b0001 
	Parameter stREQ bound to: 4'b0010 
	Parameter stWAIT bound to: 4'b0011 
	Parameter stPRE bound to: 4'b0100 
	Parameter stREF bound to: 4'b0101 
	Parameter stRFC bound to: 4'b0110 
	Parameter stRFCE bound to: 4'b0111 
	Parameter stZQ bound to: 4'b1000 
	Parameter stSRE bound to: 4'b1001 
	Parameter stSR bound to: 4'b1010 
	Parameter stSRX bound to: 4'b1011 
	Parameter stERR bound to: 4'b1111 
	Parameter UM_IDLE bound to: 4'b0000 
	Parameter UM_ACK_WAIT bound to: 4'b0001 
	Parameter UM_WR_WAIT bound to: 4'b0010 
	Parameter UM_PRE bound to: 4'b0011 
	Parameter UM_PRE_CHECK bound to: 4'b0100 
	Parameter UM_PRE_WAIT bound to: 4'b0101 
	Parameter UM_REF bound to: 4'b0110 
	Parameter UM_REF_CHECK bound to: 4'b0111 
	Parameter UM_STAG_WAIT bound to: 4'b1000 
	Parameter UM_TRFC_WAIT bound to: 4'b1001 
	Parameter UM_ZQ bound to: 4'b1010 
	Parameter UM_ZQ_CHECK bound to: 4'b1011 
	Parameter UM_ZQ_WAIT bound to: 4'b1100 
	Parameter UM_ZQ_ALL bound to: 4'b1101 
	Parameter UM_TZQCS_WAIT bound to: 4'b1110 
	Parameter tRFCWAIT_TEMP bound to: 52 - type: integer 
	Parameter tRFCWAIT bound to: 44 - type: integer 
	Parameter tRPWAIT_TEMP bound to: 3 - type: integer 
	Parameter tRPWAIT bound to: 1 - type: integer 
	Parameter TCKOFF bound to: 15 - type: integer 
	Parameter TCKEV bound to: 15 - type: integer 
	Parameter SRE_SM_IDLE bound to: 3'b000 
	Parameter SRE_SM_REQ bound to: 3'b001 
	Parameter SRE_SM_VT_STOP bound to: 3'b010 
	Parameter SRE_SM_MC_CHK bound to: 3'b011 
	Parameter SRE_SM_REF_REQ bound to: 3'b100 
	Parameter SRE_SM_ISS bound to: 3'b101 
	Parameter SRE_SM_WAIT bound to: 3'b110 
	Parameter SRE_SM_DONE bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv:368]
WARNING: [Synth 8-6014] Unused sequential element sre_issued_r_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv:259]
WARNING: [Synth 8-6014] Unused sequential element tckoff_timer_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv:262]
WARNING: [Synth 8-6014] Unused sequential element sre_tckoff_ok_r_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv:271]
WARNING: [Synth 8-6014] Unused sequential element tckev_timer_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv:274]
WARNING: [Synth 8-6014] Unused sequential element um_ref_req_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv:690]
WARNING: [Synth 8-6014] Unused sequential element um_pre_iss_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv:887]
WARNING: [Synth 8-6014] Unused sequential element um_ref_iss_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv:888]
WARNING: [Synth 8-6014] Unused sequential element um_zq_iss_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv:889]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_ref' (40#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_periodic' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:68]
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter WAIT_INTERVAL bound to: 4'b0010 
	Parameter READ_INJ bound to: 4'b0011 
	Parameter WAIT_READ_INJ bound to: 4'b0100 
	Parameter GAP_INJ bound to: 4'b0101 
	Parameter WAIT_GAP_INJ bound to: 4'b0110 
	Parameter UPDATE_STATUS bound to: 4'b0111 
	Parameter CHECK_ENABLE bound to: 4'b1000 
	Parameter INJ_IDLE bound to: 4'b0000 
	Parameter INJ_WAIT_REF bound to: 4'b0001 
	Parameter INJ_BLOCK_REF bound to: 4'b0010 
	Parameter INJ_BLOCK_NI bound to: 4'b0011 
	Parameter INJ_ISSUE_TXN bound to: 4'b0100 
	Parameter INJ_WAIT_TXN_RETURN bound to: 4'b0101 
	Parameter INJ_BLOCK_READ_CAS bound to: 4'b0110 
	Parameter INJ_WAIT_CAS_BLOCK bound to: 4'b0111 
	Parameter INJ_DONE bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:147]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_periodic' (41#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_ecc' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc.sv:69]
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_ecc' (42#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc' (43#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_ui' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui.sv:71]
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui.sv:201]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_ui_cmd' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_cmd.sv:70]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_ui_cmd' (44#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_cmd.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_ui_wr_data' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:131]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter WR_BUF_WIDTH bound to: 288 - type: integer 
	Parameter FULL_RAM_CNT bound to: 48 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 48 - type: integer 
	Parameter RAM_WIDTH bound to: 288 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:165]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:180]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:181]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:182]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:183]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:242]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:243]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44126]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (45#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44126]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:362]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:405]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_ui_wr_data' (46#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:131]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_ui_rd_data' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:140]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 256 - type: integer 
	Parameter FULL_RAM_CNT bound to: 42 - type: integer 
	Parameter REMAINDER bound to: 4 - type: integer 
	Parameter RAM_CNT bound to: 43 - type: integer 
	Parameter RAM_WIDTH bound to: 258 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:293]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:294]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:395]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:396]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:397]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:399]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:400]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:401]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:463]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:470]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:472]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:603]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:627]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[1].rd_buf_indx_r_reg[1] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[3].rd_buf_indx_r_reg[3] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[4].rd_buf_indx_r_reg[4] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[6].rd_buf_indx_r_reg[6] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[7].rd_buf_indx_r_reg[7] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[8].rd_buf_indx_r_reg[8] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[10].rd_buf_indx_r_reg[10] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[11].rd_buf_indx_r_reg[11] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[12].rd_buf_indx_r_reg[12] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[13].rd_buf_indx_r_reg[13] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[15].rd_buf_indx_r_reg[15] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[16].rd_buf_indx_r_reg[16] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[17].rd_buf_indx_r_reg[17] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[18].rd_buf_indx_r_reg[18] was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_ui_rd_data' (47#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:140]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_ui' (48#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui.sv:71]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_top' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_top.sv:69]
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DBYTES bound to: 4 - type: integer 
	Parameter CH0_DBYTES bound to: 4 - type: integer 
	Parameter CH1_DBYTES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01011 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter MR0 bound to: 13'b0001100010000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0000000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0010000010100 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100010001 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter t200us bound to: 40000 - type: integer 
	Parameter t500us bound to: 100000 - type: integer 
	Parameter tXPR bound to: 54 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 208 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter RDSTAGES bound to: 0 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter MEMORY_VOLTAGE bound to: 1.2V - type: string 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter AL bound to: 2'b00 
	Parameter CLSELECT bound to: 5'b00010 
	Parameter TCL3 bound to: 5'b00101 
	Parameter TCL4 bound to: 6'b001011 
	Parameter TCL bound to: 6'b001011 
	Parameter RL_DDR bound to: 11 - type: integer 
	Parameter RL bound to: 11 - type: integer 
	Parameter TCWL3 bound to: 5'b00110 
	Parameter TCWL4 bound to: 5'b01010 
	Parameter TCWL bound to: 10 - type: integer 
	Parameter WL_DDR bound to: 10 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter CH0_DBYTES_PI bound to: 4 - type: integer 
	Parameter CH1_DBYTES_PI bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_top.sv:277]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_top.sv:293]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_top.sv:649]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv:70]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01011 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DBYTES bound to: 4 - type: integer 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter t200us bound to: 40000 - type: integer 
	Parameter t500us bound to: 100000 - type: integer 
	Parameter tXPR bound to: 54 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 208 - type: integer 
	Parameter MR0 bound to: 13'b0001100010000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR1_0 bound to: 13'b0001100000001 
	Parameter MR1_1 bound to: 13'b0000000000001 
	Parameter MR1_2 bound to: 13'b0001100000001 
	Parameter MR1_3 bound to: 13'b0000000000001 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0000000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0010000010100 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100010001 
	Parameter RL bound to: 11 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MEMORY_VOLTAGE bound to: 1.2V - type: string 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_MAJOR_VERSION bound to: 2017 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000001000 
	Parameter C_NEXT_SLAVE bound to: 1'b0 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000010 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter RTL_DDR_INIT bound to: 1 - type: integer 
	Parameter LRDIMM_EN bound to: 0 - type: integer 
	Parameter DUAL_SLOT bound to: 1'b0 
	Parameter RANKS_PER_SLOT bound to: 1 - type: integer 
	Parameter SLOTS bound to: 1 - type: integer 
	Parameter LRDIMM_DUAL_RANK bound to: 0 - type: integer 
	Parameter LRDIMM_QUAD_RANK bound to: 0 - type: integer 
	Parameter MR5_0 bound to: 13'b0010000000000 
	Parameter MR5_1 bound to: 13'b0010000000000 
	Parameter MR5_2 bound to: 13'b0010000000000 
	Parameter MR5_3 bound to: 13'b0010000000000 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000010000010 
	Parameter PARAM_MAP_VERSION bound to: 16'b0000000000000010 
	Parameter XSDB_SLOTS bound to: 0 - type: integer 
	Parameter XSDB_RANKS bound to: 1 - type: integer 
	Parameter XSDB_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter LRDIMM_CAL_SIZE bound to: 0 - type: integer 
	Parameter CAL_STATUS_REG_SIZE bound to: 7 - type: integer 
	Parameter PRE_STATUS_ADDR bound to: 28'b0000100100000000000001001110 
	Parameter POST_STATUS_ADDR bound to: 9437263 - type: integer 
	Parameter RANK0_STATUS0_ADDR bound to: 9437267 - type: integer 
	Parameter RANK1_STATUS0_ADDR bound to: 9437274 - type: integer 
	Parameter RANK2_STATUS0_ADDR bound to: 9437281 - type: integer 
	Parameter RANK3_STATUS0_ADDR bound to: 9437288 - type: integer 
	Parameter ERROR0_ADDR bound to: 9437295 - type: integer 
	Parameter ERROR1_ADDR bound to: 9437296 - type: integer 
	Parameter ERROR_CODE_ADDR bound to: 9437297 - type: integer 
	Parameter CAL_SKIP bound to: 0 - type: integer 
	Parameter CAL_FULL bound to: 1 - type: integer 
	Parameter CAL_FAST bound to: 2 - type: integer 
	Parameter CAL_FAST_ALL bound to: 3 - type: integer 
	Parameter DEBUG bound to: -1 - type: integer 
	Parameter SKIP_DEBUG bound to: 0 - type: integer 
	Parameter EN_DEBUG bound to: 0 - type: integer 
	Parameter DQS_GATE bound to: 1 - type: integer 
	Parameter WRLVL bound to: 1 - type: integer 
	Parameter RDLVL bound to: 1 - type: integer 
	Parameter RDLVL_DBI bound to: 0 - type: integer 
	Parameter WR_DQS_DQ bound to: 1 - type: integer 
	Parameter WR_DQS_DM_DBI bound to: 1 - type: integer 
	Parameter WRITE_LAT bound to: 1 - type: integer 
	Parameter RDLVL_COMPLEX bound to: 0 - type: integer 
	Parameter WR_DQS_COMPLEX bound to: 0 - type: integer 
	Parameter RD_VREF bound to: 0 - type: integer 
	Parameter RD_VREF_PATTERN bound to: 2 - type: integer 
	Parameter WR_VREF bound to: 0 - type: integer 
	Parameter WR_VREF_PATTERN bound to: 2 - type: integer 
	Parameter DQS_TRACKING bound to: 1 - type: integer 
	Parameter CAL_TIME_1S_SAMPLE_CNT bound to: 16 - type: integer 
	Parameter CAL_SIM bound to: 1'b0 
	Parameter DQS_SAMPLE_CNT bound to: 20 - type: integer 
	Parameter WRLVL_SAMPLE_CNT bound to: 16 - type: integer 
	Parameter RDLVL_SAMPLE_CNT bound to: 16 - type: integer 
	Parameter CMPLX_LOOP_CNT bound to: 16 - type: integer 
	Parameter DM_USED bound to: 1'b1 
	Parameter DBI_RD bound to: 1'b0 
	Parameter DBI_WR bound to: 1'b0 
	Parameter DM_DBI_SETTING bound to: 3'b001 
	Parameter IODELAY_SIM_TAP_VAL bound to: 5 - type: integer 
	Parameter IODELAY_QTR_CK_TAP_CNT bound to: 62 - type: integer 
	Parameter MRS bound to: 3'b000 
	Parameter REF bound to: 3'b001 
	Parameter PRE bound to: 3'b010 
	Parameter ACT bound to: 3'b011 
	Parameter WR bound to: 3'b100 
	Parameter RD bound to: 3'b101 
	Parameter ZQC bound to: 3'b110 
	Parameter NOP bound to: 3'b111 
	Parameter SLOTX_CS_ODD bound to: 8'b00000000 
	Parameter SIDE_A bound to: 1'b0 
	Parameter SIDE_B bound to: 1'b1 
	Parameter REG_CTRL_ON bound to: 0 - type: integer 
	Parameter DDR4_DB_BC0A_FREQ_CODE bound to: 3'b000 
	Parameter DDR4_DB_F0BC0A bound to: 13'b1000010100000 
	Parameter DDR4_DB_F0BC6X bound to: 13'b1011000010001 
	Parameter DDR4_DB_F0BC00 bound to: 13'b1000000000011 
	Parameter DDR4_DB_F0BC01 bound to: 13'b1000000010000 
	Parameter DDR4_DB_F0BC02 bound to: 13'b1000000100000 
	Parameter DDR4_DB_F0BC03 bound to: 13'b1000000110001 
	Parameter DDR4_DB_F0BC04 bound to: 13'b1000001000011 
	Parameter DDR4_DB_F0BC05 bound to: 13'b1000001010000 
	Parameter DDR4_DB_F5BC5X bound to: 13'b1010100011011 
	Parameter DDR4_DB_F5BC6X bound to: 13'b1011000011011 
	Parameter DDR4_DB_FXBC7X_F5 bound to: 13'b1011100000101 
	Parameter DDR4_DB_FXBC7X_F0 bound to: 13'b1011100000000 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00101011 
	Parameter REG_RC4 bound to: 8'b00101100 
	Parameter REG_RC5 bound to: 8'b01010101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0011 
	Parameter REG_RC10 bound to: 8'b10011010 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter DDR4_REG_RC00 bound to: 13'b0000000000000 
	Parameter DDR4_REG_RC01 bound to: 13'b0000000010000 
	Parameter DDR4_REG_RC02 bound to: 13'b0000000100000 
	Parameter DA17_DIS bound to: 1'b1 
	Parameter DC2_0_DIS bound to: 2'b11 
	Parameter DDR4_REG_RC08 bound to: 13'b0000010001011 
	Parameter DDR4_REG_RC0A_CONTEXT bound to: 1'b0 
	Parameter DDR4_REG_RC0A_FREQ_CODE bound to: 3'b000 
	Parameter DDR4_REG_RC0A bound to: 13'b0000010100000 
	Parameter DDR4_REG_RC0B bound to: 13'b0000010111000 
	Parameter DDR4_REG_CS_MODE bound to: 2'b00 
	Parameter DDR4_REG_RC0D bound to: 13'b0000011010100 
	Parameter DDR4_REG_RC0E bound to: 13'b0000011100000 
	Parameter DDR4_REG_RC0F bound to: 13'b0000011110000 
	Parameter DDR4_REG_RC2X bound to: 13'b0001000000001 
	Parameter DDR4_CMR_MAX_CNT bound to: 13 - type: integer 
	Parameter SLOT0_RDIMM_REG_CS bound to: 8'b00000001 
	Parameter SLOT1_RDIMM_REG_CS bound to: 8'b00000000 
	Parameter BYPASS_LAT_PAD bound to: 2 - type: integer 
	Parameter BITS_PER_BYTE bound to: 8 - type: integer 
	Parameter J0 bound to: 0 - type: integer 
	Parameter J1 bound to: 0 - type: integer 
	Parameter J2 bound to: 0 - type: integer 
	Parameter J3 bound to: 0 - type: integer 
	Parameter K0 bound to: 0 - type: integer 
	Parameter K1 bound to: 0 - type: integer 
	Parameter K2 bound to: 0 - type: integer 
	Parameter K3 bound to: 0 - type: integer 
	Parameter L0 bound to: 0 - type: integer 
	Parameter L1 bound to: 0 - type: integer 
	Parameter L2 bound to: 0 - type: integer 
	Parameter L3 bound to: 0 - type: integer 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter BRAM_SIZE bound to: 36864 - type: integer 
	Parameter TRFC_CYCLES bound to: 53 - type: integer 
	Parameter MIGRATION_EN bound to: 0 - type: integer 
	Parameter calStRECONFIG bound to: 6'b000000 
	Parameter calStBISC bound to: 6'b000001 
	Parameter calStRESET bound to: 6'b000010 
	Parameter calStWAIT bound to: 6'b000011 
	Parameter calStERROR bound to: 6'b000100 
	Parameter calStCKEON bound to: 6'b000101 
	Parameter calStMR3 bound to: 6'b000110 
	Parameter calStMR6 bound to: 6'b000111 
	Parameter calStMR5 bound to: 6'b001000 
	Parameter calStMR4 bound to: 6'b001001 
	Parameter calStMR2 bound to: 6'b001010 
	Parameter calStMR1 bound to: 6'b001011 
	Parameter calStMR0 bound to: 6'b001100 
	Parameter calStZQCL bound to: 6'b001101 
	Parameter calStGOGO bound to: 6'b001110 
	Parameter calStMR7 bound to: 6'b001111 
	Parameter tSTAB_f bound to: 1200 - type: integer 
	Parameter tMRDx4_f bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv:797]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv:1956]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_addr_decode' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:89]
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter DBYTES bound to: 4 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01011 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter LRDIMM_EN bound to: 0 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter INITIAL_DBI_WR bound to: 1'b0 
	Parameter INITIAL_DBI_RD bound to: 1'b0 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter CLAMSHELL bound to: OFF - type: string 
	Parameter CAL_STATUS_REG_SIZE bound to: 7 - type: integer 
	Parameter PRE_STATUS_ADDR bound to: 28'b0000100100000000000001001110 
	Parameter POST_STATUS_ADDR bound to: 9437263 - type: integer 
	Parameter RANK0_STATUS0_ADDR bound to: 9437267 - type: integer 
	Parameter RANK1_STATUS0_ADDR bound to: 9437274 - type: integer 
	Parameter RANK2_STATUS0_ADDR bound to: 9437281 - type: integer 
	Parameter RANK3_STATUS0_ADDR bound to: 9437288 - type: integer 
	Parameter ERROR0_ADDR bound to: 9437295 - type: integer 
	Parameter ERROR1_ADDR bound to: 9437296 - type: integer 
	Parameter ERROR_CODE_ADDR bound to: 9437297 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MAX_AC_PINS bound to: 48 - type: integer 
	Parameter MIGRATION_INFO bound to: 384'b000000000000000000000000010010110000000000000000000000000100101100000000000000000000000001001011000000000000000000000000010010110000000000000000000000000100101100000000000000000100101101001011010010110100101100000000010010110100101101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101100000000000000000000000001001011 
	Parameter NIBBLE_WIDTH bound to: 8 - type: integer 
	Parameter MB_DQ_CNT_WIDTH bound to: 3 - type: integer 
	Parameter MB_ADDR_CNT_WIDTH bound to: 5 - type: integer 
	Parameter MB_DM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter MB_RD_EN_CNT_WIDTH bound to: 3 - type: integer 
	Parameter MB_VREF_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DLY_CNTR_WIDTH bound to: 16 - type: integer 
	Parameter MAX_REG_REQ bound to: 12 - type: integer 
	Parameter CS_PAIR bound to: 1 - type: integer 
	Parameter CSBITS_CS bound to: 1 - type: integer 
	Parameter CAL_RDY bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz0000 
	Parameter CAL_CMD_INIT_DONE bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz0001 
	Parameter CAL_RESET bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz010 
	Parameter CAL_BISC bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz011 
	Parameter CAL_WRITE_VREF bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz100 
	Parameter CAL_RIU2CLB_VALID bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz101 
	Parameter CAL_MRS_INV bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz110 
	Parameter CAL_MAX_RD_LAT bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz111 
	Parameter CAL_RECONFIG bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz1000 
	Parameter CAL_TIMER bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz1001 
	Parameter CAL_DQOUT_A bound to: 28'bzzzzzzzzz1zzzzzzzzzz000zzzzz 
	Parameter CAL_DQOUT_B bound to: 28'bzzzzzzzzz1zzzzzzzzzz001zzzzz 
	Parameter CAL_DQPAT_A bound to: 28'bzzzzzzzzz1zzzzzzzzzz010zzzzz 
	Parameter CAL_DQPAT_B bound to: 28'bzzzzzzzzz1zzzzzzzzzz100zzzzz 
	Parameter CAL_CMP_EN bound to: 28'bzzzzzzzzz1zzzzzzzzzz110zzzzz 
	Parameter CAL_DMOUT_N_A bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz0zzzz 
	Parameter CAL_VREF bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz1zzzz 
	Parameter CAL_MIGRATION bound to: 28'bzzzzzzzz1zzzzzzzzzzzzz10zzzz 
	Parameter MCAL_DQIN bound to: 28'bzzzzzzzzz1zzzzzzzzzzzz0zzzzz 
	Parameter MCAL_CMP bound to: 28'bzzzzzzzzz1zzzzzzzzzzzz1zzzzz 
	Parameter MCAL_DMIN bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz0zzzz 
	Parameter CAL_SEQ bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz000 
	Parameter CAL_SEQ_CNT bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz001 
	Parameter CAL_SEQ_A_A_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz010 
	Parameter CAL_SEQ_A_B_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz011 
	Parameter CAL_SEQ_B_A_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz100 
	Parameter CAL_SEQ_RD_CNT bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz101 
	Parameter CAL_SEQ_CLR bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz110 
	Parameter CAL_CS_POS bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz111 
	Parameter CAL_OE_DIS bound to: 28'bzzzz0zz1zzzzzzzz001zzzzzzzzz 
	Parameter CAL_TRAFFIC_CNT bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzzz0 
	Parameter CAL_MARGIN_START bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz01 
	Parameter CAL_MARGIN_RESULT bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz10 
	Parameter CAL_MARGIN_STATUS bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz11 
	Parameter CAL_TRAFFIC_ERR bound to: 28'bzzzz0zz1zzzzzzzz0101zzzzzzzz 
	Parameter CAL_TRAFFIC_STATUS bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz00 
	Parameter CAL_TRAFFIC_INSTR bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz01 
	Parameter CAL_TRAFFIC_ITER bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz10 
	Parameter CAL_TRAFFIC_NXT bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz11 
	Parameter CAL_TRAFFIC_START bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz00 
	Parameter CAL_TRAFFIC_RST bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz01 
	Parameter CAL_TRAFFIC_ERR_CHK bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz10 
	Parameter CAL_TRAFFIC_ERR_R bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz00 
	Parameter CAL_TRAFFIC_ERR_F bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz01 
	Parameter CAL_TRAFFIC_ERR_RF bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz10 
	Parameter CAL_RD_LAT bound to: 28'bzzzz0zz1zzzzzzzz1zzz1zzzzzzz 
	Parameter CPLX_CFG_STATUS bound to: 28'bzzzz0zz1zzzzzzzz1z01zzzzzzzz 
	Parameter CPLX_ERR_LOG bound to: 28'bzzzz0zz1zzzzzzzz1z10zzzzzzzz 
	Parameter PERIODIC_RD_STATUS bound to: 28'bzzzz0zz1zzzzzzzz1z11zzzzzzzz 
	Parameter CAL_LRDIMM_CONFIG bound to: 28'bzzzz0zz1zzzzzzzz11zzzzzzzzz0 
	Parameter CAL_LRDIMM_CMP_EN bound to: 28'bzzzz0zz1zzzzzzzz11zzzzzzzzz1 
	Parameter DDR_RST_CKE_ODT_PAR bound to: 28'bzzzzzz1zzzzzzzzzzzzzz1zzzzz1 
	Parameter DDR_AC_CMD_A bound to: 28'bzzzzzz1zzzzzzzzzzzzzz1zzzz1z 
	Parameter DDR_AC_CMD_B bound to: 28'bzzzzz1zzzzzzzzzzzzzzz1zzzz1z 
	Parameter DDR_AC_CS_A bound to: 28'bzzzzzz1zzzzzzzzzzz1zzzzzzzzz 
	Parameter DDR_AC_CS_B bound to: 28'bzzzzz1zzzzzzzzzzzz1zzzzzzzzz 
	Parameter DDR_AC_ADR_A bound to: 28'bzzzzzz1zzzzzzzz1zzzzzzzzzzzz 
	Parameter DDR_AC_ADR_B bound to: 28'bzzzzz1zzzzzzzzz1zzzzzzzzzzzz 
	Parameter DDR_DBI_WR bound to: 28'bzzzzzz1zzzzzzzzz1zzzzzzzzzzz 
	Parameter DDR_DBI_RD bound to: 28'bzzzzz1zzzzzzzzzz1zzzzzzzzzzz 
	Parameter DDR_AC_CAS_A bound to: 28'bzzzzzz1zzzzzzz1zzzzzzzzzzzzz 
	Parameter DDR_AC_CAS_B bound to: 28'bzzzzz1zzzzzzzz1zzzzzzzzzzzzz 
	Parameter DDR_AC_RAS_A bound to: 28'bzzzzzz1zzzzzz1zzzzzzzzzzzzzz 
	Parameter DDR_AC_RAS_B bound to: 28'bzzzzz1zzzzzzz1zzzzzzzzzzzzzz 
	Parameter DDR_AC_RANKSEL_LOW bound to: 28'bzzzzzz1zzzzz1zzzzzzzzzzzzzzz 
	Parameter DDR_AC_RANKSEL_UPP bound to: 28'bzzzzz1zzzzzz1zzzzzzzzzzzzzzz 
	Parameter CONFIGURATION bound to: 28'bzzzz1zz0zzzzzzzzz000zzzzzzzz 
	Parameter DEBUG bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzzzz0 
	Parameter ERROR bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzzz1z 
	Parameter WARNING bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzz1zz 
	Parameter CAL_DONE bound to: 28'bzzzz1zz0zzzzzzzzzz1zzzzzzzzz 
	Parameter DEBUG_RAM bound to: 28'bzzzz1zz1zzzzzzzzzzzzzzzzzzzz 
	Parameter CAL_DQOUT_PRE bound to: 28'bzzz10zz0zzzzzzzzzzzzz1zzzzzz 
	Parameter CAL_DQOUT_POST bound to: 28'bzzz10zz0zzzzzzzzzzzz1zzzzzzz 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:795]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1380]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_cplx' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:68]
	Parameter DBYTES bound to: 4 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter SHORT_PATTERN_MODE bound to: 1'b0 
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter RD_CAL_WR_START bound to: 4'b0010 
	Parameter RD_CAL_WR_WAIT_DONE bound to: 4'b0011 
	Parameter RD_CAL_RD_START bound to: 4'b0100 
	Parameter RD_CAL_RD_WAIT_DONE bound to: 4'b0101 
	Parameter WR_CAL_WR_START bound to: 4'b0110 
	Parameter WR_CAL_WR_WAIT_DONE bound to: 4'b0111 
	Parameter WR_CAL_DM_START bound to: 4'b1000 
	Parameter WR_CAL_DM_WAIT_DONE bound to: 4'b1001 
	Parameter WR_CAL_RD_START bound to: 4'b1010 
	Parameter WR_CAL_RD_WAIT_DONE bound to: 4'b1011 
	Parameter UPDATE_LOGS bound to: 4'b1100 
	Parameter SEQ_FSM_WIDTH bound to: 4 - type: integer 
	Parameter SEQ_IDLE bound to: 4'b0000 
	Parameter SEQ_INIT_ROW bound to: 4'b0001 
	Parameter SEQ_INIT_COL bound to: 4'b0010 
	Parameter SEQ_ISSUE_ACT bound to: 4'b0011 
	Parameter SEQ_ACT_WAIT bound to: 4'b0100 
	Parameter SEQ_INC_BG bound to: 4'b0101 
	Parameter SEQ_INIT_BG bound to: 4'b0110 
	Parameter SEQ_ISSUE_CAS bound to: 4'b0111 
	Parameter SEQ_GAP_WAIT bound to: 4'b1000 
	Parameter SEQ_CAS_WAIT bound to: 4'b1001 
	Parameter SEQ_INIT_PREA bound to: 4'b1010 
	Parameter SEQ_ISSUE_PREA bound to: 4'b1011 
	Parameter SEQ_PREA_WAIT bound to: 4'b1100 
	Parameter SEQ_INC_PREA bound to: 4'b1101 
	Parameter SEQ_INC_ROW bound to: 4'b1110 
	Parameter SEQ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:160]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:272]
INFO: [Synth 8-226] default block is never used [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:598]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_cplx_data' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DBYTES bound to: 4 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter SHORT_PATTERN_MODE bound to: 1'b0 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_cplx_data' (49#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv:71]
INFO: [Synth 8-4471] merging register 'cplx_PAR_reg[7:0]' into 'cplx_CKE_reg[7:0]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:817]
WARNING: [Synth 8-6014] Unused sequential element cplx_PAR_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:817]
WARNING: [Synth 8-3936] Found unconnected internal register 'cplx_config_chip_select_reg' and it is trimmed from '4' to '1' bits. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '16' to '15' bits. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_cplx' (50#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_mc_odt__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01011 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_mc_odt__parameterized0' (50#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_p_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1000]
WARNING: [Synth 8-6014] Unused sequential element margin_left_p_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1001]
WARNING: [Synth 8-6014] Unused sequential element margin_right_p_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1002]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_n_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1014]
WARNING: [Synth 8-6014] Unused sequential element margin_left_n_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1015]
WARNING: [Synth 8-6014] Unused sequential element margin_right_n_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1016]
WARNING: [Synth 8-6014] Unused sequential element wrong_addr_access_write_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1082]
WARNING: [Synth 8-6014] Unused sequential element cal_DQOut_B_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1196]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1238]
WARNING: [Synth 8-6014] Unused sequential element margin_right_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1239]
WARNING: [Synth 8-6014] Unused sequential element margin_left_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1240]
WARNING: [Synth 8-6014] Unused sequential element margin_p_active_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1241]
WARNING: [Synth 8-6014] Unused sequential element margin_n_active_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1242]
WARNING: [Synth 8-6014] Unused sequential element wrong_addr_access_read_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1540]
WARNING: [Synth 8-6014] Unused sequential element cal_ODT_mux_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1965]
WARNING: [Synth 8-6014] Unused sequential element extended_write_r_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:2040]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '8' to '7' bits. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1840]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_addr_decode' (51#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:89]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_config_rom' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv:68]
	Parameter MEM0 bound to: 1 - type: integer 
	Parameter MEM1 bound to: 17 - type: integer 
	Parameter MEM2 bound to: 2 - type: integer 
	Parameter MEM3 bound to: 1 - type: integer 
	Parameter MEM4 bound to: 1 - type: integer 
	Parameter MEM5 bound to: 1 - type: integer 
	Parameter MEM6 bound to: 1 - type: integer 
	Parameter MEM7 bound to: 4 - type: integer 
	Parameter MEM8 bound to: 16 - type: integer 
	Parameter MEM9 bound to: 4 - type: integer 
	Parameter MEM10 bound to: 1 - type: integer 
	Parameter MEM11 bound to: 7 - type: integer 
	Parameter MEM12 bound to: 1 - type: integer 
	Parameter MEM13 bound to: 1 - type: integer 
	Parameter MEM14 bound to: 0 - type: integer 
	Parameter MEM15 bound to: 0 - type: integer 
	Parameter MEM16 bound to: 13'b0001100010000 
	Parameter MEM17 bound to: 13'b0001100000001 
	Parameter MEM18 bound to: 13'b0000000010000 
	Parameter MEM19 bound to: 13'b0000000000000 
	Parameter MEM20 bound to: 13'b0000000000000 
	Parameter MEM21 bound to: 13'b0010000000000 
	Parameter MEM22 bound to: 13'b0010000010100 
	Parameter MEM23 bound to: 1'b0 
	Parameter MEM24 bound to: 3'b001 
	Parameter MEM25 bound to: 1 - type: integer 
	Parameter MEM26 bound to: 1 - type: integer 
	Parameter MEM27 bound to: 1 - type: integer 
	Parameter MEM28 bound to: 0 - type: integer 
	Parameter MEM29 bound to: 1 - type: integer 
	Parameter MEM30 bound to: 1 - type: integer 
	Parameter MEM31 bound to: 1 - type: integer 
	Parameter MEM32 bound to: 0 - type: integer 
	Parameter MEM33 bound to: 0 - type: integer 
	Parameter MEM34 bound to: 0 - type: integer 
	Parameter MEM35 bound to: 2 - type: integer 
	Parameter MEM36 bound to: 0 - type: integer 
	Parameter MEM37 bound to: 2 - type: integer 
	Parameter MEM38 bound to: 1 - type: integer 
	Parameter MEM39 bound to: 20 - type: integer 
	Parameter MEM40 bound to: 16 - type: integer 
	Parameter MEM41 bound to: 16 - type: integer 
	Parameter MEM42 bound to: 16 - type: integer 
	Parameter MEM43 bound to: 62 - type: integer 
	Parameter MEM44 bound to: 0 - type: integer 
	Parameter MEM45 bound to: 1 - type: integer 
	Parameter MEM46 bound to: 0 - type: integer 
	Parameter MEM47 bound to: 1 - type: integer 
	Parameter MEM48 bound to: 53 - type: integer 
	Parameter MEM49 bound to: 0 - type: integer 
	Parameter MEM50 bound to: 1 - type: integer 
	Parameter MEM51 bound to: 0 - type: integer 
	Parameter MEM52 bound to: 0 - type: integer 
	Parameter MEM53 bound to: 0 - type: integer 
	Parameter MEM54 bound to: 0 - type: integer 
	Parameter MEM55 bound to: 0 - type: integer 
	Parameter MEM56 bound to: 0 - type: integer 
	Parameter MEM57 bound to: 0 - type: integer 
	Parameter MEM58 bound to: 0 - type: integer 
	Parameter MEM59 bound to: 0 - type: integer 
	Parameter MEM60 bound to: 0 - type: integer 
	Parameter MEM61 bound to: 0 - type: integer 
	Parameter MEM62 bound to: 0 - type: integer 
	Parameter MEM63 bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_config_rom' (52#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_chipscope_xsdb_slave' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:29]
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_MAJOR_VERSION bound to: 2017 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000001000 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000010000010 
	Parameter C_NEXT_SLAVE bound to: 16'b0000000000000000 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000010 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_chipscope_xsdb_slave' (53#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:29]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_xsdb_arbiter' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY_FABRIC bound to: 3000 - type: integer 
	Parameter MAX_DELAY_DBGHUB bound to: 12000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:104]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:107]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:108]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:109]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:128]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:132]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:135]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:83]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:83]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync' (54#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized0' (54#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized1' (54#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized2' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 12000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized2' (54#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized3' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 12000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized3' (54#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
WARNING: [Synth 8-6014] Unused sequential element slave_rdy_r_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:155]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_xsdb_arbiter' (55#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_xsdb_bram' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:69]
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DBYTES bound to: 4 - type: integer 
	Parameter START_ADDRESS bound to: 18 - type: integer 
	Parameter SPREAD_SHEET_VERSION bound to: 16'b0000000000000010 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_CONFIGURATION bound to: 1 - type: integer 
	Parameter MEMORY_VOLTAGE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 5 - type: integer 
	Parameter DQBITS bound to: 32 - type: integer 
	Parameter NIBBLE bound to: 8 - type: integer 
	Parameter BITS_PER_BYTE bound to: 8 - type: integer 
	Parameter SLOTS bound to: 0 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter DM_DBI_SETTING bound to: 3'b001 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter REG_CTRL_ON bound to: 0 - type: integer 
	Parameter CA_MIRROR bound to: 0 - type: integer 
	Parameter DQS_GATE bound to: 1 - type: integer 
	Parameter WRLVL bound to: 1 - type: integer 
	Parameter RDLVL bound to: 1 - type: integer 
	Parameter RDLVL_DBI bound to: 0 - type: integer 
	Parameter WR_DQS_DQ bound to: 1 - type: integer 
	Parameter WR_DQS_DM_DBI bound to: 1 - type: integer 
	Parameter WRITE_LAT bound to: 1 - type: integer 
	Parameter RDLVL_COMPLEX bound to: 0 - type: integer 
	Parameter WR_DQS_COMPLEX bound to: 0 - type: integer 
	Parameter DQS_TRACKING bound to: 1 - type: integer 
	Parameter RD_VREF bound to: 0 - type: integer 
	Parameter RD_VREF_PATTERN bound to: 2 - type: integer 
	Parameter WR_VREF bound to: 0 - type: integer 
	Parameter WR_VREF_PATTERN bound to: 2 - type: integer 
	Parameter DQS_SAMPLE_CNT bound to: 20 - type: integer 
	Parameter WRLVL_SAMPLE_CNT bound to: 16 - type: integer 
	Parameter RDLVL_SAMPLE_CNT bound to: 16 - type: integer 
	Parameter COMPLEX_LOOP_CNT bound to: 16 - type: integer 
	Parameter IODELAY_QTR_CK_TAP_CNT bound to: 62 - type: integer 
	Parameter DEBUG_MESSAGES bound to: 1'b0 
	Parameter MR0 bound to: 13'b0001100010000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0000000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0010000010100 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100010001 
	Parameter MR0_0 bound to: 9'b100010000 
	Parameter MR0_1 bound to: 9'b000000001 
	Parameter MR1_0 bound to: 9'b100000001 
	Parameter MR1_1 bound to: 9'b000000001 
	Parameter MR2_0 bound to: 9'b000010000 
	Parameter MR2_1 bound to: 9'b000000000 
	Parameter MR3_0 bound to: 9'b000000000 
	Parameter MR3_1 bound to: 9'b000000000 
	Parameter MR4_0 bound to: 9'b000000000 
	Parameter MR4_1 bound to: 9'b000000000 
	Parameter MR5_0 bound to: 9'b000000000 
	Parameter MR5_1 bound to: 9'b000000010 
	Parameter MR6_0 bound to: 9'b000010100 
	Parameter MR6_1 bound to: 9'b000000010 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter SIZE bound to: 36864 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter mem0_init_0 bound to: 9'b000010010 
	Parameter mem0_init_1 bound to: 9'b000000000 
	Parameter mem0_init_2 bound to: 9'b000000000 
	Parameter mem0_init_3 bound to: 9'b000000010 
	Parameter mem0_init_4 bound to: 9'b000000010 
	Parameter mem0_init_5 bound to: 9'b000000001 
	Parameter mem0_init_6 bound to: 9'b000000100 
	Parameter mem0_init_7 bound to: 9'b000001000 
	Parameter mem0_init_8 bound to: 9'b000001000 
	Parameter mem0_init_9 bound to: 9'b000000001 
	Parameter mem0_init_10 bound to: 9'b000000001 
	Parameter mem0_init_11 bound to: 9'b000000001 
	Parameter mem0_init_12 bound to: 0 - type: integer 
	Parameter mem0_init_13 bound to: 9'b000000000 
	Parameter mem0_init_14 bound to: 9'b000000000 
	Parameter mem0_init_15 bound to: 9'b000000000 
	Parameter mem0_init_16 bound to: 9'b000000000 
	Parameter mem0_init_17 bound to: 9'b000000000 
	Parameter mem0_init_18 bound to: 9'b000000111 
	Parameter mem0_init_19 bound to: 9'b000000000 
	Parameter mem0_init_20 bound to: 9'b000000001 
	Parameter mem0_init_21 bound to: 9'b011010001 
	Parameter mem0_init_22 bound to: 9'b001001001 
	Parameter mem0_init_23 bound to: 9'b000000100 
	Parameter mem0_init_24 bound to: 9'b000010000 
	Parameter mem0_init_25 bound to: 9'b000110010 
	Parameter mem0_init_26 bound to: 9'b001001001 
	Parameter mem0_init_27 bound to: 9'b001001000 
	Parameter mem0_init_28 bound to: 9'b000000001 
	Parameter mem0_init_29 bound to: 9'b010100000 
	Parameter mem0_init_30 bound to: 9'b000000001 
	Parameter mem0_init_31 bound to: 9'b000010100 
	Parameter mem0_init_32 bound to: 9'b000010000 
	Parameter mem0_init_33 bound to: 9'b000010000 
	Parameter mem0_init_34 bound to: 9'b000010000 
	Parameter mem0_init_35 bound to: 9'b000111110 
	Parameter mem0_init_36 bound to: 9'b000000001 
	Parameter mem0_init_37 bound to: 9'b000000000 
	Parameter mem0_init_38 bound to: 9'b000000000 
	Parameter mem0_init_39 bound to: 9'b000000000 
	Parameter mem0_init_40 bound to: 9'b000100001 
	Parameter mem0_init_41 bound to: 9'b000000000 
	Parameter mem0_init_42 bound to: 9'b000000000 
	Parameter mem0_init_43 bound to: 9'b000000000 
	Parameter mem0_init_44 bound to: 9'b000000001 
	Parameter mem0_init_45 bound to: 9'b000000000 
	Parameter mem0_init_46 bound to: 9'b000000001 
	Parameter mem0_init_47 bound to: 9'b000000000 
	Parameter mem0_init_48 bound to: 9'b000000000 
	Parameter mem0_init_49 bound to: 9'b000000000 
	Parameter mem0_init_50 bound to: 9'b000110000 
	Parameter mem0_init_51 bound to: 9'b001000000 
	Parameter mem0_init_52 bound to: 9'b001010000 
	Parameter mem0_init_53 bound to: 9'b100010001 
	Parameter mem0_init_54 bound to: 9'b100010000 
	Parameter mem0_init_55 bound to: 9'b000000001 
	Parameter mem0_init_56 bound to: 9'b100000001 
	Parameter mem0_init_57 bound to: 9'b000000001 
	Parameter mem0_init_58 bound to: 9'b000010000 
	Parameter mem0_init_59 bound to: 9'b000000000 
	Parameter mem0_init_60 bound to: 9'b000000000 
	Parameter mem0_init_61 bound to: 9'b000000000 
	Parameter mem0_init_62 bound to: 9'b000000000 
	Parameter mem0_init_63 bound to: 9'b000000000 
	Parameter mem0_init_64 bound to: 9'b000000000 
	Parameter mem0_init_65 bound to: 9'b000000010 
	Parameter mem0_init_66 bound to: 9'b000010100 
	Parameter mem0_init_67 bound to: 9'b000000010 
	Parameter mem0_init_68 bound to: 9'b000000000 
	Parameter mem0_init_69 bound to: 9'b011100010 
	Parameter mem0_init_70 bound to: 9'b000000010 
	Parameter mem0_init_71 bound to: 9'b000000001 
	Parameter mem0_init_72 bound to: 9'b000000001 
	Parameter mem0_init_73 bound to: 9'b000000100 
	Parameter mem0_init_74 bound to: 9'b000000001 
	Parameter mem0_init_75 bound to: 9'b000000100 
	Parameter mem0_init_76 bound to: 9'b000000001 
	Parameter mem0_init_77 bound to: 9'b000000000 
	Parameter mem0_init_78 bound to: 9'b000000000 
	Parameter mem0_init_79 bound to: 9'b000000000 
	Parameter mem0_init_80 bound to: 9'b000000000 
	Parameter mem0_init_81 bound to: 9'b000000000 
	Parameter mem0_init_82 bound to: 9'b000000000 
	Parameter mem0_init_83 bound to: 9'b000000000 
	Parameter mem0_init_84 bound to: 9'b000000000 
	Parameter mem0_init_85 bound to: 9'b000000000 
	Parameter mem0_init_86 bound to: 9'b000000000 
	Parameter mem0_init_87 bound to: 9'b000000000 
	Parameter mem0_init_88 bound to: 9'b000000000 
	Parameter mem0_init_89 bound to: 9'b000000000 
	Parameter mem0_init_90 bound to: 9'b000000000 
	Parameter mem0_init_91 bound to: 9'b000000000 
	Parameter mem0_init_92 bound to: 9'b000000000 
	Parameter mem0_init_93 bound to: 9'b000000000 
	Parameter mem0_init_94 bound to: 9'b000000000 
	Parameter mem0_init_95 bound to: 9'b000000000 
	Parameter mem0_init_96 bound to: 9'b000000000 
	Parameter mem0_init_97 bound to: 9'b000000000 
	Parameter mem0_init_98 bound to: 9'b000000000 
	Parameter mem0_init_99 bound to: 9'b000000000 
	Parameter mem0_init_100 bound to: 9'b000000000 
	Parameter mem0_init_101 bound to: 9'b000000000 
	Parameter mem0_init_102 bound to: 9'b000000000 
	Parameter mem0_init_103 bound to: 9'b000000000 
	Parameter mem0_init_104 bound to: 9'b000000000 
	Parameter mem0_init_105 bound to: 9'b000000000 
	Parameter mem0_init_106 bound to: 9'b000000000 
	Parameter mem0_init_107 bound to: 9'b000000000 
	Parameter mem0_init_108 bound to: 9'b000000000 
	Parameter mem0_init_109 bound to: 9'b000000000 
	Parameter mem0_init_110 bound to: 9'b000000000 
	Parameter mem0_init_111 bound to: 9'b000000000 
	Parameter mem0_init_112 bound to: 9'b000000000 
	Parameter mem0_init_113 bound to: 9'b000000000 
	Parameter mem0_init_114 bound to: 9'b000000000 
	Parameter mem0_init_115 bound to: 9'b000000000 
	Parameter mem0_init_116 bound to: 9'b000000000 
	Parameter mem0_init_117 bound to: 9'b000000000 
	Parameter mem0_init_118 bound to: 9'b000000000 
	Parameter mem0_init_119 bound to: 9'b000000000 
	Parameter mem0_init_120 bound to: 9'b000000000 
	Parameter mem0_init_121 bound to: 9'b000000000 
	Parameter mem0_init_122 bound to: 9'b000000000 
	Parameter mem0_init_123 bound to: 9'b000000000 
	Parameter mem0_init_124 bound to: 9'b000000000 
	Parameter mem0_init_125 bound to: 9'b000000000 
	Parameter mem0_init_126 bound to: 9'b000000000 
	Parameter mem0_init_127 bound to: 9'b000000000 
	Parameter mem0_init_128 bound to: 9'b000000000 
	Parameter mem0_init_129 bound to: 9'b000000000 
	Parameter mem0_init_130 bound to: 9'b000000000 
	Parameter mem0_init_131 bound to: 9'b000000000 
	Parameter mem0_init_132 bound to: 9'b000000000 
	Parameter mem0_init_133 bound to: 9'b000000000 
	Parameter mem0_init_134 bound to: 9'b000000000 
	Parameter mem0_init_135 bound to: 9'b000000000 
	Parameter mem0_init_136 bound to: 9'b000000000 
	Parameter mem0_init_137 bound to: 9'b000000000 
	Parameter mem0_init_138 bound to: 9'b000000000 
	Parameter mem0_init_139 bound to: 9'b000000000 
	Parameter mem0_init_140 bound to: 9'b000000000 
	Parameter mem0_init_141 bound to: 9'b000000000 
	Parameter mem0_init_142 bound to: 9'b000000000 
	Parameter mem0_init_143 bound to: 9'b000000000 
	Parameter mem0_init_144 bound to: 9'b000000000 
	Parameter mem0_init_145 bound to: 9'b000000000 
	Parameter mem0_init_146 bound to: 9'b000000000 
	Parameter mem0_init_147 bound to: 9'b000000000 
	Parameter mem0_init_148 bound to: 9'b000000000 
	Parameter mem0_init_149 bound to: 9'b000000000 
	Parameter mem0_init_150 bound to: 9'b000000000 
	Parameter mem0_init_151 bound to: 9'b000000000 
	Parameter mem0_init_152 bound to: 9'b000000000 
	Parameter mem0_init_153 bound to: 9'b000000000 
	Parameter mem0_init_154 bound to: 9'b000000000 
	Parameter mem0_init_155 bound to: 9'b000000000 
	Parameter mem0_init_156 bound to: 9'b000000000 
	Parameter mem0_init_157 bound to: 9'b000000000 
	Parameter mem0_init_158 bound to: 9'b000000000 
	Parameter mem0_init_159 bound to: 9'b000000000 
	Parameter mem0_init_160 bound to: 9'b000000000 
	Parameter mem0_init_161 bound to: 9'b000000000 
	Parameter mem0_init_162 bound to: 9'b000000000 
	Parameter mem0_init_163 bound to: 9'b000000000 
	Parameter mem0_init_164 bound to: 9'b000000000 
	Parameter mem0_init_165 bound to: 9'b000000000 
	Parameter mem0_init_166 bound to: 9'b000000000 
	Parameter mem0_init_167 bound to: 9'b000000000 
	Parameter mem0_init_168 bound to: 9'b000000000 
	Parameter mem0_init_169 bound to: 9'b000000000 
	Parameter mem0_init_170 bound to: 9'b000000000 
	Parameter mem0_init_171 bound to: 9'b000000000 
	Parameter mem0_init_172 bound to: 9'b000000000 
	Parameter mem0_init_173 bound to: 9'b000000000 
	Parameter mem0_init_174 bound to: 9'b000000000 
	Parameter mem0_init_175 bound to: 9'b000000000 
	Parameter mem0_init_176 bound to: 9'b000000000 
	Parameter mem0_init_177 bound to: 9'b000000000 
	Parameter mem0_init_178 bound to: 9'b000000000 
	Parameter mem0_init_179 bound to: 9'b000000000 
	Parameter mem0_init_180 bound to: 9'b000000000 
	Parameter mem0_init_181 bound to: 9'b000000000 
	Parameter mem0_init_182 bound to: 9'b000000000 
	Parameter mem0_init_183 bound to: 9'b000000000 
	Parameter mem0_init_184 bound to: 9'b000000000 
	Parameter mem0_init_185 bound to: 9'b000000000 
	Parameter mem0_init_186 bound to: 9'b000000000 
	Parameter mem0_init_187 bound to: 9'b000000000 
	Parameter mem0_init_188 bound to: 9'b000000000 
	Parameter mem0_init_189 bound to: 9'b000000000 
	Parameter mem0_init_190 bound to: 9'b000000000 
	Parameter mem0_init_191 bound to: 9'b000000000 
	Parameter mem0_init_192 bound to: 9'b000000000 
	Parameter mem0_init_193 bound to: 9'b000000000 
	Parameter mem0_init_194 bound to: 9'b000000000 
	Parameter mem0_init_195 bound to: 9'b000000000 
	Parameter mem0_init_196 bound to: 9'b000000000 
	Parameter mem0_init_197 bound to: 9'b000000000 
	Parameter mem0_init_198 bound to: 9'b000000000 
	Parameter mem0_init_199 bound to: 9'b000000000 
	Parameter mem0_init_200 bound to: 9'b000000000 
	Parameter mem0_init_201 bound to: 9'b000000000 
	Parameter mem0_init_202 bound to: 9'b000000000 
	Parameter mem0_init_203 bound to: 9'b000000000 
	Parameter mem0_init_204 bound to: 9'b000000000 
	Parameter mem0_init_205 bound to: 9'b000000000 
	Parameter mem0_init_206 bound to: 9'b000000000 
	Parameter mem0_init_207 bound to: 9'b000000000 
	Parameter mem0_init_208 bound to: 9'b000000000 
	Parameter mem0_init_209 bound to: 9'b000000000 
	Parameter mem0_init_210 bound to: 9'b000000000 
	Parameter mem0_init_211 bound to: 9'b000000000 
	Parameter mem0_init_212 bound to: 9'b000000000 
	Parameter mem0_init_213 bound to: 9'b000000000 
	Parameter mem0_init_214 bound to: 9'b000000000 
	Parameter mem0_init_215 bound to: 9'b000000000 
	Parameter mem0_init_216 bound to: 9'b000000000 
	Parameter mem0_init_217 bound to: 9'b000000000 
	Parameter mem0_init_218 bound to: 9'b000000000 
	Parameter mem0_init_219 bound to: 9'b000000000 
	Parameter mem0_init_220 bound to: 9'b000000000 
	Parameter mem0_init_221 bound to: 9'b000000000 
	Parameter mem0_init_222 bound to: 9'b000000000 
	Parameter mem0_init_223 bound to: 9'b000000000 
	Parameter mem0_init_224 bound to: 9'b000000000 
	Parameter mem0_init_225 bound to: 9'b000000000 
	Parameter mem0_init_226 bound to: 9'b000000000 
	Parameter mem0_init_227 bound to: 9'b000000000 
	Parameter mem0_init_228 bound to: 9'b000000000 
	Parameter mem0_init_229 bound to: 9'b000000000 
	Parameter mem0_init_230 bound to: 9'b000000000 
	Parameter mem0_init_231 bound to: 9'b000000000 
	Parameter mem0_init_232 bound to: 9'b000000000 
	Parameter mem0_init_233 bound to: 9'b000000000 
	Parameter mem0_init_234 bound to: 9'b000000000 
	Parameter mem0_init_235 bound to: 9'b000000000 
	Parameter mem0_init_236 bound to: 9'b000000000 
	Parameter mem0_init_237 bound to: 9'b000000000 
	Parameter mem0_init_238 bound to: 9'b000000000 
	Parameter mem0_init_239 bound to: 9'b000000000 
	Parameter mem0_init_240 bound to: 9'b000000000 
	Parameter mem0_init_241 bound to: 9'b000000000 
	Parameter mem0_init_242 bound to: 9'b000000000 
	Parameter mem0_init_243 bound to: 9'b000000000 
	Parameter mem0_init_244 bound to: 9'b000000000 
	Parameter mem0_init_245 bound to: 9'b000000000 
	Parameter mem0_init_246 bound to: 9'b000000000 
	Parameter mem0_init_247 bound to: 9'b000000000 
	Parameter mem0_init_248 bound to: 9'b000000000 
	Parameter mem0_init_249 bound to: 9'b000000000 
	Parameter mem0_init_250 bound to: 9'b000000000 
	Parameter mem0_init_251 bound to: 9'b000000000 
	Parameter mem0_init_252 bound to: 9'b000000000 
	Parameter mem0_init_253 bound to: 9'b000000000 
	Parameter mem0_init_254 bound to: 9'b000000000 
	Parameter mem0_init_255 bound to: 9'b000000000 
	Parameter INIT_BRAM0 bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100000000001000000100000000001000000001000000010011100010000000000000000010000010100000000010000000000000000000000000000000000000000000000000000000000010000000000001100000001000000001100010000100010001001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000111110000010000000010000000010000000010100000000001010100000000000001001001000001001001000110010000010000000000100001001001011010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000001000000000100000000001000000010000000010000000000000000000000010010 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100000000001000000100000000001000000001000000010011100010000000000000000010000010100000000010000000000000000000000000000000000000000000000000000000000010000000000001100000001000000001100010000100010001001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000111110000010000000010000000010000000010100000000001010100000000000001001001000001001001000110010000010000000000100001001001011010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000001000000000100000000001000000010000000010000000000000000000000010010 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cfg_mem_mod' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:66]
	Parameter SIZE bound to: 36864 - type: integer 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100000000001000000100000000001000000001000000010011100010000000000000000010000010100000000010000000000000000000000000000000000000000000000000000000000010000000000001100000001000000001100010000100010001001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000111110000010000000010000000010000000010100000000001010100000000000001001001000001001001000110010000010000000000100001001001011010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000001000000000100000000001000000010000000010000000000000000000000010010 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_INT bound to: 12 - type: integer 
	Parameter ADDR_MSB bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_bram_tdp' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:174]
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100000000001000000100000000001000000001000000010011100010000000000000000010000010100000000010000000000000000000000000000000000000000000000000000000000010000000000001100000001000000001100010000100010001001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000111110000010000000010000000010000000010100000000001010100000000000001001001000001001001000110010000010000000000100001001001011010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000001000000000100000000001000000010000000010000000000000000000000010010 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_bram_tdp' (56#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:174]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cfg_mem_mod' (57#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:66]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_xsdb_bram' (58#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:69]
WARNING: [Synth 8-6014] Unused sequential element init_cal_DMOut_n_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv:1940]
WARNING: [Synth 8-6014] Unused sequential element init_cal_DQOut_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv:1941]
WARNING: [Synth 8-6014] Unused sequential element init_cal_inv_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv:1514]
WARNING: [Synth 8-6014] Unused sequential element init_cal_mrs_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv:1515]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal' (59#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_pi' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_pi.sv:68]
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 4 - type: integer 
	Parameter DBYTES_PI bound to: 4 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter RL bound to: 11 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RDSTAGES bound to: 0 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_pi.sv:158]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_rd_en' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:68]
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RL bound to: 11 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter rdcs_msb bound to: 19 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:116]
WARNING: [Synth 8-6014] Unused sequential element rdcs_rdcas_lsb_slot0_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:196]
WARNING: [Synth 8-6014] Unused sequential element calDone_dly_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:208]
WARNING: [Synth 8-6014] Unused sequential element rdcs0_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:191]
WARNING: [Synth 8-6014] Unused sequential element rdcs1_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:192]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_rd_en' (60#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_read' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_read.sv:68]
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 4 - type: integer 
	Parameter RL bound to: 11 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter READ_LAT_FIFO_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_read' (61#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_read.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_write' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_write.sv:68]
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 4 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter WL bound to: 10 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter WRQ_MSB bound to: 13 - type: integer 
	Parameter ALL_WR_LATENCY bound to: 10 - type: integer 
	Parameter FABRIC_CASSLOT0 bound to: 0 - type: integer 
	Parameter FABRIC_CASSLOT2 bound to: 1 - type: integer 
	Parameter OFFSET_CASSLOT0 bound to: 2 - type: integer 
	Parameter OFFSET_CASSLOT2 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_wr_byte' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv:68]
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_wr_bit' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:68]
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_wr_bit' (62#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_wr_byte' (63#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv:68]
WARNING: [Synth 8-6014] Unused sequential element cs0_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_write.sv:224]
WARNING: [Synth 8-6014] Unused sequential element cs1_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_write.sv:225]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrQ_out_reg[0]' and it is trimmed from '10' to '3' bits. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_write.sv:217]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_write' (64#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_write.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_pi' (65#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_pi.sv:68]
WARNING: [Synth 8-6014] Unused sequential element cal_dbi_rd_r_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_top.sv:678]
WARNING: [Synth 8-6014] Unused sequential element cal_dbi_wr_r_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_top.sv:681]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_top' (66#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_top.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_0_ddr4_cal_riu' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv:85]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv:109]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv:110]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv:111]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv:112]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv:113]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv:116]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv:117]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv:120]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv:167]
INFO: [Synth 8-638] synthesizing module 'ddr4_0_microblaze_mcs' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_0/synth/ddr4_0_microblaze_mcs.v:60]
INFO: [Synth 8-638] synthesizing module 'bd_9054' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/synth/bd_9054.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_9054_dlmb_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_3/synth/bd_9054_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_3/synth/bd_9054_dlmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4087' bound to instance 'POR_FF_I' of component 'FDS' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-638] synthesizing module 'FDS' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4087]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (67#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (68#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_9054_dlmb_0' (69#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_3/synth/bd_9054_dlmb_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb' of module 'bd_9054_dlmb_0' requires 25 connections, but only 24 given [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/synth/bd_9054.v:259]
INFO: [Synth 8-638] synthesizing module 'bd_9054_dlmb_cntlr_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/synth/bd_9054_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/synth/bd_9054_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask' (70#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (71#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (72#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_9054_dlmb_cntlr_0' (73#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/synth/bd_9054_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_9054_ilmb_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/synth/bd_9054_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/synth/bd_9054_ilmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4087' bound to instance 'POR_FF_I' of component 'FDS' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (73#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_9054_ilmb_0' (74#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/synth/bd_9054_ilmb_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb' of module 'bd_9054_ilmb_0' requires 25 connections, but only 24 given [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/synth/bd_9054.v:307]
INFO: [Synth 8-638] synthesizing module 'bd_9054_ilmb_cntlr_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_5/synth/bd_9054_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_5/synth/bd_9054_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized0' (74#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (74#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (74#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_9054_ilmb_cntlr_0' (75#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_5/synth/bd_9054_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_9054_iomodule_0_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/synth/bd_9054_iomodule_0_0.vhd:85]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8315' bound to instance 'U0' of component 'iomodule' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/synth/bd_9054_iomodule_0_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8800]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8814]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8148' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8842]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask' (76#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8148' bound to instance 'pselect_mask_io' of component 'pselect_mask' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8873]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' (76#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:6698' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9005]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I1' of component 'FIT_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7538]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (77#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I2' of component 'FIT_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7561]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I3' of component 'FIT_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7584]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I4' of component 'FIT_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7607]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I1' of component 'PIT_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7645]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (78#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I2' of component 'PIT_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7683]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I3' of component 'PIT_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7721]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I4' of component 'PIT_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7759]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I1' of component 'GPO_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7786]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (79#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I2' of component 'GPO_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7805]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I3' of component 'GPO_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7824]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I4' of component 'GPO_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7843]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I1' of component 'GPI_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7865]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (80#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I2' of component 'GPI_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7880]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I3' of component 'GPI_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7895]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I4' of component 'GPI_Module' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7910]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3026' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7951]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:998]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_MB_FDR' (81#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (82#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (83#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (84#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
INFO: [Synth 8-256] done synthesizing module 'bd_9054_iomodule_0_0' (85#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/synth/bd_9054_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_9054_lmb_bram_I_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_6/synth/bd_9054_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_9054_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.015361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_6/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_6/synth/bd_9054_lmb_bram_I_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'bd_9054_lmb_bram_I_0' (96#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_6/synth/bd_9054_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram_I' of module 'bd_9054_lmb_bram_I_0' requires 16 connections, but only 14 given [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/synth/bd_9054.v:375]
INFO: [Synth 8-638] synthesizing module 'bd_9054_microblaze_I_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_0/synth/bd_9054_microblaze_I_0.vhd:118]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_9054_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_0/hdl/microblaze_v10_0_vh_rfs.vhd:157134' bound to instance 'U0' of component 'MicroBlaze' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_0/synth/bd_9054_microblaze_I_0.vhd:807]
INFO: [Synth 8-256] done synthesizing module 'bd_9054_microblaze_I_0' (147#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_0/synth/bd_9054_microblaze_I_0.vhd:118]
WARNING: [Synth 8-350] instance 'microblaze_I' of module 'bd_9054_microblaze_I_0' requires 54 connections, but only 53 given [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/synth/bd_9054.v:392]
INFO: [Synth 8-638] synthesizing module 'bd_9054_rst_0_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/synth/bd_9054_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/synth/bd_9054_rst_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (148#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (149#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (150#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (151#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (152#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (153#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_9054_rst_0_0' (154#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/synth/bd_9054_rst_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_0' of module 'bd_9054_rst_0_0' requires 10 connections, but only 8 given [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/synth/bd_9054.v:446]
INFO: [Synth 8-638] synthesizing module 'bd_9054_second_dlmb_cntlr_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_7/synth/bd_9054_second_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_7/synth/bd_9054_second_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized1' (154#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (154#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (154#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_9054_second_dlmb_cntlr_0' (155#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_7/synth/bd_9054_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_9054_second_ilmb_cntlr_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_8/synth/bd_9054_second_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_8/synth/bd_9054_second_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized5' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized5' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized2' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized2' (155#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized5' (155#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized5' (155#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_9054_second_ilmb_cntlr_0' (156#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_8/synth/bd_9054_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_9054_second_lmb_bram_I_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_9/synth/bd_9054_second_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_9054_second_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.839147 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_6/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_9/synth/bd_9054_second_lmb_bram_I_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'bd_9054_second_lmb_bram_I_0' (157#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_9/synth/bd_9054_second_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-350] instance 'second_lmb_bram_I' of module 'bd_9054_second_lmb_bram_I_0' requires 16 connections, but only 14 given [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/synth/bd_9054.v:498]
INFO: [Synth 8-256] done synthesizing module 'bd_9054' (158#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/synth/bd_9054.v:10]
INFO: [Synth 8-256] done synthesizing module 'ddr4_0_microblaze_mcs' (159#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_0/synth/ddr4_0_microblaze_mcs.v:60]
WARNING: [Synth 8-350] instance 'mcs0' of module 'ddr4_0_microblaze_mcs' requires 40 connections, but only 11 given [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv:222]
INFO: [Synth 8-256] done synthesizing module 'ddr4_0_ddr4_cal_riu' (160#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv:85]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized4' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 10000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized4' (160#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized5' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized5' (160#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized6' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized6' (160#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized7' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 10000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized7' (160#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized8' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized8' (160#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized9' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized9' (160#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r2_reg' and it is trimmed from '32' to '28' bits. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv:504]
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r1_reg' and it is trimmed from '32' to '28' bits. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv:497]
INFO: [Synth 8-256] done synthesizing module 'ddr4_0_ddr4_mem_intfc' (161#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi.sv:83]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 5 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_upsizer' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_upsizer.sv:85]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_AW_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_RATIO_LOG bound to: 3 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_a_upsizer' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_a_upsizer.sv:75]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b101 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 28 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_command_fifo' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_command_fifo.sv:68]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_command_fifo' (162#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_command_fifo.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_a_upsizer' (163#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_a_upsizer.sv:75]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_w_upsizer' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_w_upsizer.sv:72]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_RATIO_LOG bound to: 3 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_w_upsizer' (164#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_w_upsizer.sv:72]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_a_upsizer__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_a_upsizer.sv:75]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b101 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 28 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_a_upsizer__parameterized0' (164#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_a_upsizer.sv:75]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_r_upsizer' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_r_upsizer.sv:72]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_RATIO_LOG bound to: 3 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_r_upsizer' (165#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_r_upsizer.sv:72]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_register_slice' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:78]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_LEN bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 37 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 41 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 39 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:221]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice' (166#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 41 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized0' (166#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized1' (166#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized2' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized2' (166#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_register_slice' (167#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_register_slice__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:78]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 32 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 33 - type: integer 
	Parameter C_WDATA_LEN bound to: 256 - type: integer 
	Parameter C_WID_RIGHT bound to: 289 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 293 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 256 - type: integer 
	Parameter C_RID_RIGHT bound to: 259 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 263 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized3' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized3' (167#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized4' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 293 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized4' (167#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized5' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 263 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized5' (167#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_register_slice__parameterized0' (167#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:78]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_upsizer' (168#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_upsizer.sv:85]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_register_slice__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:78]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_LEN bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 37 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 41 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 39 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized6' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized6' (168#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized7' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 41 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized7' (168#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized8' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized8' (168#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized9' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized9' (168#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_register_slice__parameterized1' (168#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_register_slice__parameterized2' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:78]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 32 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 33 - type: integer 
	Parameter C_WDATA_LEN bound to: 256 - type: integer 
	Parameter C_WID_RIGHT bound to: 289 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 293 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 256 - type: integer 
	Parameter C_RID_RIGHT bound to: 259 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 263 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized10' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 293 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized10' (168#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized11' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 263 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized11' (168#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_register_slice__parameterized2' (168#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_aw_channel' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv:68]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_cmd_translator' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_incr_cmd' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:138]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_incr_cmd' (169#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_wrap_cmd' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_wrap_cmd' (170#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_cmd_translator' (171#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_wr_cmd_fsm' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv:89]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_wr_cmd_fsm' (172#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv:89]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_aw_channel' (173#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_w_channel' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv:76]
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity ddr4_v2_2_3_axi_w_channel does not have driver. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv:108]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_w_channel' (174#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_b_channel' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv:97]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter P_WIDTH bound to: 4 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_fifo' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_fifo' (175#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_b_channel' (176#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv:97]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_ar_channel' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv:67]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_cmd_translator__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_incr_cmd__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_incr_cmd__parameterized0' (176#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_wrap_cmd__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_wrap_cmd__parameterized0' (176#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_cmd_translator__parameterized0' (176#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_cmd_fsm' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv:85]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_cmd_fsm' (177#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv:85]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_ar_channel' (178#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv:67]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_r_channel' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv:78]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 7 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 257 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_fifo__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
	Parameter C_WIDTH bound to: 257 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_fifo__parameterized0' (178#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_fifo__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_fifo__parameterized1' (178#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_r_channel' (179#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_cmd_arbiter' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv:73]
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_cmd_arbiter' (180#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv:73]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi' (181#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi.sv:83]
INFO: [Synth 8-256] done synthesizing module 'ddr4_0_ddr4' (182#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4.sv:158]
INFO: [Synth 8-256] done synthesizing module 'ddr4_0' (183#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ip_top/ddr4_0.sv:73]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_r_channel has unconnected port mc_app_rd_last
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_wrap_cmd__parameterized0 has unconnected port axlen[7]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_wrap_cmd__parameterized0 has unconnected port axlen[6]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_wrap_cmd__parameterized0 has unconnected port axlen[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_wrap_cmd__parameterized0 has unconnected port axlen[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_wrap_cmd__parameterized0 has unconnected port axsize[2]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_wrap_cmd__parameterized0 has unconnected port axsize[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_wrap_cmd__parameterized0 has unconnected port axsize[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_incr_cmd__parameterized0 has unconnected port axsize[2]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_incr_cmd__parameterized0 has unconnected port axsize[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_incr_cmd__parameterized0 has unconnected port axsize[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_cmd_translator__parameterized0 has unconnected port axburst[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_ar_channel has unconnected port arlock[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_ar_channel has unconnected port arlock[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_ar_channel has unconnected port arcache[3]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_ar_channel has unconnected port arcache[2]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_ar_channel has unconnected port arcache[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_ar_channel has unconnected port arcache[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_ar_channel has unconnected port arprot[2]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_ar_channel has unconnected port arprot[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_ar_channel has unconnected port arprot[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_b_channel has unconnected port b_resp_rdy
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_w_channel has unconnected port cmd_wr_bytes
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_w_channel has unconnected port awvalid
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_w_channel has unconnected port w_ignore_begin
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_w_channel has unconnected port w_ignore_end
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_wrap_cmd has unconnected port axlen[7]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_wrap_cmd has unconnected port axlen[6]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_wrap_cmd has unconnected port axlen[5]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_wrap_cmd has unconnected port axlen[4]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_wrap_cmd has unconnected port axsize[2]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_wrap_cmd has unconnected port axsize[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_wrap_cmd has unconnected port axsize[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_incr_cmd has unconnected port axsize[2]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_incr_cmd has unconnected port axsize[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_incr_cmd has unconnected port axsize[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_cmd_translator has unconnected port axburst[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_aw_channel has unconnected port awlock[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_aw_channel has unconnected port awlock[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_aw_channel has unconnected port awcache[3]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_aw_channel has unconnected port awcache[2]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_aw_channel has unconnected port awcache[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_aw_channel has unconnected port awcache[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_aw_channel has unconnected port awprot[2]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_aw_channel has unconnected port awprot[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_aw_channel has unconnected port awprot[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_aw_channel has unconnected port cmd_wr_bytes
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized11 has unconnected port ACLK
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized11 has unconnected port ARESET
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized8 has unconnected port ACLK
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized8 has unconnected port ARESET
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized10 has unconnected port ACLK
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized10 has unconnected port ARESET
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized2 has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized2 has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized2 has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized2 has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized2 has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized9 has unconnected port ACLK
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized9 has unconnected port ARESET
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized1 has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized1 has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized1 has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized1 has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized1 has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized1 has unconnected port ACLK
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized1 has unconnected port ARESET
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized0 has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized0 has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized0 has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized0 has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice__parameterized0 has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized2 has unconnected port ACLK
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized2 has unconnected port ARESET
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_axi_register_slice has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_r_upsizer has unconnected port cmd_modified
WARNING: [Synth 8-3331] design ddr4_v2_2_3_r_upsizer has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_a_upsizer__parameterized0 has unconnected port S_AXI_AUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_w_upsizer has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_3_a_upsizer has unconnected port S_AXI_AUSER[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port WE
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:19 ; elapsed = 00:03:07 . Memory (MB): peak = 3168.141 ; gain = 552.695 ; free physical = 110045 ; free virtual = 125410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:21 ; elapsed = 00:03:09 . Memory (MB): peak = 3168.141 ; gain = 552.695 ; free physical = 110125 ; free virtual = 125491
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 911 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr4_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr4_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/par/ddr4_0.xdc] for cell 'inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/par/ddr4_0.xdc:170]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/par/ddr4_0.xdc:177]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/par/ddr4_0.xdc:178]
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/par/ddr4_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/par/ddr4_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr4_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr4_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 642 instances were transformed.
  BUFG => BUFGCE: 8 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 170 instances
  FDS => FDSE: 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 4 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 36 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 190 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 113 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3254.152 ; gain = 0.004 ; free physical = 109856 ; free virtual = 125221
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:45 ; elapsed = 00:03:31 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 110095 ; free virtual = 125460
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-fbva676-1-c
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:45 ; elapsed = 00:03:31 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 110095 ; free virtual = 125460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_ddr4_mem_intfc/u_mig_ddr4_phy. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:46 ; elapsed = 00:03:32 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 110077 ; free virtual = 125442
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pllgate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rrdL_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rrdL_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rrdL_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rrdL_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "actReqs_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "winGr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "winGr2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "actReqs_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "actReqs_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "actReqs_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRTP_reg[0][0][0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRTP_reg[0][0][0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRTP_reg[0][0][0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRTP_reg[0][0][0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRAS_reg[0][0][0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRAS_reg[0][0][0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRAS_reg[0][0][0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRAS_reg[0][0][0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRAS_reg[0][0][0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRAS_reg[0][0][0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRAS_reg[0][0][0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRAS_reg[0][0][0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_mc_CS_nR_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_prevRank" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sre_sm_ps_reg' in module 'ddr4_v2_2_3_mc_ref'
INFO: [Synth 8-802] inferred FSM for state register 'user_fsm_reg' in module 'ddr4_v2_2_3_mc_ref'
INFO: [Synth 8-5544] ROM "retSt0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "refSt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "refSt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntr1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_um_rank_cntr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "refSt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "int_refRank" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "int_sreIss" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sre_sm_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sre_sm_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sre_sm_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sre_sm_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sre_sm_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sre_sm_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sre_sm_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sre_sm_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "um_zq_iss_all_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "user_fsm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "user_fsm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "user_fsm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "user_fsm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "user_fsm_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'periodic_state_reg' in module 'ddr4_v2_2_3_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'inject_state_reg' in module 'ddr4_v2_2_3_mc_periodic'
INFO: [Synth 8-5544] ROM "periodic_state_read_inj" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "periodic_state_gap_inj" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "periodic_state_update_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "periodic_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "periodic_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inject_state_read_inj" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inject_state_gap_inj" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inject_state_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inject_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inject_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:801]
INFO: [Synth 8-802] inferred FSM for state register 'gr_cas_state_reg' in module 'ddr4_v2_2_3_mc_group'
INFO: [Synth 8-802] inferred FSM for state register 'grSt_reg' in module 'ddr4_v2_2_3_mc_group'
INFO: [Synth 8-5544] ROM "cas_pend_fifo_nxt_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cas_pend_fifo_nxt_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cas_pend_fifo_nxt_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cas_pend_fifo_nxt_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cas_state_rmw_wrwait" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cas_state_wait" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gr_cas_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gr_fsm_idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gr_state_act_wait" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grSt_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cas_pend_fifo_nxt_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cas_pend_fifo_nxt_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cas_pend_fifo_nxt_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cas_pend_fifo_nxt_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cas_state_rmw_wrwait" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cas_state_wait" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gr_cas_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gr_fsm_idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gr_state_act_wait" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grSt_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "periodic_read_address_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:405]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:627]
WARNING: [Synth 8-3936] Found unconnected internal register 'not_strict_mode.rd_buf.app_rd_data_ns_reg' and it is trimmed from '6' to '4' bits. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:541]
INFO: [Synth 8-5546] ROM "ram_init_done_r_lcl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_189" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_189" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_191" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_191" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_192" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_192" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_194" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_194" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "not_strict_mode.ram_init_done_r_lcl_sts" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.ram_init_done_r_lcl_sts" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.ram_init_done_r_lcl_sts" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.ram_init_done_r_lcl_sts" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_17" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_19" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_111" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_111" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_113" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_113" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_115" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_115" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_117" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_117" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_119" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_119" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_121" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_121" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_123" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_123" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_125" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_125" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_127" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_127" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_129" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_129" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_131" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_131" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "match6_133" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "match4_133" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "match6_135" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_137" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_139" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_141" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_143" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_145" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_147" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_149" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_151" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_153" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_155" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_157" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_159" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_161" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_163" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_165" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_167" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_169" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_171" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_173" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_175" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_177" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_179" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_181" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_183" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_185" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '15' to '14' bits. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-802] inferred FSM for state register 'cplx_state_reg' in module 'ddr4_v2_2_3_cal_cplx'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'ddr4_v2_2_3_cal_cplx'
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs0_low_reg[15:0]' into 'clb2phy_wrcs0_low_reg[15:0]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1327]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs1_low_reg[15:0]' into 'clb2phy_wrcs1_low_reg[15:0]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1328]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs0_upp_reg[15:0]' into 'clb2phy_wrcs0_upp_reg[15:0]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1333]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs1_upp_reg[15:0]' into 'clb2phy_wrcs1_upp_reg[15:0]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1334]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_a_dly_reg' and it is trimmed from '32' to '8' bits. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1337]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_b_dly_reg' and it is trimmed from '32' to '8' bits. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1340]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_b_a_dly_reg' and it is trimmed from '32' to '8' bits. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1343]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '7' to '6' bits. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1840]
INFO: [Synth 8-5545] ROM "cal_timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_bit" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_nibble" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_code" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_pre_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_post_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'init_cal_RAS_n_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv:1932]
INFO: [Synth 8-4471] merging register 'init_cal_WE_n_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv:1933]
INFO: [Synth 8-4471] merging register 'init_cal_ODT_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv:1942]
INFO: [Synth 8-4471] merging register 'init_cal_PAR_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv:1943]
INFO: [Synth 8-5587] ROM size for "init_cal_ADR" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "init_cal_BA" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_command_fifo.sv:279]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr4_v2_2_3_axic_register_slice__parameterized5'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
WARNING: [Synth 8-115] binding instance 'i_49' in module 'ddr4_v2_2_3_infrastructure' to reference 'keep__31' which has no pins
WARNING: [Synth 8-115] binding instance 'i_50' in module 'ddr4_v2_2_3_infrastructure' to reference 'keep__32' which has no pins
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SRE_SM_IDLE |                              000 |                              000
              SRE_SM_REQ |                              001 |                              001
          SRE_SM_VT_STOP |                              010 |                              010
           SRE_SM_MC_CHK |                              011 |                              011
          SRE_SM_REF_REQ |                              100 |                              100
              SRE_SM_ISS |                              101 |                              101
             SRE_SM_WAIT |                              110 |                              110
             SRE_SM_DONE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sre_sm_ps_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 UM_IDLE |                                1 |                             0000
                 UM_IDLE |                                1 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'user_fsm_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
           WAIT_INTERVAL |                             0010 |                             0010
                READ_INJ |                             0011 |                             0011
           WAIT_READ_INJ |                             0100 |                             0100
                 GAP_INJ |                             0101 |                             0101
            WAIT_GAP_INJ |                             0110 |                             0110
           UPDATE_STATUS |                             0111 |                             0111
            CHECK_ENABLE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'periodic_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
      INJ_BLOCK_READ_CAS |                             0001 |                             0110
      INJ_WAIT_CAS_BLOCK |                             0010 |                             0111
            INJ_WAIT_REF |                             0011 |                             0001
           INJ_BLOCK_REF |                             0100 |                             0010
            INJ_BLOCK_NI |                             0101 |                             0011
           INJ_ISSUE_TXN |                             0110 |                             0100
     INJ_WAIT_TXN_RETURN |                             0111 |                             0101
                INJ_DONE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inject_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CAS_IDLE |                              000 |                              000
              RMW_RDWAIT |                              001 |                              010
            RMW_DATAWAIT |                              010 |                              011
              RMW_WRWAIT |                              011 |                              100
                CAS_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gr_cas_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grIDLE |                              000 |                              000
                grACCEPT |                              001 |                              001
               grPREWAIT |                              010 |                              010
               grAUTOPRE |                              011 |                              101
                   grACT |                              110 |                              100
               grACTWAIT |                              100 |                              011
                grCASFSM |                              101 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grSt_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SEQ_IDLE |                             0000 |                             0000
            SEQ_INIT_ROW |                             0001 |                             0001
            SEQ_INIT_COL |                             0010 |                             0010
           SEQ_ISSUE_ACT |                             0011 |                             0011
            SEQ_ACT_WAIT |                             0100 |                             0100
              SEQ_INC_BG |                             0101 |                             0101
             SEQ_INIT_BG |                             0110 |                             0110
           SEQ_ISSUE_CAS |                             0111 |                             0111
            SEQ_CAS_WAIT |                             1000 |                             1001
           SEQ_INIT_PREA |                             1001 |                             1010
          SEQ_ISSUE_PREA |                             1010 |                             1011
           SEQ_PREA_WAIT |                             1011 |                             1100
            SEQ_INC_PREA |                             1100 |                             1101
                SEQ_DONE |                             1101 |                             1111
             SEQ_INC_ROW |                             1110 |                             1110
            SEQ_GAP_WAIT |                             1111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_cal_cplx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
         WR_CAL_WR_START |                             0010 |                             0110
     WR_CAL_WR_WAIT_DONE |                             0011 |                             0111
         WR_CAL_DM_START |                             0100 |                             1000
     WR_CAL_DM_WAIT_DONE |                             0101 |                             1001
         WR_CAL_RD_START |                             0110 |                             1010
     WR_CAL_RD_WAIT_DONE |                             0111 |                             1011
         RD_CAL_WR_START |                             1000 |                             0010
     RD_CAL_WR_WAIT_DONE |                             1001 |                             0011
         RD_CAL_RD_START |                             1010 |                             0100
     RD_CAL_RD_WAIT_DONE |                             1011 |                             0101
             UPDATE_LOGS |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cplx_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_cal_cplx'
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ddr4_v2_2_3_axic_register_slice__parameterized5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:03 ; elapsed = 00:03:50 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 109034 ; free virtual = 124399
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |ddr4_phy_v2_2_0_pll__GC0         |           1|         8|
|2     |ddr4_0_phy_ddr4__GC0             |           1|      6066|
|3     |ddr4_v2_2_3_mc__GB0              |           1|     46392|
|4     |ddr4_v2_2_3_mc__GB1              |           1|     11354|
|5     |ddr4_v2_2_3_cal_addr_decode__GB0 |           1|     38596|
|6     |ddr4_v2_2_3_cal_addr_decode__GB1 |           1|     18242|
|7     |ddr4_v2_2_3_cal__GC0             |           1|      3225|
|8     |ddr4_v2_2_3_cal_pi__GB0          |           1|     33637|
|9     |ddr4_v2_2_3_cal_pi__GB1          |           1|      9257|
|10    |ddr4_v2_2_3_cal_top__GC0         |           1|      2170|
|11    |ddr4_0_ddr4_mem_intfc__GC0       |           1|     20057|
|12    |ddr4_0_ddr4__GC0                 |           1|      9099|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 19    
	   2 Input      7 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 56    
	   3 Input      5 Bit       Adders := 67    
	   2 Input      5 Bit       Adders := 73    
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 128   
	   2 Input      4 Bit       Adders := 250   
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 117   
	   4 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input    256 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 85    
	   4 Input      1 Bit         XORs := 16    
	   3 Input      1 Bit         XORs := 1     
+---XORs : 
	               17 Bit    Wide XORs := 16    
	                2 Bit    Wide XORs := 16    
+---Registers : 
	             4096 Bit    Registers := 1     
	              624 Bit    Registers := 1     
	              288 Bit    Registers := 1     
	              263 Bit    Registers := 2     
	              256 Bit    Registers := 13    
	              144 Bit    Registers := 1     
	              136 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	              104 Bit    Registers := 1     
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 23    
	               52 Bit    Registers := 4     
	               49 Bit    Registers := 40    
	               40 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 66    
	               30 Bit    Registers := 6     
	               28 Bit    Registers := 6     
	               24 Bit    Registers := 62    
	               20 Bit    Registers := 9     
	               19 Bit    Registers := 128   
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 24    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 22    
	                9 Bit    Registers := 21    
	                8 Bit    Registers := 138   
	                7 Bit    Registers := 41    
	                6 Bit    Registers := 114   
	                5 Bit    Registers := 194   
	                4 Bit    Registers := 328   
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 471   
	                1 Bit    Registers := 1277  
+---RAMs : 
	              36K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    263 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 11    
	  16 Input    144 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 3     
	  16 Input    136 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 14    
	  49 Input    128 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 3     
	  49 Input     64 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 18    
	   3 Input     64 Bit        Muxes := 4     
	   3 Input     49 Bit        Muxes := 4     
	   2 Input     49 Bit        Muxes := 20    
	   4 Input     49 Bit        Muxes := 8     
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 42    
	  32 Input     32 Bit        Muxes := 1     
	  49 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 16    
	   2 Input     29 Bit        Muxes := 2     
	  49 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 7     
	   2 Input     26 Bit        Muxes := 1     
	  49 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 36    
	   2 Input     24 Bit        Muxes := 52    
	   2 Input     20 Bit        Muxes := 4     
	   4 Input     19 Bit        Muxes := 20    
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 12    
	   8 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  64 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 74    
	   7 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 172   
	   4 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	 108 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 62    
	   4 Input      6 Bit        Muxes := 8     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 182   
	   4 Input      5 Bit        Muxes := 34    
	   3 Input      5 Bit        Muxes := 6     
	  25 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 657   
	   4 Input      4 Bit        Muxes := 21    
	  13 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 4     
	  12 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	  20 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 4     
	  14 Input      3 Bit        Muxes := 4     
	  16 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 157   
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 77    
	  13 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1021  
	   4 Input      1 Bit        Muxes := 159   
	   5 Input      1 Bit        Muxes := 202   
	   7 Input      1 Bit        Muxes := 30    
	  13 Input      1 Bit        Muxes := 21    
	   9 Input      1 Bit        Muxes := 104   
	   3 Input      1 Bit        Muxes := 31    
	  16 Input      1 Bit        Muxes := 17    
	  49 Input      1 Bit        Muxes := 45    
	  32 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ddr4_phy_v2_2_0_pll 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_0_phy_ddr4 
Detailed RTL Component Info : 
+---Registers : 
	              624 Bit    Registers := 1     
	              104 Bit    Registers := 1     
	               96 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	 108 Input      6 Bit        Muxes := 2     
Module ddr4_v2_2_3_mc_group__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 10    
	               19 Bit    Registers := 16    
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 33    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 78    
+---Muxes : 
	   3 Input     49 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 5     
	   4 Input     49 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 35    
	   4 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 35    
	   4 Input      4 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 22    
	   7 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_3_mc_group__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 10    
	               19 Bit    Registers := 16    
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 33    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 78    
+---Muxes : 
	   3 Input     49 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 5     
	   4 Input     49 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 35    
	   4 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 35    
	   4 Input      4 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 22    
	   7 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_3_mc_group__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 10    
	               19 Bit    Registers := 16    
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 33    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 78    
+---Muxes : 
	   3 Input     49 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 5     
	   4 Input     49 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 35    
	   4 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 35    
	   4 Input      4 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 22    
	   7 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_3_mc_group 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 10    
	               19 Bit    Registers := 16    
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 33    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 78    
+---Muxes : 
	   3 Input     49 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 5     
	   4 Input     49 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 35    
	   4 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 35    
	   4 Input      4 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 22    
	   7 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_3_cal_mc_odt 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_mc_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 42    
	   4 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 45    
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
Module ddr4_v2_2_3_mc_ref 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   7 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_mc_periodic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 10    
Module ddr4_v2_2_3_mc_arb_p 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_3_mc_arb_mux_p 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 193   
	   2 Input      2 Bit       Adders := 64    
+---Registers : 
	                4 Bit    Registers := 128   
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 468   
	   2 Input      3 Bit        Muxes := 148   
	   2 Input      1 Bit        Muxes := 400   
	   4 Input      1 Bit        Muxes := 84    
Module ddr4_v2_2_3_mc_arb_c 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_3_mc_wtr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module ddr4_v2_2_3_mc_wtr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module ddr4_v2_2_3_mc_wtr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module ddr4_v2_2_3_mc_wtr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module ddr4_v2_2_3_mc_rd_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 8     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module ddr4_v2_2_3_mc_arb_a 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_3_mc_act_rank__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module ddr4_v2_2_3_mc_act_rank__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module ddr4_v2_2_3_mc_act_rank__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module ddr4_v2_2_3_mc_act_rank 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module ddr4_v2_2_3_mc_act_timer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module ddr4_v2_2_3_mc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ddr4_v2_2_3_cal_cplx_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
+---ROMs : 
	                              ROMs := 1     
Module ddr4_v2_2_3_cal_cplx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input    256 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 10    
	  13 Input      1 Bit        Muxes := 8     
Module ddr4_v2_2_3_cal_mc_odt__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_addr_decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 4     
	               64 Bit    Registers := 17    
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 8     
	               16 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 31    
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 79    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 14    
	  49 Input    128 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 3     
	  49 Input     64 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 18    
	   3 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 12    
	  32 Input     32 Bit        Muxes := 1     
	  49 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	  49 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	  49 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	   4 Input      6 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
	  49 Input      1 Bit        Muxes := 45    
	   3 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module ddr4_v2_2_3_cal_config_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	  64 Input     11 Bit        Muxes := 1     
Module ddr4_v2_2_3_chipscope_xsdb_slave 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_3_cal_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_3_cal_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module ddr4_v2_2_3_cal_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 9     
Module ddr4_v2_2_3_cal_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_3_cal_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_3_cal_sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 9     
Module ddr4_v2_2_3_cal_xsdb_arbiter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ddr4_v2_2_3_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module ddr4_v2_2_3_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	               24 Bit    Registers := 8     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  16 Input    144 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 2     
	  16 Input    136 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   5 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  16 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 33    
Module ddr4_v2_2_3_cal_wr_bit__17 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__16 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__15 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__26 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__25 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__24 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__23 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__22 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__21 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__20 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__19 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__18 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__35 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__34 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__33 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__32 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__31 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__30 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__29 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__28 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__27 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_wr_bit 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_write 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 14    
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 69    
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ddr4_v2_2_3_cal_rd_en__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module ddr4_v2_2_3_cal_rd_en__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module ddr4_v2_2_3_cal_rd_en__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module ddr4_v2_2_3_cal_rd_en__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module ddr4_v2_2_3_cal_rd_en__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module ddr4_v2_2_3_cal_rd_en__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module ddr4_v2_2_3_cal_rd_en__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module ddr4_v2_2_3_cal_rd_en 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module ddr4_v2_2_3_cal_pi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_3_cal_top 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               17 Bit    Wide XORs := 16    
	                2 Bit    Wide XORs := 16    
+---Registers : 
	              256 Bit    Registers := 3     
	              136 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_3_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module ddr4_v2_2_3_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              288 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 49    
	   2 Input      5 Bit       Adders := 44    
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 91    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 101   
+---Muxes : 
	   2 Input      6 Bit        Muxes := 42    
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 94    
	   5 Input      1 Bit        Muxes := 94    
	   2 Input      1 Bit        Muxes := 97    
	   4 Input      1 Bit        Muxes := 47    
	   3 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_ui 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module intr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module iomodule 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bindec__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module microblaze_v10_0_5_mb_sync_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v10_0_5_mb_sync_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v10_0_5_mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 140   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module microblaze_v10_0_5_MB_MUXF7__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_5_MB_MUXF7__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_5_MB_MUXF7__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_5_MB_MUXF7__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_5_MB_MUXF7__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_5_MB_MUXF7__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module count_leading_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Barrel_Shifter_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Div_unit_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lmb_bram_if_cntlr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ddr4_0_ddr4_cal_riu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_3_cal_sync__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_3_cal_sync__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_3_cal_sync__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
Module ddr4_v2_2_3_cal_sync__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_3_cal_sync__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_3_cal_sync__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_3_cal_sync__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_3_cal_sync__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_3_cal_sync__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_3_cal_sync__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_3_cal_sync__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 20    
Module ddr4_v2_2_3_cal_sync__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
Module ddr4_v2_2_3_cal_sync__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_v2_2_3_cal_sync__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
Module ddr4_v2_2_3_cal_sync__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ddr4_0_ddr4_mem_intfc 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               20 Bit    Registers := 8     
	                1 Bit    Registers := 12    
Module ddr4_v2_2_3_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
Module ddr4_v2_2_3_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 65    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 70    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 66    
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 67    
Module ddr4_v2_2_3_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
Module ddr4_v2_2_3_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_3_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_3_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_3_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_3_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              263 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    263 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_3_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_3_axi_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_3_axi_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_3_axi_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_3_axi_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_axi_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_axi_cmd_translator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_3_axi_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_3_axi_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_axi_w_channel 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_3_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_axi_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_axi_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_axi_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ddr4_v2_2_3_axi_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr4_v2_2_3_axi_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_axi_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module ddr4_v2_2_3_axi_cmd_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ddr4_v2_2_3_axi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ddr4_0_ddr4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal mem_inst/gen_mem[0].inst/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[616]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[512]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[408]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[304]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[200]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[96]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[608]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[504]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[400]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[296]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[192]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[88]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[600]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[496]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[392]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[288]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[184]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[80]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[592]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[488]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[384]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[280]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[176]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[72]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[584]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[480]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[376]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[272]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[168]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[64]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[576]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[472]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[368]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[264]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[160]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[56]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[568]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[464]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[360]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[256]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[152]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[48]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[560]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[456]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[352]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[248]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[144]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[40]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[552]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[448]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[344]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[240]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[136]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[32]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[544]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[440]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[336]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[232]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[128]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[24]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[536]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[432]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[328]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[224]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[120]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[16]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[528]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[424]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[320]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[216]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[112]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[8]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[520]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[416]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[312]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[208]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[104]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[0]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[617]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[513]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[409]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[305]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[201]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[97]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[609]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[505]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[401]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[297]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[193]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[89]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[601]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[497]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[393]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[289]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[185]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[81]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[593]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[489]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[385]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Synth 8-3886] merging instance 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[281]' (FDR) to 'inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/phy2clb_rd_dq_r1_reg[623]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_ddr_cali_4/\retSt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_ddr_cali_4/\max_rd_lat_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/u_ddr_cali_4/\init_cal_CS_n_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/u_ddr_cali_4/\init_cal_ACT_n_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_ddr_cali_4/\init_cal_CAS_n_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_ddr_cali_4/\u_ddr_config_rom/dout_o_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_ddr_mc_pii_6/\rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9/u_ddr_axi/axi_r_channel_0/r_ignore_end_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9/u_ddr_axi/\USE_UPSIZER.upsizer_d2 /\mi_register_slice_inst/r_pipe/storage_data2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9/u_ddr_axi/\USE_UPSIZER.upsizer_d2 /\mi_register_slice_inst/r_pipe/storage_data1_reg[1] )
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[16]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[2]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[1]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_reg[1]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[3]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[2]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[1]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[2]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[1]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[3]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[2]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[1]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AUSER_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_WRITE.write_data_inst/USE_REGISTER.M_AXI_WUSER_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[38]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[16]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[2]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[1]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_reg[1]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[3]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[2]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[1]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[2]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[1]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[3]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[2]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[1]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AUSER_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_data_inst/rresp_wrap_buffer_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_data_inst/USE_REGISTER.S_AXI_RRESP_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (USE_READ.read_data_inst/USE_REGISTER.S_AXI_RUSER_q_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/aw_pipe/storage_data1_reg[16]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/aw_pipe/storage_data1_reg[15]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/aw_pipe/storage_data1_reg[14]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/aw_pipe/storage_data1_reg[13]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/aw_pipe/storage_data1_reg[12]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/aw_pipe/storage_data1_reg[11]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/aw_pipe/storage_data1_reg[10]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/aw_pipe/storage_data1_reg[9]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/aw_pipe/storage_data1_reg[8]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/aw_pipe/storage_data1_reg[7]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/aw_pipe/storage_data1_reg[6]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/aw_pipe/storage_data1_reg[5]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/aw_pipe/storage_data1_reg[4]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/ar_pipe/storage_data1_reg[16]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/ar_pipe/storage_data1_reg[15]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/ar_pipe/storage_data1_reg[14]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/ar_pipe/storage_data1_reg[13]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/ar_pipe/storage_data1_reg[12]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/ar_pipe/storage_data1_reg[11]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/ar_pipe/storage_data1_reg[10]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/ar_pipe/storage_data1_reg[9]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/ar_pipe/storage_data1_reg[8]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/ar_pipe/storage_data1_reg[7]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/ar_pipe/storage_data1_reg[6]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/ar_pipe/storage_data1_reg[5]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (si_register_slice_inst/ar_pipe/storage_data1_reg[4]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (mi_register_slice_inst/r_pipe/storage_data2_reg[1]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (mi_register_slice_inst/r_pipe/storage_data1_reg[1]) is unused and will be removed from module ddr4_v2_2_3_axi_upsizer.
WARNING: [Synth 8-3332] Sequential element (axburst_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_aw_channel.
WARNING: [Synth 8-3332] Sequential element (axburst_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_ar_channel.
WARNING: [Synth 8-3332] Sequential element (trans_buf_out_r_reg[1]) is unused and will be removed from module ddr4_v2_2_3_axi_r_channel.
WARNING: [Synth 8-3332] Sequential element (trans_buf_out_r1_reg[1]) is unused and will be removed from module ddr4_v2_2_3_axi_r_channel.
WARNING: [Synth 8-3332] Sequential element (r_ignore_end_r_reg) is unused and will be removed from module ddr4_v2_2_3_axi_r_channel.
WARNING: [Synth 8-3332] Sequential element (r_ignore_begin_r_reg) is unused and will be removed from module ddr4_v2_2_3_axi_r_channel.
WARNING: [Synth 8-3332] Sequential element (RD_PRI_REG.wr_starve_cnt_reg[9]) is unused and will be removed from module ddr4_v2_2_3_axi_cmd_arbiter.
WARNING: [Synth 8-3332] Sequential element (RD_PRI_REG.rd_starve_cnt_reg[9]) is unused and will be removed from module ddr4_v2_2_3_axi_cmd_arbiter.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_ddr_cal_topi_7/\traffic_error_sw_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_ddr_cali_4/\u_xsdb_arbiter/user_we_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_ddr_cali_4/\u_xsdb_arbiter/user_addr_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9/u_ddr_axi/axi_r_channel_0/\trans_buf_out_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_9/u_ddr_axi/axi_r_channel_0/\trans_buf_out_r_reg[0] )
WARNING: [Synth 8-3332] Sequential element (trans_buf_out_r_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_r_channel.
WARNING: [Synth 8-3332] Sequential element (trans_buf_out_r1_reg[0]) is unused and will be removed from module ddr4_v2_2_3_axi_r_channel.
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:964]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:965]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:881]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:964]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:965]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:881]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:964]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:965]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv:881]
INFO: [Synth 8-4471] merging register 'um_ref_ack_reg' into 'um_zq_iss_all_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv:445]
INFO: [Synth 8-4471] merging register 'um_zq_ack_reg' into 'um_zq_iss_all_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv:446]
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port O4[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port O4[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port O4[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port O4[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[51] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[50] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[49] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[48] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[47] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[46] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[45] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[44] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[43] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[42] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[41] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[40] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[39] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[38] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[37] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[36] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[35] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[34] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[33] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[32] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[29] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[28] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[19] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[18] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[15] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[14] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[13] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[12] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[11] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[10] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[9] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[8] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ctl/\u_ddr_mc_odt/odt_shift_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_mc_ref/\mcCKt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ref/um_zq_iss_all_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ref/\int_refLRank_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[0].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ctl/\u_ddr_mc_odt/odt_shift_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/txn_fifo_output_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/txn_fifo_output_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/txn_fifo_output_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[0][3] )
WARNING: [Synth 8-3332] Sequential element (u_ddr_mc_odt/odt_shift_reg[0][0]) is unused and will be removed from module ddr4_v2_2_3_mc_ctl.
WARNING: [Synth 8-3332] Sequential element (int_refLRank_reg[0]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (um_wait_cntr_reg[9]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (um_wait_cntr_reg[8]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (um_wait_cntr_reg[7]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (um_wait_cntr_reg[6]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (um_wait_cntr_reg[5]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (um_wait_cntr_reg[4]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (um_wait_cntr_reg[3]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (um_wait_cntr_reg[2]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (um_wait_cntr_reg[1]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (um_wait_cntr_reg[0]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (zq_req_ff_reg) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (um_l_rank_cntr_reg[0]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (um_rank_cntr_reg[1]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (um_rank_cntr_reg[0]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'u_ddr_mc_periodic/periodic_config_read_enable_reg' into 'u_ddr_mc_periodic/periodic_config_gap_enable_reg' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:235]
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB1 has port win_l_rank_cas[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB1 has port readMode driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '14' to '13' bits. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_odt/\odt_shift_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_ADR_cmd_reg[13] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_CS_n_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_CS_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_CS_n_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_CS_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_CS_n_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_CS_n_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_ACT_n_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_ACT_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_ACT_n_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_ACT_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_ACT_n_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_ACT_n_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
WARNING: [Synth 8-3917] design ddr4_v2_2_3_cal_pi__GB0 has port rdDataEnd driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design ddr4_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_0_ddr4_mem_intfc__GC0 has port lr[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:25 ; elapsed = 00:04:30 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 106954 ; free virtual = 122327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------+---------------------+---------------+----------------+
|Module Name               | RTL Object          | Depth x Width | Implemented As | 
+--------------------------+---------------------+---------------+----------------+
|ddr4_v2_2_3_cal_cplx_data | rd_addr_101_reg_rep | 256x16        | Block RAM      | 
+--------------------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ddr4_v2_2_3_bram_tdp: | mem_reg    | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |ddr4_phy_v2_2_0_pll__GC0         |           1|         9|
|2     |ddr4_0_phy_ddr4__GC0             |           1|      4119|
|3     |ddr4_v2_2_3_mc__GB0              |           1|     22458|
|4     |ddr4_v2_2_3_mc__GB1              |           1|      5094|
|5     |ddr4_v2_2_3_cal_addr_decode__GB0 |           1|     14204|
|6     |ddr4_v2_2_3_cal_addr_decode__GB1 |           1|       353|
|7     |ddr4_v2_2_3_cal__GC0             |           1|      1232|
|8     |ddr4_v2_2_3_cal_pi__GB0          |           1|      5828|
|9     |ddr4_v2_2_3_cal_pi__GB1          |           1|      1264|
|10    |ddr4_v2_2_3_cal_top__GC0         |           1|      1566|
|11    |ddr4_0_ddr4_mem_intfc__GC0       |           1|     11747|
|12    |ddr4_0_ddr4__GC0                 |           1|      9353|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset' to pin 'u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/Q'
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 220 of /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/par/ddr4_0.xdc. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/par/ddr4_0.xdc:220]
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:27 ; elapsed = 00:04:32 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 106929 ; free virtual = 122302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:43 ; elapsed = 00:04:49 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 106875 ; free virtual = 122248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ddr4_v2_2_3_bram_tdp: | mem_reg    | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |ddr4_phy_v2_2_0_pll__GC0         |           1|         9|
|2     |ddr4_0_phy_ddr4__GC0             |           1|      4119|
|3     |ddr4_v2_2_3_cal_addr_decode__GB0 |           1|     11576|
|4     |ddr4_v2_2_3_cal__GC0             |           1|      1174|
|5     |ddr4_v2_2_3_cal_pi__GB0          |           1|      5816|
|6     |ddr4_v2_2_3_cal_pi__GB1          |           1|      1264|
|7     |ddr4_v2_2_3_cal_top__GC0         |           1|      1243|
|8     |ddr4_0_ddr4_mem_intfc__GC0       |           1|     11465|
|9     |ddr4_0_ddr4__GC0                 |           1|      9346|
|10    |ddr4_0_ddr4_GT0                  |           1|     17987|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:54 ; elapsed = 00:05:37 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 105921 ; free virtual = 121308
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |ddr4_v2_2_3_cal_addr_decode__GB0 |           1|      5849|
|2     |ddr4_0_ddr4_mem_intfc__GC0       |           1|      7061|
|3     |ddr4_0_ddr4_GT0                  |           1|      5339|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_RAS_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_RAS_cmd_reg_inv.
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_CAS_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_CAS_cmd_reg_inv.
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_WE_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_WE_cmd_reg_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_ddr4_mem_intfc/u_ddr_cal_top/calDone . Fanout reduced from 613 to 47 by creating 13 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:59 ; elapsed = 00:05:41 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 105998 ; free virtual = 121385
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:59 ; elapsed = 00:05:42 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 105998 ; free virtual = 121385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:02 ; elapsed = 00:05:45 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 105997 ; free virtual = 121384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:02 ; elapsed = 00:05:45 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 105997 ; free virtual = 121384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:03 ; elapsed = 00:05:45 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 105994 ; free virtual = 121381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:03 ; elapsed = 00:05:45 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 105994 ; free virtual = 121381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_1 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|MicroBlaze         | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]                                  | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ddr4_0_ddr4        | u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/traffic_clr_error_r2_reg                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr4_0_ddr4        | u_ddr4_mem_intfc/u_ddr_cal_riu/riu_rd_val_r2_reg                                                                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr4_0_ddr4        | u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/ref_req_dly4_reg                                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr4_0_ddr4        | u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/act_shift_slr_reg[0][4]                                           | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3]              | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]                | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
|dsrl__2     | USE_RTL_FIFO.data_srl_reg[31] | 32     | 40         | 0      | 40      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[7]                 | 8      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[31]                | 32     | 257        | 0      | 257     | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[29]                | 32     | 7          | 0      | 7       | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |AND2B1L            |     1|
|2     |BITSLICE_CONTROL   |     4|
|3     |BITSLICE_CONTROL_1 |     4|
|4     |BITSLICE_CONTROL_2 |     4|
|5     |BUFG               |     8|
|6     |CARRY8             |    40|
|7     |DSP48E1            |     3|
|8     |HPIO_VREF          |     4|
|9     |LUT1               |   333|
|10    |LUT2               |   896|
|11    |LUT3               |  3241|
|12    |LUT4               |  2584|
|13    |LUT5               |  2045|
|14    |LUT6               |  4133|
|15    |LUT6_2             |    63|
|16    |MMCME3_ADV         |     1|
|17    |MULT_AND           |     1|
|18    |MUXCY_L            |   154|
|19    |MUXF7              |   147|
|20    |PLLE3_ADV          |     2|
|21    |RAM32M             |   113|
|22    |RAMB18E2_1         |     1|
|23    |RAMB36E2_1         |    16|
|24    |RAMB36E2_2         |     8|
|25    |RAMB36E2_3         |     1|
|26    |RIU_OR             |     6|
|27    |RXTX_BITSLICE      |    36|
|28    |RXTX_BITSLICE_1    |    22|
|29    |RXTX_BITSLICE_2    |     7|
|30    |SRL16              |     1|
|31    |SRL16E             |    87|
|32    |SRLC32E            |   338|
|33    |TX_BITSLICE_TRI    |    12|
|34    |XORCY              |   126|
|35    |FDE                |    32|
|36    |FDPE               |     2|
|37    |FDR                |    97|
|38    |FDRE               | 13918|
|39    |FDS                |     3|
|40    |FDSE               |   433|
|41    |IBUFDS             |     1|
|42    |IOBUFDS            |     4|
|43    |IOBUFE3            |    36|
|44    |OBUF               |    25|
|45    |OBUFDS             |     1|
+------+-------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
|      |Instance                                                                                  |Module                                                     |Cells |
+------+------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
|1     |top                                                                                       |                                                           | 28994|
|2     |  inst                                                                                    |ddr4_0_ddr4                                                | 28994|
|3     |    u_ddr4_infrastructure                                                                 |ddr4_v2_2_3_infrastructure                                 |   126|
|4     |    u_ddr4_mem_intfc                                                                      |ddr4_0_ddr4_mem_intfc                                      | 23557|
|5     |      u_mig_ddr4_phy                                                                      |ddr4_0_phy                                                 |   649|
|6     |        inst                                                                              |ddr4_0_phy_ddr4                                            |   644|
|7     |          \generate_block1.u_ddr_xiphy                                                    |ddr4_phy_v2_2_0_xiphy                                      |   101|
|8     |            \byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper                         |    17|
|9     |              \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_753                 |     1|
|10    |              \I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_754 |     1|
|11    |              \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_755                 |     1|
|12    |              \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_756                 |     1|
|13    |              \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_757                 |     1|
|14    |              \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_758                 |     1|
|15    |              \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_759 |     1|
|16    |              \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_760                 |     1|
|17    |              \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_761                 |     1|
|18    |              \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_762                 |     1|
|19    |              \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_763                 |     1|
|20    |              \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper_764                  |     1|
|21    |              \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_765  |     1|
|22    |              \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_766                 |     1|
|23    |              \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_767                 |     1|
|24    |              u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_768                    |     1|
|25    |            \byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper_680                     |    17|
|26    |              \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_737                 |     1|
|27    |              \I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_738 |     1|
|28    |              \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_739                 |     1|
|29    |              \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_740                 |     1|
|30    |              \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_741                 |     1|
|31    |              \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_742                 |     1|
|32    |              \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_743 |     1|
|33    |              \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_744                 |     1|
|34    |              \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_745                 |     1|
|35    |              \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_746                 |     1|
|36    |              \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_747                 |     1|
|37    |              \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper_748                  |     1|
|38    |              \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_749  |     1|
|39    |              \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_750                 |     1|
|40    |              \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_751                 |     1|
|41    |              u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_752                    |     1|
|42    |            \byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0         |    16|
|43    |              \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_722 |     1|
|44    |              \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_723 |     1|
|45    |              \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_724 |     1|
|46    |              \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_725 |     1|
|47    |              \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_726 |     1|
|48    |              \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_727 |     1|
|49    |              \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_728 |     1|
|50    |              \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_729 |     1|
|51    |              \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_730 |     1|
|52    |              \I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_731 |     1|
|53    |              \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_732  |     1|
|54    |              \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_733  |     1|
|55    |              \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_734                 |     1|
|56    |              \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_735                 |     1|
|57    |              u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_736                    |     1|
|58    |            \byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1         |    19|
|59    |              \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_706 |     1|
|60    |              \I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0     |     1|
|61    |              \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_707 |     1|
|62    |              \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_708 |     1|
|63    |              \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_709 |     1|
|64    |              \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_710 |     1|
|65    |              \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_711 |     1|
|66    |              \I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_712 |     1|
|67    |              \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_713 |     1|
|68    |              \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_714 |     1|
|69    |              \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_715 |     1|
|70    |              \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_716 |     1|
|71    |              \I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_717 |     1|
|72    |              \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1      |     1|
|73    |              \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_718  |     1|
|74    |              \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_719                 |     1|
|75    |              \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_720                 |     1|
|76    |              u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_721                    |     1|
|77    |            \byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2         |    16|
|78    |              \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_691                 |     1|
|79    |              \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_692                 |     1|
|80    |              \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_693                 |     1|
|81    |              \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_694                 |     1|
|82    |              \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_695                 |     1|
|83    |              \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_696 |     1|
|84    |              \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_697                 |     1|
|85    |              \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_698                 |     1|
|86    |              \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_699                 |     1|
|87    |              \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_700                 |     1|
|88    |              \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper_701                  |     1|
|89    |              \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_702  |     1|
|90    |              \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_703                 |     1|
|91    |              \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_704                 |     1|
|92    |              u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper_705                    |     1|
|93    |            \byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper                          |ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_681     |    16|
|94    |              \I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper                     |     1|
|95    |              \I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_682                 |     1|
|96    |              \I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_683                 |     1|
|97    |              \I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_684                 |     1|
|98    |              \I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_685                 |     1|
|99    |              \I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1     |     1|
|100   |              \I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_686                 |     1|
|101   |              \I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_687                 |     1|
|102   |              \I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_688                 |     1|
|103   |              \I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper            |ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_689                 |     1|
|104   |              \I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper                      |     1|
|105   |              \I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                 |ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0      |     1|
|106   |              \I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper                     |     1|
|107   |              \I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                |ddr4_phy_v2_2_0_xiphy_tristate_wrapper_690                 |     1|
|108   |              u_xiphy_riuor                                                               |ddr4_phy_v2_2_0_xiphy_riuor_wrapper                        |     1|
|109   |          u_ddr4_phy_pll                                                                  |ddr4_phy_v2_2_0_pll                                        |     7|
|110   |          u_ddr_iob                                                                       |ddr4_phy_v2_2_0_iob                                        |    69|
|111   |            \genByte[0].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte                                   |    12|
|112   |            \genByte[1].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte_678                               |    12|
|113   |            \genByte[2].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized0                   |    10|
|114   |            \genByte[3].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized1                   |    13|
|115   |            \genByte[4].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2                   |    11|
|116   |            \genByte[5].u_ddr_iob_byte                                                    |ddr4_phy_v2_2_0_iob_byte__parameterized2_679               |    11|
|117   |      u_ddr_cal_riu                                                                       |ddr4_0_ddr4_cal_riu                                        |  3737|
|118   |        mcs0                                                                              |ddr4_0_microblaze_mcs                                      |  3552|
|119   |          inst                                                                            |bd_9054                                                    |  3552|
|120   |            dlmb                                                                          |bd_9054_dlmb_0                                             |    37|
|121   |              U0                                                                          |lmb_v10                                                    |    37|
|122   |            dlmb_cntlr                                                                    |bd_9054_dlmb_cntlr_0                                       |     8|
|123   |              U0                                                                          |lmb_bram_if_cntlr                                          |     8|
|124   |                lmb_mux_I                                                                 |lmb_mux                                                    |     1|
|125   |                  \one_lmb.pselect_mask_lmb                                               |lmb_bram_if_cntlr_v4_0_14_pselect_mask                     |     1|
|126   |            ilmb                                                                          |bd_9054_ilmb_0                                             |    37|
|127   |              U0                                                                          |lmb_v10__parameterized1                                    |    37|
|128   |            ilmb_cntlr                                                                    |bd_9054_ilmb_cntlr_0                                       |     8|
|129   |              U0                                                                          |lmb_bram_if_cntlr__parameterized1                          |     8|
|130   |            iomodule_0                                                                    |bd_9054_iomodule_0_0                                       |   160|
|131   |              U0                                                                          |iomodule                                                   |   160|
|132   |            lmb_bram_I                                                                    |bd_9054_lmb_bram_I_0                                       |    38|
|133   |              U0                                                                          |blk_mem_gen_v8_4_1                                         |    38|
|134   |                inst_blk_mem_gen                                                          |blk_mem_gen_v8_4_1_synth                                   |    38|
|135   |                  \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                  |blk_mem_gen_top                                            |    38|
|136   |                    \valid.cstr                                                           |blk_mem_gen_generic_cstr                                   |    38|
|137   |                      \ramloop[0].ram.r                                                   |blk_mem_gen_prim_width                                     |     1|
|138   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper                                   |     1|
|139   |                      \ramloop[10].ram.r                                                  |blk_mem_gen_prim_width__parameterized9                     |     1|
|140   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized9                   |     1|
|141   |                      \ramloop[11].ram.r                                                  |blk_mem_gen_prim_width__parameterized10                    |     1|
|142   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized10                  |     1|
|143   |                      \ramloop[12].ram.r                                                  |blk_mem_gen_prim_width__parameterized11                    |     1|
|144   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized11                  |     1|
|145   |                      \ramloop[13].ram.r                                                  |blk_mem_gen_prim_width__parameterized12                    |     1|
|146   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized12                  |     1|
|147   |                      \ramloop[14].ram.r                                                  |blk_mem_gen_prim_width__parameterized13                    |     1|
|148   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized13                  |     1|
|149   |                      \ramloop[15].ram.r                                                  |blk_mem_gen_prim_width__parameterized14                    |    21|
|150   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized14                  |     5|
|151   |                      \ramloop[1].ram.r                                                   |blk_mem_gen_prim_width__parameterized0                     |     1|
|152   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized0                   |     1|
|153   |                      \ramloop[2].ram.r                                                   |blk_mem_gen_prim_width__parameterized1                     |     3|
|154   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized1                   |     1|
|155   |                      \ramloop[3].ram.r                                                   |blk_mem_gen_prim_width__parameterized2                     |     1|
|156   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized2                   |     1|
|157   |                      \ramloop[4].ram.r                                                   |blk_mem_gen_prim_width__parameterized3                     |     1|
|158   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized3                   |     1|
|159   |                      \ramloop[5].ram.r                                                   |blk_mem_gen_prim_width__parameterized4                     |     1|
|160   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized4                   |     1|
|161   |                      \ramloop[6].ram.r                                                   |blk_mem_gen_prim_width__parameterized5                     |     1|
|162   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized5                   |     1|
|163   |                      \ramloop[7].ram.r                                                   |blk_mem_gen_prim_width__parameterized6                     |     1|
|164   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized6                   |     1|
|165   |                      \ramloop[8].ram.r                                                   |blk_mem_gen_prim_width__parameterized7                     |     1|
|166   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized7                   |     1|
|167   |                      \ramloop[9].ram.r                                                   |blk_mem_gen_prim_width__parameterized8                     |     1|
|168   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized8                   |     1|
|169   |            microblaze_I                                                                  |bd_9054_microblaze_I_0                                     |  3152|
|170   |              U0                                                                          |MicroBlaze                                                 |  3152|
|171   |                MicroBlaze_Core_I                                                         |MicroBlaze_Core                                            |  2864|
|172   |                  \Performance.Core                                                       |MicroBlaze_GTi                                             |  2852|
|173   |                    Data_Flow_I                                                           |Data_Flow_gti                                              |  1386|
|174   |                      ALU_I                                                               |ALU                                                        |   147|
|175   |                        \Use_Carry_Decoding.CarryIn_MUXCY                                 |microblaze_v10_0_5_MB_MUXCY_584                            |     1|
|176   |                        \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                |ALU_Bit__parameterized2                                    |     6|
|177   |                          \Last_Bit.I_ALU_LUT_2                                           |MB_LUT4                                                    |     1|
|178   |                          \Last_Bit.I_ALU_LUT_V5                                          |microblaze_v10_0_5_MB_LUT6__parameterized5                 |     1|
|179   |                          \Last_Bit.MULT_AND_I                                            |microblaze_v10_0_5_MB_MULT_AND                             |     1|
|180   |                          \Last_Bit.MUXCY_XOR_I                                           |microblaze_v10_0_5_MB_MUXCY_XORCY_676                      |     2|
|181   |                          \Last_Bit.Pre_MUXCY_I                                           |microblaze_v10_0_5_MB_MUXCY_677                            |     1|
|182   |                        \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                               |ALU_Bit                                                    |     5|
|183   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_674                                              |     1|
|184   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_675                      |     4|
|185   |                        \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                               |ALU_Bit_585                                                |     5|
|186   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_672                                              |     1|
|187   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_673                      |     4|
|188   |                        \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                               |ALU_Bit_586                                                |     5|
|189   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_670                                              |     1|
|190   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_671                      |     4|
|191   |                        \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                               |ALU_Bit_587                                                |     5|
|192   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_668                                              |     1|
|193   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_669                      |     4|
|194   |                        \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                               |ALU_Bit_588                                                |     5|
|195   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_666                                              |     1|
|196   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_667                      |     4|
|197   |                        \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                               |ALU_Bit_589                                                |     5|
|198   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_664                                              |     1|
|199   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_665                      |     4|
|200   |                        \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                               |ALU_Bit_590                                                |     5|
|201   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_662                                              |     1|
|202   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_663                      |     4|
|203   |                        \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                               |ALU_Bit_591                                                |     5|
|204   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_660                                              |     1|
|205   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_661                      |     4|
|206   |                        \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                               |ALU_Bit_592                                                |     5|
|207   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_658                                              |     1|
|208   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_659                      |     4|
|209   |                        \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                               |ALU_Bit_593                                                |     5|
|210   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_656                                              |     1|
|211   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_657                      |     4|
|212   |                        \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                |ALU_Bit_594                                                |     5|
|213   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_654                                              |     1|
|214   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_655                      |     4|
|215   |                        \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                               |ALU_Bit_595                                                |     5|
|216   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_652                                              |     1|
|217   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_653                      |     4|
|218   |                        \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                               |ALU_Bit_596                                                |     5|
|219   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_650                                              |     1|
|220   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_651                      |     4|
|221   |                        \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                               |ALU_Bit_597                                                |     5|
|222   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_648                                              |     1|
|223   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_649                      |     4|
|224   |                        \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                               |ALU_Bit_598                                                |     5|
|225   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_646                                              |     1|
|226   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_647                      |     4|
|227   |                        \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                               |ALU_Bit_599                                                |     3|
|228   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_644                                              |     1|
|229   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_645                      |     2|
|230   |                        \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                               |ALU_Bit_600                                                |     3|
|231   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_642                                              |     1|
|232   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_643                      |     2|
|233   |                        \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                               |ALU_Bit_601                                                |     3|
|234   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_640                                              |     1|
|235   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_641                      |     2|
|236   |                        \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                               |ALU_Bit_602                                                |     3|
|237   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_638                                              |     1|
|238   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_639                      |     2|
|239   |                        \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                               |ALU_Bit_603                                                |     3|
|240   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_636                                              |     1|
|241   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_637                      |     2|
|242   |                        \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                               |ALU_Bit_604                                                |     3|
|243   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_634                                              |     1|
|244   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_635                      |     2|
|245   |                        \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                |ALU_Bit_605                                                |     5|
|246   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_632                                              |     1|
|247   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_633                      |     4|
|248   |                        \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                               |ALU_Bit_606                                                |     3|
|249   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_630                                              |     1|
|250   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_631                      |     2|
|251   |                        \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                               |ALU_Bit_607                                                |     3|
|252   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_628                                              |     1|
|253   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_629                      |     2|
|254   |                        \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                |ALU_Bit_608                                                |     5|
|255   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_626                                              |     1|
|256   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_627                      |     4|
|257   |                        \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                |ALU_Bit_609                                                |     5|
|258   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_624                                              |     1|
|259   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_625                      |     4|
|260   |                        \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                |ALU_Bit_610                                                |     5|
|261   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_622                                              |     1|
|262   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_623                      |     4|
|263   |                        \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                |ALU_Bit_611                                                |     5|
|264   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_620                                              |     1|
|265   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_621                      |     4|
|266   |                        \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                |ALU_Bit_612                                                |     5|
|267   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_618                                              |     1|
|268   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_619                      |     4|
|269   |                        \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                |ALU_Bit_613                                                |     5|
|270   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_616                                              |     1|
|271   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_617                      |     4|
|272   |                        \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                |ALU_Bit_614                                                |     5|
|273   |                          \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2                                                  |     1|
|274   |                          \Not_Last_Bit.MUXCY_XOR_I                                       |microblaze_v10_0_5_MB_MUXCY_XORCY_615                      |     4|
|275   |                      Barrel_Shifter_I                                                    |Barrel_Shifter_gti                                         |   195|
|276   |                        \Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                |microblaze_v10_0_5_MB_LUT6__parameterized12                |     1|
|277   |                        \Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_553            |     1|
|278   |                        \Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_554            |     1|
|279   |                        \Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_555            |     1|
|280   |                        \Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_556            |     1|
|281   |                        \Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_557            |     1|
|282   |                        \Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_558            |     1|
|283   |                        \Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_559            |     3|
|284   |                        \Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_560            |     3|
|285   |                        \Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_561            |     3|
|286   |                        \Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_562            |     3|
|287   |                        \Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                |microblaze_v10_0_5_MB_LUT6__parameterized12_563            |     1|
|288   |                        \Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_564            |     3|
|289   |                        \Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_565            |     3|
|290   |                        \Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_566            |     3|
|291   |                        \Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_567            |     3|
|292   |                        \Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_568            |     3|
|293   |                        \Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_569            |     3|
|294   |                        \Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_570            |     3|
|295   |                        \Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_571            |     3|
|296   |                        \Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_572            |     3|
|297   |                        \Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_573            |     3|
|298   |                        \Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                |microblaze_v10_0_5_MB_LUT6__parameterized12_574            |     1|
|299   |                        \Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_575            |     3|
|300   |                        \Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6               |microblaze_v10_0_5_MB_LUT6__parameterized12_576            |     3|
|301   |                        \Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                |microblaze_v10_0_5_MB_LUT6__parameterized12_577            |     1|
|302   |                        \Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                |microblaze_v10_0_5_MB_LUT6__parameterized12_578            |     1|
|303   |                        \Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                |microblaze_v10_0_5_MB_LUT6__parameterized12_579            |     1|
|304   |                        \Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                |microblaze_v10_0_5_MB_LUT6__parameterized12_580            |     1|
|305   |                        \Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                |microblaze_v10_0_5_MB_LUT6__parameterized12_581            |     1|
|306   |                        \Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                |microblaze_v10_0_5_MB_LUT6__parameterized12_582            |     1|
|307   |                        \Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                |microblaze_v10_0_5_MB_LUT6__parameterized12_583            |     1|
|308   |                      Byte_Doublet_Handle_gti_I                                           |Byte_Doublet_Handle_gti                                    |    64|
|309   |                      Data_Flow_Logic_I                                                   |Data_Flow_Logic                                            |    92|
|310   |                        \Gen_Bits[0].MEM_EX_Result_Inst                                   |microblaze_v10_0_5_MB_FDRE_521                             |     1|
|311   |                        \Gen_Bits[10].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_522                             |     2|
|312   |                        \Gen_Bits[11].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_523                             |     2|
|313   |                        \Gen_Bits[12].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_524                             |     2|
|314   |                        \Gen_Bits[13].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_525                             |     2|
|315   |                        \Gen_Bits[14].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_526                             |     2|
|316   |                        \Gen_Bits[15].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_527                             |     2|
|317   |                        \Gen_Bits[16].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_528                             |     2|
|318   |                        \Gen_Bits[17].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_529                             |     2|
|319   |                        \Gen_Bits[18].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_530                             |     2|
|320   |                        \Gen_Bits[19].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_531                             |     2|
|321   |                        \Gen_Bits[1].MEM_EX_Result_Inst                                   |microblaze_v10_0_5_MB_FDRE_532                             |     2|
|322   |                        \Gen_Bits[20].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_533                             |     2|
|323   |                        \Gen_Bits[21].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_534                             |     2|
|324   |                        \Gen_Bits[22].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_535                             |     2|
|325   |                        \Gen_Bits[23].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_536                             |     2|
|326   |                        \Gen_Bits[24].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_537                             |     2|
|327   |                        \Gen_Bits[25].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_538                             |     1|
|328   |                        \Gen_Bits[26].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_539                             |     2|
|329   |                        \Gen_Bits[27].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_540                             |     2|
|330   |                        \Gen_Bits[28].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_541                             |     1|
|331   |                        \Gen_Bits[29].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_542                             |     1|
|332   |                        \Gen_Bits[2].MEM_EX_Result_Inst                                   |microblaze_v10_0_5_MB_FDRE_543                             |     2|
|333   |                        \Gen_Bits[30].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_544                             |     1|
|334   |                        \Gen_Bits[31].MEM_EX_Result_Inst                                  |microblaze_v10_0_5_MB_FDRE_545                             |     2|
|335   |                        \Gen_Bits[3].MEM_EX_Result_Inst                                   |microblaze_v10_0_5_MB_FDRE_546                             |     2|
|336   |                        \Gen_Bits[4].MEM_EX_Result_Inst                                   |microblaze_v10_0_5_MB_FDRE_547                             |     2|
|337   |                        \Gen_Bits[5].MEM_EX_Result_Inst                                   |microblaze_v10_0_5_MB_FDRE_548                             |     2|
|338   |                        \Gen_Bits[6].MEM_EX_Result_Inst                                   |microblaze_v10_0_5_MB_FDRE_549                             |     2|
|339   |                        \Gen_Bits[7].MEM_EX_Result_Inst                                   |microblaze_v10_0_5_MB_FDRE_550                             |     2|
|340   |                        \Gen_Bits[8].MEM_EX_Result_Inst                                   |microblaze_v10_0_5_MB_FDRE_551                             |     2|
|341   |                        \Gen_Bits[9].MEM_EX_Result_Inst                                   |microblaze_v10_0_5_MB_FDRE_552                             |     2|
|342   |                      MUL_Unit_I                                                          |mul_unit                                                   |    20|
|343   |                        \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2      |dsp_module__parameterized1                                 |     1|
|344   |                          \Using_DSP48E1.DSP48E1_I1                                       |MB_DSP48E1__parameterized1                                 |     1|
|345   |                        \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3      |dsp_module__parameterized3                                 |     1|
|346   |                          \Using_DSP48E1.DSP48E1_I1                                       |MB_DSP48E1__parameterized3                                 |     1|
|347   |                        \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1               |dsp_module                                                 |     1|
|348   |                          \Using_DSP48E1.DSP48E1_I1                                       |MB_DSP48E1                                                 |     1|
|349   |                      Operand_Select_I                                                    |Operand_Select_gti                                         |   410|
|350   |                        \Gen_Bit[0].MUXF7_I1                                              |microblaze_v10_0_5_MB_MUXF7_489                            |     1|
|351   |                        \Gen_Bit[10].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_490                            |     2|
|352   |                        \Gen_Bit[11].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_491                            |     2|
|353   |                        \Gen_Bit[12].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_492                            |     2|
|354   |                        \Gen_Bit[13].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_493                            |     2|
|355   |                        \Gen_Bit[14].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_494                            |     2|
|356   |                        \Gen_Bit[15].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_495                            |     2|
|357   |                        \Gen_Bit[16].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_496                            |     2|
|358   |                        \Gen_Bit[17].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_497                            |     2|
|359   |                        \Gen_Bit[18].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_498                            |     2|
|360   |                        \Gen_Bit[19].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_499                            |     2|
|361   |                        \Gen_Bit[1].MUXF7_I1                                              |microblaze_v10_0_5_MB_MUXF7_500                            |     2|
|362   |                        \Gen_Bit[20].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_501                            |     2|
|363   |                        \Gen_Bit[21].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_502                            |     2|
|364   |                        \Gen_Bit[22].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_503                            |     2|
|365   |                        \Gen_Bit[23].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_504                            |     2|
|366   |                        \Gen_Bit[24].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_505                            |     2|
|367   |                        \Gen_Bit[25].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_506                            |     2|
|368   |                        \Gen_Bit[26].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_507                            |     7|
|369   |                        \Gen_Bit[27].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_508                            |     3|
|370   |                        \Gen_Bit[28].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_509                            |     2|
|371   |                        \Gen_Bit[29].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_510                            |    14|
|372   |                        \Gen_Bit[2].MUXF7_I1                                              |microblaze_v10_0_5_MB_MUXF7_511                            |     2|
|373   |                        \Gen_Bit[30].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_512                            |    19|
|374   |                        \Gen_Bit[31].MUXF7_I1                                             |microblaze_v10_0_5_MB_MUXF7_513                            |    13|
|375   |                        \Gen_Bit[3].MUXF7_I1                                              |microblaze_v10_0_5_MB_MUXF7_514                            |     2|
|376   |                        \Gen_Bit[4].MUXF7_I1                                              |microblaze_v10_0_5_MB_MUXF7_515                            |     2|
|377   |                        \Gen_Bit[5].MUXF7_I1                                              |microblaze_v10_0_5_MB_MUXF7_516                            |     2|
|378   |                        \Gen_Bit[6].MUXF7_I1                                              |microblaze_v10_0_5_MB_MUXF7_517                            |     2|
|379   |                        \Gen_Bit[7].MUXF7_I1                                              |microblaze_v10_0_5_MB_MUXF7_518                            |     2|
|380   |                        \Gen_Bit[8].MUXF7_I1                                              |microblaze_v10_0_5_MB_MUXF7_519                            |     2|
|381   |                        \Gen_Bit[9].MUXF7_I1                                              |microblaze_v10_0_5_MB_MUXF7_520                            |     2|
|382   |                      Register_File_I                                                     |Register_File_gti                                          |    42|
|383   |                        \Using_LUT6.All_RAM32M[0].ram32m_i                                |MB_RAM32M                                                  |     2|
|384   |                        \Using_LUT6.All_RAM32M[10].ram32m_i                               |MB_RAM32M_474                                              |     3|
|385   |                        \Using_LUT6.All_RAM32M[11].ram32m_i                               |MB_RAM32M_475                                              |     3|
|386   |                        \Using_LUT6.All_RAM32M[12].ram32m_i                               |MB_RAM32M_476                                              |     2|
|387   |                        \Using_LUT6.All_RAM32M[13].ram32m_i                               |MB_RAM32M_477                                              |     3|
|388   |                        \Using_LUT6.All_RAM32M[14].ram32m_i                               |MB_RAM32M_478                                              |     1|
|389   |                        \Using_LUT6.All_RAM32M[15].ram32m_i                               |MB_RAM32M_479                                              |     1|
|390   |                        \Using_LUT6.All_RAM32M[1].ram32m_i                                |MB_RAM32M_480                                              |     3|
|391   |                        \Using_LUT6.All_RAM32M[2].ram32m_i                                |MB_RAM32M_481                                              |     3|
|392   |                        \Using_LUT6.All_RAM32M[3].ram32m_i                                |MB_RAM32M_482                                              |     3|
|393   |                        \Using_LUT6.All_RAM32M[4].ram32m_i                                |MB_RAM32M_483                                              |     3|
|394   |                        \Using_LUT6.All_RAM32M[5].ram32m_i                                |MB_RAM32M_484                                              |     3|
|395   |                        \Using_LUT6.All_RAM32M[6].ram32m_i                                |MB_RAM32M_485                                              |     3|
|396   |                        \Using_LUT6.All_RAM32M[7].ram32m_i                                |MB_RAM32M_486                                              |     3|
|397   |                        \Using_LUT6.All_RAM32M[8].ram32m_i                                |MB_RAM32M_487                                              |     3|
|398   |                        \Using_LUT6.All_RAM32M[9].ram32m_i                                |MB_RAM32M_488                                              |     3|
|399   |                      Shift_Logic_Module_I                                                |Shift_Logic_Module_gti                                     |     0|
|400   |                      \Using_Div_Unit.Div_unit_I1                                         |Div_unit_gti                                               |   316|
|401   |                        \FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_379                      |     1|
|402   |                        \FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_380                      |     2|
|403   |                        \FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_381                      |     2|
|404   |                        \FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_382                      |     2|
|405   |                        \FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_383                      |     2|
|406   |                        \FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_384                      |     2|
|407   |                        \FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_385                      |     2|
|408   |                        \FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_386                      |     2|
|409   |                        \FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_387                      |     2|
|410   |                        \FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_388                      |     2|
|411   |                        \FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_389                      |     2|
|412   |                        \FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_390                      |     2|
|413   |                        \FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_391                      |     2|
|414   |                        \FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_392                      |     2|
|415   |                        \FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_393                      |     2|
|416   |                        \FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_394                      |     2|
|417   |                        \FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_395                      |     2|
|418   |                        \FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_396                      |     2|
|419   |                        \FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_397                      |     2|
|420   |                        \FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_398                      |     2|
|421   |                        \FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_399                      |     2|
|422   |                        \FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_400                      |     2|
|423   |                        \FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_401                      |     2|
|424   |                        \FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_402                      |     2|
|425   |                        \FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                              |microblaze_v10_0_5_MB_MUXCY_XORCY_403                      |     2|
|426   |                        \FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_404                      |     2|
|427   |                        \FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_405                      |     2|
|428   |                        \FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_406                      |     2|
|429   |                        \FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_407                      |     2|
|430   |                        \FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_408                      |     2|
|431   |                        \FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_409                      |     2|
|432   |                        \FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_410                      |     2|
|433   |                        \FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                           |microblaze_v10_0_5_MB_MUXCY_XORCY_411                      |     2|
|434   |                        \FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                            |MB_LUT4__parameterized1                                    |     1|
|435   |                        \FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_412                      |     2|
|436   |                        \FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                           |MB_LUT4__parameterized1_413                                |     1|
|437   |                        \FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_414                      |     2|
|438   |                        \FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                           |MB_LUT4__parameterized1_415                                |     1|
|439   |                        \FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_416                      |     2|
|440   |                        \FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                           |MB_LUT4__parameterized1_417                                |     1|
|441   |                        \FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_418                      |     2|
|442   |                        \FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                           |MB_LUT4__parameterized1_419                                |     1|
|443   |                        \FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_420                      |     2|
|444   |                        \FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                           |MB_LUT4__parameterized1_421                                |     1|
|445   |                        \FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_422                      |     2|
|446   |                        \FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                           |MB_LUT4__parameterized1_423                                |     1|
|447   |                        \FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_424                      |     2|
|448   |                        \FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                           |MB_LUT4__parameterized1_425                                |     1|
|449   |                        \FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_426                      |     2|
|450   |                        \FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                           |MB_LUT4__parameterized1_427                                |     1|
|451   |                        \FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_428                      |     2|
|452   |                        \FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                           |MB_LUT4__parameterized1_429                                |     1|
|453   |                        \FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_430                      |     2|
|454   |                        \FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                           |MB_LUT4__parameterized1_431                                |     1|
|455   |                        \FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                           |microblaze_v10_0_5_MB_MUXCY_XORCY_432                      |     2|
|456   |                        \FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                            |MB_LUT4__parameterized1_433                                |     1|
|457   |                        \FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_434                      |     2|
|458   |                        \FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                           |MB_LUT4__parameterized1_435                                |     1|
|459   |                        \FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_436                      |     2|
|460   |                        \FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                           |MB_LUT4__parameterized1_437                                |     1|
|461   |                        \FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_438                      |     2|
|462   |                        \FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                           |MB_LUT4__parameterized1_439                                |     1|
|463   |                        \FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_440                      |     2|
|464   |                        \FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                           |MB_LUT4__parameterized1_441                                |     1|
|465   |                        \FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_442                      |     2|
|466   |                        \FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                           |MB_LUT4__parameterized1_443                                |     1|
|467   |                        \FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_444                      |     2|
|468   |                        \FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                           |MB_LUT4__parameterized1_445                                |     1|
|469   |                        \FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_446                      |     2|
|470   |                        \FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                           |MB_LUT4__parameterized1_447                                |     1|
|471   |                        \FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_448                      |     2|
|472   |                        \FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                           |MB_LUT4__parameterized1_449                                |     1|
|473   |                        \FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_450                      |     2|
|474   |                        \FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                           |MB_LUT4__parameterized1_451                                |     1|
|475   |                        \FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_452                      |     2|
|476   |                        \FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                           |MB_LUT4__parameterized1_453                                |     1|
|477   |                        \FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                           |microblaze_v10_0_5_MB_MUXCY_XORCY_454                      |     2|
|478   |                        \FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                            |MB_LUT4__parameterized1_455                                |     1|
|479   |                        \FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_456                      |     2|
|480   |                        \FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                           |MB_LUT4__parameterized1_457                                |     1|
|481   |                        \FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                          |microblaze_v10_0_5_MB_MUXCY_XORCY_458                      |     3|
|482   |                        \FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                           |MB_LUT4__parameterized1_459                                |     1|
|483   |                        \FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                           |microblaze_v10_0_5_MB_MUXCY_XORCY_460                      |     2|
|484   |                        \FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                            |MB_LUT4__parameterized1_461                                |     1|
|485   |                        \FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                           |microblaze_v10_0_5_MB_MUXCY_XORCY_462                      |     2|
|486   |                        \FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                            |MB_LUT4__parameterized1_463                                |     1|
|487   |                        \FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                           |microblaze_v10_0_5_MB_MUXCY_XORCY_464                      |     2|
|488   |                        \FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                            |MB_LUT4__parameterized1_465                                |     1|
|489   |                        \FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                           |microblaze_v10_0_5_MB_MUXCY_XORCY_466                      |     2|
|490   |                        \FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                            |MB_LUT4__parameterized1_467                                |     1|
|491   |                        \FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                           |microblaze_v10_0_5_MB_MUXCY_XORCY_468                      |     2|
|492   |                        \FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                            |MB_LUT4__parameterized1_469                                |     1|
|493   |                        \FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                           |microblaze_v10_0_5_MB_MUXCY_XORCY_470                      |     2|
|494   |                        \FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                            |MB_LUT4__parameterized1_471                                |     1|
|495   |                        \FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                           |microblaze_v10_0_5_MB_MUXCY_XORCY_472                      |     2|
|496   |                        \FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                            |MB_LUT4__parameterized1_473                                |     1|
|497   |                      Zero_Detect_I                                                       |Zero_Detect_gti                                            |    15|
|498   |                        Part_Of_Zero_Carry_Start                                          |microblaze_v10_0_5_MB_MUXCY_372                            |     1|
|499   |                        \Zero_Detecting[0].I_Part_Of_Zero_Detect                          |microblaze_v10_0_5_MB_MUXCY_373                            |     1|
|500   |                        \Zero_Detecting[1].I_Part_Of_Zero_Detect                          |microblaze_v10_0_5_MB_MUXCY_374                            |     1|
|501   |                        \Zero_Detecting[2].I_Part_Of_Zero_Detect                          |microblaze_v10_0_5_MB_MUXCY_375                            |     1|
|502   |                        \Zero_Detecting[3].I_Part_Of_Zero_Detect                          |microblaze_v10_0_5_MB_MUXCY_376                            |     1|
|503   |                        \Zero_Detecting[4].I_Part_Of_Zero_Detect                          |microblaze_v10_0_5_MB_MUXCY_377                            |     1|
|504   |                        \Zero_Detecting[5].I_Part_Of_Zero_Detect                          |microblaze_v10_0_5_MB_MUXCY_378                            |     4|
|505   |                      exception_registers_I1                                              |exception_registers_gti                                    |    64|
|506   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3                                  |     1|
|507   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                        |MB_FDE                                                     |     1|
|508   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_310                              |     1|
|509   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                       |MB_FDE_311                                                 |     1|
|510   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_312                              |     1|
|511   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                       |MB_FDE_313                                                 |     1|
|512   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_314                              |     1|
|513   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                       |MB_FDE_315                                                 |     1|
|514   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_316                              |     1|
|515   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                       |MB_FDE_317                                                 |     1|
|516   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_318                              |     1|
|517   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                       |MB_FDE_319                                                 |     1|
|518   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_320                              |     1|
|519   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                       |MB_FDE_321                                                 |     1|
|520   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_322                              |     1|
|521   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                       |MB_FDE_323                                                 |     1|
|522   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_324                              |     1|
|523   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                       |MB_FDE_325                                                 |     1|
|524   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_326                              |     1|
|525   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                       |MB_FDE_327                                                 |     1|
|526   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_328                              |     1|
|527   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                       |MB_FDE_329                                                 |     1|
|528   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_330                              |     1|
|529   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                        |MB_FDE_331                                                 |     1|
|530   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_332                              |     1|
|531   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                       |MB_FDE_333                                                 |     1|
|532   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_334                              |     1|
|533   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                       |MB_FDE_335                                                 |     1|
|534   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_336                              |     1|
|535   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                       |MB_FDE_337                                                 |     1|
|536   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_338                              |     1|
|537   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                       |MB_FDE_339                                                 |     1|
|538   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_340                              |     1|
|539   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                       |MB_FDE_341                                                 |     1|
|540   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_342                              |     1|
|541   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                       |MB_FDE_343                                                 |     1|
|542   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_344                              |     1|
|543   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                       |MB_FDE_345                                                 |     1|
|544   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_346                              |     1|
|545   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                       |MB_FDE_347                                                 |     1|
|546   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_348                              |     1|
|547   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                       |MB_FDE_349                                                 |     1|
|548   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_350                              |     1|
|549   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                       |MB_FDE_351                                                 |     1|
|550   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_352                              |     1|
|551   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                        |MB_FDE_353                                                 |     1|
|552   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_354                              |     1|
|553   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                       |MB_FDE_355                                                 |     1|
|554   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized3_356                              |     1|
|555   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                       |MB_FDE_357                                                 |     1|
|556   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_358                              |     1|
|557   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                        |MB_FDE_359                                                 |     1|
|558   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_360                              |     1|
|559   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                        |MB_FDE_361                                                 |     1|
|560   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_362                              |     1|
|561   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                        |MB_FDE_363                                                 |     1|
|562   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_364                              |     1|
|563   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                        |MB_FDE_365                                                 |     1|
|564   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_366                              |     1|
|565   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                        |MB_FDE_367                                                 |     1|
|566   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_368                              |     1|
|567   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                        |MB_FDE_369                                                 |     1|
|568   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized3_370                              |     1|
|569   |                        \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                        |MB_FDE_371                                                 |     1|
|570   |                      msr_reg_i                                                           |msr_reg_gti                                                |    21|
|571   |                        \MEM_MSR_Bits[25].Using_FDR.MSR_I                                 |microblaze_v10_0_5_MB_FDR_302                              |     2|
|572   |                        \MEM_MSR_Bits[28].Using_FDR.MSR_I                                 |microblaze_v10_0_5_MB_FDR_303                              |     2|
|573   |                        \MEM_MSR_Bits[29].Using_FDR.MSR_I                                 |microblaze_v10_0_5_MB_FDR_304                              |     3|
|574   |                        \MEM_MSR_Bits[30].Using_FDR.MSR_I                                 |microblaze_v10_0_5_MB_FDR_305                              |     2|
|575   |                        \OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                            |microblaze_v10_0_5_MB_FDR_306                              |     2|
|576   |                        \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                            |microblaze_v10_0_5_MB_FDR_307                              |     2|
|577   |                        \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                            |microblaze_v10_0_5_MB_FDR_308                              |     2|
|578   |                        \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                            |microblaze_v10_0_5_MB_FDR_309                              |     2|
|579   |                    Decode_I                                                              |Decode_gti                                                 |  1353|
|580   |                      PC_Module_I                                                         |PC_Module_gti                                              |   320|
|581   |                        \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_209                              |     3|
|582   |                        \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                         |microblaze_v10_0_5_MB_MUXF7_210                            |     2|
|583   |                        \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_211                              |     2|
|584   |                        \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_212                            |     2|
|585   |                        \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_213                              |     2|
|586   |                        \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_214                            |     2|
|587   |                        \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_215                              |     2|
|588   |                        \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_216                            |     2|
|589   |                        \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_217                              |     2|
|590   |                        \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_218                            |     2|
|591   |                        \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_219                              |     2|
|592   |                        \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_220                            |     2|
|593   |                        \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_221                              |     2|
|594   |                        \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_222                            |     2|
|595   |                        \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_223                              |     2|
|596   |                        \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_224                            |     2|
|597   |                        \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_225                              |     2|
|598   |                        \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_226                            |     2|
|599   |                        \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_227                              |     2|
|600   |                        \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_228                            |     2|
|601   |                        \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_229                              |     2|
|602   |                        \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_230                            |     2|
|603   |                        \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_231                              |     2|
|604   |                        \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                         |microblaze_v10_0_5_MB_MUXF7_232                            |     2|
|605   |                        \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_233                              |     2|
|606   |                        \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_234                            |     2|
|607   |                        \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_235                              |     2|
|608   |                        \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_236                            |     2|
|609   |                        \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_237                              |     2|
|610   |                        \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_238                            |     2|
|611   |                        \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_239                              |     2|
|612   |                        \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_240                            |     2|
|613   |                        \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_241                              |     2|
|614   |                        \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_242                            |     2|
|615   |                        \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_243                              |     3|
|616   |                        \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_244                            |     2|
|617   |                        \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_245                              |     2|
|618   |                        \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_246                            |     2|
|619   |                        \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_247                              |     2|
|620   |                        \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_248                            |     2|
|621   |                        \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_249                              |     3|
|622   |                        \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_250                            |     2|
|623   |                        \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_251                              |     3|
|624   |                        \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_252                            |     2|
|625   |                        \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_253                              |     2|
|626   |                        \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                         |microblaze_v10_0_5_MB_MUXF7_254                            |     2|
|627   |                        \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_255                              |     3|
|628   |                        \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_256                            |     2|
|629   |                        \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_257                              |     2|
|630   |                        \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                        |microblaze_v10_0_5_MB_MUXF7_258                            |     2|
|631   |                        \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_259                              |     2|
|632   |                        \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                         |microblaze_v10_0_5_MB_MUXF7_260                            |     2|
|633   |                        \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_261                              |     2|
|634   |                        \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                         |microblaze_v10_0_5_MB_MUXF7_262                            |     2|
|635   |                        \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_263                              |     2|
|636   |                        \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                         |microblaze_v10_0_5_MB_MUXF7_264                            |     2|
|637   |                        \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_265                              |     2|
|638   |                        \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                         |microblaze_v10_0_5_MB_MUXF7_266                            |     2|
|639   |                        \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_267                              |     2|
|640   |                        \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                         |microblaze_v10_0_5_MB_MUXF7_268                            |     2|
|641   |                        \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_269                              |     2|
|642   |                        \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                         |microblaze_v10_0_5_MB_MUXF7_270                            |     2|
|643   |                        \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_271                              |     2|
|644   |                        \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                         |microblaze_v10_0_5_MB_MUXF7_272                            |     2|
|645   |                        \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                |microblaze_v10_0_5_MB_MUXCY_XORCY                          |     1|
|646   |                        \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_273                      |     2|
|647   |                        \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_274                      |     2|
|648   |                        \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_275                      |     2|
|649   |                        \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_276                      |     2|
|650   |                        \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_277                      |     2|
|651   |                        \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_278                      |     2|
|652   |                        \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_279                      |     2|
|653   |                        \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_280                      |     2|
|654   |                        \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_281                      |     2|
|655   |                        \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_282                      |     2|
|656   |                        \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                |microblaze_v10_0_5_MB_MUXCY_XORCY_283                      |     2|
|657   |                        \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_284                      |     2|
|658   |                        \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_285                      |     2|
|659   |                        \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_286                      |     2|
|660   |                        \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_287                      |     2|
|661   |                        \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_288                      |     2|
|662   |                        \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_289                      |     2|
|663   |                        \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_290                      |     2|
|664   |                        \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_291                      |     2|
|665   |                        \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_292                      |     2|
|666   |                        \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                               |microblaze_v10_0_5_MB_MUXCY_XORCY_293                      |     2|
|667   |                        \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                |microblaze_v10_0_5_MB_MUXCY_XORCY_294                      |     2|
|668   |                        \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                |microblaze_v10_0_5_MB_MUXCY_XORCY_295                      |     2|
|669   |                        \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                |microblaze_v10_0_5_MB_MUXCY_XORCY_296                      |     2|
|670   |                        \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                |microblaze_v10_0_5_MB_MUXCY_XORCY_297                      |     2|
|671   |                        \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                |microblaze_v10_0_5_MB_MUXCY_XORCY_298                      |     2|
|672   |                        \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                |microblaze_v10_0_5_MB_MUXCY_XORCY_299                      |     2|
|673   |                        \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                |microblaze_v10_0_5_MB_MUXCY_XORCY_300                      |     2|
|674   |                        \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                |microblaze_v10_0_5_MB_MUXCY_XORCY_301                      |     2|
|675   |                      PreFetch_Buffer_I1                                                  |PreFetch_Buffer_gti                                        |   491|
|676   |                        \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                               |microblaze_v10_0_5_MB_FDR_115                              |     4|
|677   |                        \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                           |microblaze_v10_0_5_MB_LUT6                                 |     1|
|678   |                        \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                               |microblaze_v10_0_5_MB_FDR_116                              |     5|
|679   |                        \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                           |microblaze_v10_0_5_MB_LUT6_117                             |     1|
|680   |                        \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                               |microblaze_v10_0_5_MB_FDR_118                              |     1|
|681   |                        \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                           |microblaze_v10_0_5_MB_LUT6_119                             |     1|
|682   |                        \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                               |microblaze_v10_0_5_MB_FDR_120                              |    44|
|683   |                        \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                           |microblaze_v10_0_5_MB_LUT6_121                             |     1|
|684   |                        \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6  |microblaze_v10_0_5_MB_LUT6__parameterized0                 |     1|
|685   |                        \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7              |microblaze_v10_0_5_MB_MUXF7                                |     1|
|686   |                        \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_122                              |     6|
|687   |                        \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                      |microblaze_v10_0_5_MB_MUXF7_123                            |     1|
|688   |                        \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_124                              |    11|
|689   |                        \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_125                            |     1|
|690   |                        \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_126                              |     1|
|691   |                        \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_127                            |     1|
|692   |                        \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_128                              |     3|
|693   |                        \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_129                            |     1|
|694   |                        \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_130                              |     1|
|695   |                        \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_131                            |     1|
|696   |                        \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_132                              |     1|
|697   |                        \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_133                            |     1|
|698   |                        \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_134                              |     1|
|699   |                        \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_135                            |     1|
|700   |                        \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_136                              |    17|
|701   |                        \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_137                            |     1|
|702   |                        \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_138                              |     7|
|703   |                        \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_139                            |     1|
|704   |                        \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_140                              |     1|
|705   |                        \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_141                            |     1|
|706   |                        \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_142                              |     1|
|707   |                        \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_143                            |     1|
|708   |                        \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_144                              |    39|
|709   |                        \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                      |microblaze_v10_0_5_MB_MUXF7_145                            |     1|
|710   |                        \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_146                              |     1|
|711   |                        \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_147                            |     1|
|712   |                        \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_148                              |     4|
|713   |                        \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_149                            |     1|
|714   |                        \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_150                              |     1|
|715   |                        \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_151                            |     1|
|716   |                        \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_152                              |     1|
|717   |                        \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_153                            |     1|
|718   |                        \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_154                              |     1|
|719   |                        \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_155                            |     1|
|720   |                        \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_156                              |     1|
|721   |                        \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_157                            |     1|
|722   |                        \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_158                              |     2|
|723   |                        \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_159                            |     1|
|724   |                        \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_160                              |     1|
|725   |                        \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_161                            |     1|
|726   |                        \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_162                              |     1|
|727   |                        \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_163                            |     1|
|728   |                        \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_164                              |     1|
|729   |                        \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_165                            |     1|
|730   |                        \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_166                              |     4|
|731   |                        \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                      |microblaze_v10_0_5_MB_MUXF7_167                            |     1|
|732   |                        \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_168                              |     2|
|733   |                        \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_169                            |     1|
|734   |                        \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_170                              |     3|
|735   |                        \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_171                            |     1|
|736   |                        \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_172                              |    36|
|737   |                        \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_173                            |     2|
|738   |                        \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_174                              |     9|
|739   |                        \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_175                            |     1|
|740   |                        \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_176                              |     2|
|741   |                        \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_177                            |     1|
|742   |                        \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_178                              |     1|
|743   |                        \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_179                            |     1|
|744   |                        \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_180                              |     1|
|745   |                        \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_181                            |     1|
|746   |                        \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_182                              |     4|
|747   |                        \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_183                            |     1|
|748   |                        \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_184                              |     7|
|749   |                        \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_185                            |     1|
|750   |                        \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_186                              |     1|
|751   |                        \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_187                            |     1|
|752   |                        \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_188                              |    10|
|753   |                        \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                      |microblaze_v10_0_5_MB_MUXF7_189                            |     1|
|754   |                        \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_190                              |     4|
|755   |                        \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_191                            |     1|
|756   |                        \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_192                              |     1|
|757   |                        \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_193                            |     1|
|758   |                        \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                       |microblaze_v10_0_5_MB_FDR_194                              |     3|
|759   |                        \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                     |microblaze_v10_0_5_MB_MUXF7_195                            |     1|
|760   |                        \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_196                              |    79|
|761   |                        \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                      |microblaze_v10_0_5_MB_MUXF7_197                            |     1|
|762   |                        \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_198                              |     8|
|763   |                        \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                      |microblaze_v10_0_5_MB_MUXF7_199                            |     1|
|764   |                        \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_200                              |     2|
|765   |                        \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                      |microblaze_v10_0_5_MB_MUXF7_201                            |     1|
|766   |                        \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_202                              |     5|
|767   |                        \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                      |microblaze_v10_0_5_MB_MUXF7_203                            |     1|
|768   |                        \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_204                              |     2|
|769   |                        \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                      |microblaze_v10_0_5_MB_MUXF7_205                            |     1|
|770   |                        \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                        |microblaze_v10_0_5_MB_FDR_206                              |     5|
|771   |                        \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                      |microblaze_v10_0_5_MB_MUXF7_207                            |     1|
|772   |                        Last_Sel_DFF                                                      |MB_FDS                                                     |    44|
|773   |                        Mux_Select_Empty_LUT6                                             |microblaze_v10_0_5_MB_LUT6__parameterized1                 |     1|
|774   |                        Mux_Select_OF_Valid_LUT6                                          |microblaze_v10_0_5_MB_LUT6__parameterized2                 |     1|
|775   |                        OF_Valid_DFF                                                      |microblaze_v10_0_5_MB_FDR_208                              |     5|
|776   |                      \Use_MuxCy[10].OF_Piperun_Stage                                     |carry_and                                                  |     1|
|777   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_114                            |     1|
|778   |                      \Use_MuxCy[11].OF_Piperun_Stage                                     |carry_and_64                                               |     5|
|779   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_113                            |     5|
|780   |                      \Use_MuxCy[1].OF_Piperun_Stage                                      |carry_and_65                                               |     1|
|781   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_112                            |     1|
|782   |                      \Use_MuxCy[2].OF_Piperun_Stage                                      |carry_and_66                                               |     2|
|783   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_111                            |     2|
|784   |                      \Use_MuxCy[3].OF_Piperun_Stage                                      |carry_and_67                                               |     3|
|785   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_110                            |     3|
|786   |                      \Use_MuxCy[4].OF_Piperun_Stage                                      |carry_and_68                                               |     1|
|787   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_109                            |     1|
|788   |                      \Use_MuxCy[5].OF_Piperun_Stage                                      |carry_and_69                                               |     1|
|789   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_108                            |     1|
|790   |                      \Use_MuxCy[6].OF_Piperun_Stage                                      |carry_and_70                                               |     1|
|791   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_107                            |     1|
|792   |                      \Use_MuxCy[7].OF_Piperun_Stage                                      |carry_and_71                                               |     1|
|793   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_106                            |     1|
|794   |                      \Use_MuxCy[8].OF_Piperun_Stage                                      |carry_and_72                                               |     1|
|795   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_105                            |     1|
|796   |                      \Use_MuxCy[9].OF_Piperun_Stage                                      |carry_and_73                                               |     1|
|797   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_104                            |     1|
|798   |                      \Using_FPGA_2.ex_byte_access_i_Inst                                 |microblaze_v10_0_5_MB_FDRE                                 |     1|
|799   |                      \Using_FPGA_2.ex_doublet_access_i_Inst                              |microblaze_v10_0_5_MB_FDRE_74                              |     1|
|800   |                      \Using_FPGA_2.ex_is_load_instr_Inst                                 |microblaze_v10_0_5_MB_FDRE_75                              |     5|
|801   |                      \Using_FPGA_2.ex_is_lwx_instr_Inst                                  |microblaze_v10_0_5_MB_FDRE_76                              |     4|
|802   |                      \Using_FPGA_2.ex_is_swx_instr_Inst                                  |microblaze_v10_0_5_MB_FDRE_77                              |     3|
|803   |                      \Using_FPGA_2.ex_load_store_instr_Inst                              |microblaze_v10_0_5_MB_FDRE_78                              |     6|
|804   |                      \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                           |microblaze_v10_0_5_MB_FDRE_79                              |     3|
|805   |                      \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                            |microblaze_v10_0_5_MB_FDR                                  |     4|
|806   |                      \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                   |microblaze_v10_0_5_MB_LUT6__parameterized3                 |     2|
|807   |                      \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                   |microblaze_v10_0_5_MB_LUT6__parameterized4                 |     1|
|808   |                      \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                   |microblaze_v10_0_5_MB_LUT6__parameterized3_80              |     1|
|809   |                      \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                   |microblaze_v10_0_5_MB_LUT6__parameterized4_81              |     1|
|810   |                      \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                   |microblaze_v10_0_5_MB_LUT6__parameterized3_82              |     1|
|811   |                      \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                   |microblaze_v10_0_5_MB_LUT6__parameterized4_83              |     1|
|812   |                      \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                  |microblaze_v10_0_5_MB_LUT6__parameterized3_84              |     2|
|813   |                      \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                  |microblaze_v10_0_5_MB_LUT6__parameterized4_85              |     1|
|814   |                      \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                  |microblaze_v10_0_5_MB_LUT6__parameterized3_86              |     1|
|815   |                      \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                  |microblaze_v10_0_5_MB_LUT6__parameterized4_87              |     1|
|816   |                      \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                  |microblaze_v10_0_5_MB_LUT6__parameterized3_88              |     1|
|817   |                      \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                  |microblaze_v10_0_5_MB_LUT6__parameterized4_89              |     1|
|818   |                      if_pc_incr_carry_and_0                                              |carry_and_90                                               |     2|
|819   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_103                            |     2|
|820   |                      if_pc_incr_carry_and_3                                              |carry_and_91                                               |     1|
|821   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_102                            |     1|
|822   |                      jump_logic_I1                                                       |jump_logic                                                 |    59|
|823   |                        MUXCY_JUMP_CARRY                                                  |microblaze_v10_0_5_MB_MUXCY_96                             |     1|
|824   |                        MUXCY_JUMP_CARRY2                                                 |microblaze_v10_0_5_MB_MUXCY_97                             |     3|
|825   |                        MUXCY_JUMP_CARRY3                                                 |microblaze_v10_0_5_MB_MUXCY_98                             |     2|
|826   |                        MUXCY_JUMP_CARRY4                                                 |microblaze_v10_0_5_MB_MUXCY_99                             |     2|
|827   |                        MUXCY_JUMP_CARRY5                                                 |microblaze_v10_0_5_MB_MUXCY_100                            |     1|
|828   |                        MUXCY_JUMP_CARRY6                                                 |microblaze_v10_0_5_MB_MUXCY_101                            |    39|
|829   |                      mem_PipeRun_carry_and                                               |carry_and_92                                               |     4|
|830   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_95                             |     4|
|831   |                      mem_wait_on_ready_N_carry_or                                        |carry_or_93                                                |     2|
|832   |                        MUXCY_I                                                           |microblaze_v10_0_5_MB_MUXCY_94                             |     2|
|833   |                    \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                             |MB_AND2B1L                                                 |     1|
|834   |                    mem_databus_ready_sel_carry_or                                        |carry_or                                                   |     2|
|835   |                      MUXCY_I                                                             |microblaze_v10_0_5_MB_MUXCY                                |     2|
|836   |                  Reset_DFF                                                               |microblaze_v10_0_5_mb_sync_bit                             |     3|
|837   |                  \Using_Async_Wakeup_0.Wakeup_DFF                                        |microblaze_v10_0_5_mb_sync_bit_62                          |     3|
|838   |                  \Using_Async_Wakeup_1.Wakeup_DFF                                        |microblaze_v10_0_5_mb_sync_bit_63                          |     2|
|839   |            rst_0                                                                         |bd_9054_rst_0_0                                            |    66|
|840   |              U0                                                                          |proc_sys_reset                                             |    66|
|841   |                EXT_LPF                                                                   |lpf                                                        |    23|
|842   |                  \ACTIVE_HIGH_EXT.ACT_HI_EXT                                             |cdc_sync                                                   |     6|
|843   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                              |cdc_sync_61                                                |     6|
|844   |                SEQ                                                                       |sequence_psr                                               |    38|
|845   |                  SEQ_COUNTER                                                             |upcnt_n                                                    |    13|
|846   |            second_dlmb_cntlr                                                             |bd_9054_second_dlmb_cntlr_0                                |     8|
|847   |              U0                                                                          |lmb_bram_if_cntlr__parameterized3                          |     8|
|848   |            second_ilmb_cntlr                                                             |bd_9054_second_ilmb_cntlr_0                                |     8|
|849   |              U0                                                                          |lmb_bram_if_cntlr__parameterized5                          |     8|
|850   |            second_lmb_bram_I                                                             |bd_9054_second_lmb_bram_I_0                                |    30|
|851   |              U0                                                                          |blk_mem_gen_v8_4_1__parameterized1                         |    30|
|852   |                inst_blk_mem_gen                                                          |blk_mem_gen_v8_4_1_synth__parameterized0                   |    30|
|853   |                  \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                  |blk_mem_gen_top__parameterized0                            |    30|
|854   |                    \valid.cstr                                                           |blk_mem_gen_generic_cstr__parameterized0                   |    30|
|855   |                      \ramloop[0].ram.r                                                   |blk_mem_gen_prim_width__parameterized15                    |     3|
|856   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized15                  |     1|
|857   |                      \ramloop[1].ram.r                                                   |blk_mem_gen_prim_width__parameterized16                    |     1|
|858   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized16                  |     1|
|859   |                      \ramloop[2].ram.r                                                   |blk_mem_gen_prim_width__parameterized17                    |     1|
|860   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized17                  |     1|
|861   |                      \ramloop[3].ram.r                                                   |blk_mem_gen_prim_width__parameterized18                    |     1|
|862   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized18                  |     1|
|863   |                      \ramloop[4].ram.r                                                   |blk_mem_gen_prim_width__parameterized19                    |     1|
|864   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized19                  |     1|
|865   |                      \ramloop[5].ram.r                                                   |blk_mem_gen_prim_width__parameterized20                    |     1|
|866   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized20                  |     1|
|867   |                      \ramloop[6].ram.r                                                   |blk_mem_gen_prim_width__parameterized21                    |     1|
|868   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized21                  |     1|
|869   |                      \ramloop[7].ram.r                                                   |blk_mem_gen_prim_width__parameterized22                    |    21|
|870   |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized22                  |     5|
|871   |      u_ddr_cal_top                                                                       |ddr4_v2_2_3_cal_top                                        |  9847|
|872   |        u_ddr_cal                                                                         |ddr4_v2_2_3_cal                                            |  6773|
|873   |          U_XSDB_SLAVE                                                                    |ddr4_v2_2_3_chipscope_xsdb_slave                           |   126|
|874   |          DDR_XSDB_BRAM                                                                   |ddr4_v2_2_3_cal_xsdb_bram                                  |     1|
|875   |            mem_inst                                                                      |ddr4_v2_2_3_cfg_mem_mod                                    |     1|
|876   |              \gen_mem[0].inst                                                            |ddr4_v2_2_3_bram_tdp                                       |     1|
|877   |          u_ddr_cal_addr_decode                                                           |ddr4_v2_2_3_cal_addr_decode                                |  5564|
|878   |            u_ddr_cal_cplx                                                                |ddr4_v2_2_3_cal_cplx                                       |  1821|
|879   |              u_ddr_cal_cplx_data                                                         |ddr4_v2_2_3_cal_cplx_data                                  |   448|
|880   |            u_ddr_cal_odt                                                                 |ddr4_v2_2_3_cal_mc_odt__parameterized0                     |     8|
|881   |          u_ddr_config_rom                                                                |ddr4_v2_2_3_cal_config_rom                                 |    16|
|882   |          u_xsdb_arbiter                                                                  |ddr4_v2_2_3_cal_xsdb_arbiter                               |   156|
|883   |            u_slave_addr_sync                                                             |ddr4_v2_2_3_cal_sync__parameterized0                       |    32|
|884   |            u_slave_di_sync                                                               |ddr4_v2_2_3_cal_sync__parameterized1                       |    18|
|885   |            u_slave_do_sync                                                               |ddr4_v2_2_3_cal_sync__parameterized3                       |    18|
|886   |            u_slave_en_sync                                                               |ddr4_v2_2_3_cal_sync                                       |     2|
|887   |            u_slave_rdy_cptd_sync                                                         |ddr4_v2_2_3_cal_sync_59                                    |     3|
|888   |            u_slave_rdy_sync                                                              |ddr4_v2_2_3_cal_sync__parameterized2                       |     2|
|889   |            u_slave_we_sync                                                               |ddr4_v2_2_3_cal_sync_60                                    |     2|
|890   |        u_ddr_mc_pi                                                                       |ddr4_v2_2_3_cal_pi                                         |  2516|
|891   |          \rdEn[0].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_3_cal_rd_en                                      |   168|
|892   |          \rdEn[0].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_3_cal_rd_en_14                                   |   158|
|893   |          \rdEn[1].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_3_cal_rd_en_15                                   |   168|
|894   |          \rdEn[1].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_3_cal_rd_en_16                                   |   158|
|895   |          \rdEn[2].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_3_cal_rd_en_17                                   |   158|
|896   |          \rdEn[2].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_3_cal_rd_en_18                                   |   158|
|897   |          \rdEn[3].u_ddr_mc_rd_en_low                                                     |ddr4_v2_2_3_cal_rd_en_19                                   |   158|
|898   |          \rdEn[3].u_ddr_mc_rd_en_upp                                                     |ddr4_v2_2_3_cal_rd_en_20                                   |   158|
|899   |          u_ddr_mc_read                                                                   |ddr4_v2_2_3_cal_read                                       |   538|
|900   |          u_ddr_mc_write                                                                  |ddr4_v2_2_3_cal_write                                      |   693|
|901   |            \genByte[0].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_3_cal_wr_byte                                    |   126|
|902   |              \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_50                                  |    14|
|903   |              \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_51                                  |    14|
|904   |              \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_52                                  |    14|
|905   |              \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_53                                  |    14|
|906   |              \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_54                                  |    14|
|907   |              \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_55                                  |    14|
|908   |              \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_56                                  |    14|
|909   |              \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_57                                  |    14|
|910   |              u_ddr_mc_wr_dm                                                              |ddr4_v2_2_3_cal_wr_bit_58                                  |    14|
|911   |            \genByte[1].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_3_cal_wr_byte_21                                 |   126|
|912   |              \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_41                                  |    14|
|913   |              \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_42                                  |    14|
|914   |              \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_43                                  |    14|
|915   |              \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_44                                  |    14|
|916   |              \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_45                                  |    14|
|917   |              \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_46                                  |    14|
|918   |              \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_47                                  |    14|
|919   |              \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_48                                  |    14|
|920   |              u_ddr_mc_wr_dm                                                              |ddr4_v2_2_3_cal_wr_bit_49                                  |    14|
|921   |            \genByte[2].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_3_cal_wr_byte_22                                 |   126|
|922   |              \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_32                                  |    14|
|923   |              \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_33                                  |    14|
|924   |              \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_34                                  |    14|
|925   |              \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_35                                  |    14|
|926   |              \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_36                                  |    14|
|927   |              \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_37                                  |    14|
|928   |              \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_38                                  |    14|
|929   |              \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_39                                  |    14|
|930   |              u_ddr_mc_wr_dm                                                              |ddr4_v2_2_3_cal_wr_bit_40                                  |    14|
|931   |            \genByte[3].u_ddr_mc_wr_byte                                                  |ddr4_v2_2_3_cal_wr_byte_23                                 |   275|
|932   |              \genBit[0].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit                                     |    14|
|933   |              \genBit[1].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_24                                  |    14|
|934   |              \genBit[2].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_25                                  |    14|
|935   |              \genBit[3].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_26                                  |    14|
|936   |              \genBit[4].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_27                                  |    14|
|937   |              \genBit[5].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_28                                  |    14|
|938   |              \genBit[6].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_29                                  |    14|
|939   |              \genBit[7].u_ddr_mc_wr_bit                                                  |ddr4_v2_2_3_cal_wr_bit_30                                  |    14|
|940   |              u_ddr_mc_wr_dm                                                              |ddr4_v2_2_3_cal_wr_bit_31                                  |   163|
|941   |      u_ddr_mc                                                                            |ddr4_v2_2_3_mc                                             |  5334|
|942   |        \bgr[0].u_ddr_mc_group                                                            |ddr4_v2_2_3_mc_group                                       |  1148|
|943   |        \bgr[1].u_ddr_mc_group                                                            |ddr4_v2_2_3_mc_group_11                                    |  1055|
|944   |        \bgr[2].u_ddr_mc_group                                                            |ddr4_v2_2_3_mc_group_12                                    |  1054|
|945   |        \bgr[3].u_ddr_mc_group                                                            |ddr4_v2_2_3_mc_group_13                                    |  1055|
|946   |        u_ddr_mc_act_timer                                                                |ddr4_v2_2_3_mc_act_timer                                   |    18|
|947   |          \rr[0].u__ddr_mc_act_rank                                                       |ddr4_v2_2_3_mc_act_rank                                    |    13|
|948   |        u_ddr_mc_arb_a                                                                    |ddr4_v2_2_3_mc_arb_a                                       |    63|
|949   |        u_ddr_mc_arb_c                                                                    |ddr4_v2_2_3_mc_arb_c                                       |   132|
|950   |        u_ddr_mc_arb_mux_p                                                                |ddr4_v2_2_3_mc_arb_mux_p                                   |   158|
|951   |          u_ddr_mc_arb_p                                                                  |ddr4_v2_2_3_mc_arb_p                                       |    38|
|952   |        u_ddr_mc_cmd_mux_a                                                                |ddr4_v2_2_3_mc_cmd_mux_ap                                  |    20|
|953   |        u_ddr_mc_cmd_mux_c                                                                |ddr4_v2_2_3_mc_cmd_mux_c                                   |    25|
|954   |        u_ddr_mc_ctl                                                                      |ddr4_v2_2_3_mc_ctl                                         |     8|
|955   |          u_ddr_mc_odt                                                                    |ddr4_v2_2_3_cal_mc_odt                                     |     2|
|956   |        u_ddr_mc_periodic                                                                 |ddr4_v2_2_3_mc_periodic                                    |   103|
|957   |        u_ddr_mc_rd_wr                                                                    |ddr4_v2_2_3_mc_rd_wr                                       |   255|
|958   |          \wtrs[0].u_ddr_mc_wtr                                                           |ddr4_v2_2_3_mc_wtr                                         |    42|
|959   |        u_ddr_mc_ref                                                                      |ddr4_v2_2_3_mc_ref                                         |   236|
|960   |      u_ddr_ui                                                                            |ddr4_v2_2_3_ui                                             |  2814|
|961   |        u_ddr_ui_cmd                                                                      |ddr4_v2_2_3_ui_cmd                                         |    98|
|962   |        u_ddr_ui_rd_data                                                                  |ddr4_v2_2_3_ui_rd_data                                     |  1706|
|963   |        u_ddr_ui_wr_data                                                                  |ddr4_v2_2_3_ui_wr_data                                     |  1009|
|964   |      u_en_vtc_sync                                                                       |ddr4_v2_2_3_cal_sync__parameterized4                       |     2|
|965   |      u_fab_rst_sync                                                                      |ddr4_v2_2_3_cal_sync__parameterized4_2                     |     2|
|966   |      u_io_addr_strobe_lvl_sync                                                           |ddr4_v2_2_3_cal_sync__parameterized9                       |     2|
|967   |      u_io_addr_sync                                                                      |ddr4_v2_2_3_cal_sync__parameterized8                       |   735|
|968   |      u_io_read_data_sync                                                                 |ddr4_v2_2_3_cal_sync__parameterized5                       |    96|
|969   |      u_io_ready_lvl_sync                                                                 |ddr4_v2_2_3_cal_sync__parameterized6                       |     2|
|970   |      u_io_write_data_sync                                                                |ddr4_v2_2_3_cal_sync__parameterized8_3                     |   125|
|971   |      u_io_write_strobe_sync                                                              |ddr4_v2_2_3_cal_sync__parameterized9_4                     |     2|
|972   |      u_phy2clb_bisc_complete_sync                                                        |ddr4_v2_2_3_cal_sync__parameterized4_5                     |     2|
|973   |      u_phy2clb_fixdly_rdy_low                                                            |ddr4_v2_2_3_cal_sync__parameterized7                       |    40|
|974   |      u_phy2clb_fixdly_rdy_upp                                                            |ddr4_v2_2_3_cal_sync__parameterized7_6                     |    40|
|975   |      u_phy2clb_phy_rdy_low                                                               |ddr4_v2_2_3_cal_sync__parameterized7_7                     |    40|
|976   |      u_phy2clb_phy_rdy_upp                                                               |ddr4_v2_2_3_cal_sync__parameterized7_8                     |    40|
|977   |      u_phy2clb_phy_ready_sync                                                            |ddr4_v2_2_3_cal_sync__parameterized4_9                     |     2|
|978   |      u_riu2clb_valid_sync                                                                |ddr4_v2_2_3_cal_sync__parameterized7_10                    |    40|
|979   |    u_ddr_axi                                                                             |ddr4_v2_2_3_axi                                            |  5309|
|980   |      \USE_UPSIZER.upsizer_d2                                                             |ddr4_v2_2_3_axi_upsizer                                    |  3296|
|981   |        \USE_READ.read_addr_inst                                                          |ddr4_v2_2_3_a_upsizer__parameterized0                      |   242|
|982   |          \USE_BURSTS.cmd_queue                                                           |ddr4_v2_2_3_command_fifo_1                                 |   134|
|983   |        \USE_READ.read_data_inst                                                          |ddr4_v2_2_3_r_upsizer                                      |   449|
|984   |        \USE_WRITE.write_addr_inst                                                        |ddr4_v2_2_3_a_upsizer                                      |   397|
|985   |          \USE_BURSTS.cmd_queue                                                           |ddr4_v2_2_3_command_fifo                                   |   278|
|986   |        \USE_WRITE.write_data_inst                                                        |ddr4_v2_2_3_w_upsizer                                      |  1003|
|987   |        mi_register_slice_inst                                                            |ddr4_v2_2_3_axi_register_slice__parameterized0             |   873|
|988   |          r_pipe                                                                          |ddr4_v2_2_3_axic_register_slice__parameterized5            |   871|
|989   |        si_register_slice_inst                                                            |ddr4_v2_2_3_axi_register_slice                             |   331|
|990   |          ar_pipe                                                                         |ddr4_v2_2_3_axic_register_slice                            |   160|
|991   |          aw_pipe                                                                         |ddr4_v2_2_3_axic_register_slice_0                          |   170|
|992   |      axi_ar_channel_0                                                                    |ddr4_v2_2_3_axi_ar_channel                                 |   217|
|993   |        ar_cmd_fsm_0                                                                      |ddr4_v2_2_3_axi_cmd_fsm                                    |   111|
|994   |        axi_mc_cmd_translator_0                                                           |ddr4_v2_2_3_axi_cmd_translator__parameterized0             |    56|
|995   |          axi_mc_incr_cmd_0                                                               |ddr4_v2_2_3_axi_incr_cmd__parameterized0                   |    42|
|996   |          axi_mc_wrap_cmd_0                                                               |ddr4_v2_2_3_axi_wrap_cmd__parameterized0                   |    14|
|997   |      axi_aw_channel_0                                                                    |ddr4_v2_2_3_axi_aw_channel                                 |   214|
|998   |        aw_cmd_fsm_0                                                                      |ddr4_v2_2_3_axi_wr_cmd_fsm                                 |   112|
|999   |        axi_mc_cmd_translator_0                                                           |ddr4_v2_2_3_axi_cmd_translator                             |    54|
|1000  |          axi_mc_incr_cmd_0                                                               |ddr4_v2_2_3_axi_incr_cmd                                   |    42|
|1001  |          axi_mc_wrap_cmd_0                                                               |ddr4_v2_2_3_axi_wrap_cmd                                   |    12|
|1002  |      axi_b_channel_0                                                                     |ddr4_v2_2_3_axi_b_channel                                  |    16|
|1003  |        bid_fifo_0                                                                        |ddr4_v2_2_3_axi_fifo                                       |    16|
|1004  |      axi_cmd_arbiter_0                                                                   |ddr4_v2_2_3_axi_cmd_arbiter                                |    72|
|1005  |      axi_r_channel_0                                                                     |ddr4_v2_2_3_axi_r_channel                                  |   334|
|1006  |        rd_data_fifo_0                                                                    |ddr4_v2_2_3_axi_fifo__parameterized0                       |   294|
|1007  |        transaction_fifo_0                                                                |ddr4_v2_2_3_axi_fifo__parameterized1                       |    28|
|1008  |      axi_w_channel_0                                                                     |ddr4_v2_2_3_axi_w_channel                                  |  1159|
+------+------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:03 ; elapsed = 00:05:45 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 105994 ; free virtual = 121381
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2417 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:46 ; elapsed = 00:05:34 . Memory (MB): peak = 3254.152 ; gain = 552.695 ; free physical = 110121 ; free virtual = 125508
Synthesis Optimization Complete : Time (s): cpu = 00:04:03 ; elapsed = 00:05:48 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 110142 ; free virtual = 125508
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 833 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/par/ddr4_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/par/ddr4_0.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 384 instances were transformed.
  (CARRY4) => CARRY8: 21 instances
  BUFG => BUFGCE: 8 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 97 instances
  FDS => FDSE: 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 4 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 36 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  MULT_AND => LUT2: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 113 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1196 Infos, 437 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:10 ; elapsed = 00:05:54 . Memory (MB): peak = 3254.152 ; gain = 638.707 ; free physical = 110194 ; free virtual = 125560
INFO: [Coretcl 2-1174] Renamed 1007 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Common 17-1381] The checkpoint '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3310.184 ; gain = 56.031 ; free physical = 110153 ; free virtual = 125526
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:04:27 ; elapsed = 00:06:14 . Memory (MB): peak = 3310.184 ; gain = 694.738 ; free physical = 110257 ; free virtual = 125656
# read_xdc ./synth_system.xdc
# synth_design -include_dirs $INCLUDE -verilog_define $DEFINE -part $PART -top $TOP
Command: synth_design -include_dirs {../../../submodules/ETHERNET/submodules/INTERCON/hardware/include  ../../../submodules/CACHE/hardware/include  ../../../submodules/UART/submodules/LIB/hardware/include  ../../../submodules/UART/hardware/include  ../../../submodules/ETHERNET/hardware/include  ../../../submodules/ILA/hardware/include . ../../../hardware/include} -verilog_define {DDR_ADDR_W=30 BOOTROM_ADDR_W=12 SRAM_ADDR_W=16 FIRM_ADDR_W=16 DCACHE_ADDR_W=26 USE_DDR MIG_BUS_W=32 N_SLAVES=3 E=31  P=30  B=29  BAUD=115200 FREQ=100000000 UART=0 ETHERNET=1 ILA=2 USE_COMPRESSED ETH_DMA} -part xcku040-fbva676-1-c -top top_system
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29038 
WARNING: [Synth 8-2306] macro WSTRB_W redefined [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_transfer.v:10]
WARNING: [Synth 8-2306] macro WSTRB_W redefined [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/INTERCON/hardware/include/interconnect.vh:63]
WARNING: [Synth 8-2306] macro ILA_SIGNAL_W redefined [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/include/signal_inst.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 110232 ; free virtual = 125631
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_system' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/verilog/top_system.v:4]
INFO: [Synth 8-638] synthesizing module 'IBUFG' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19892]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFG' (1#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19892]
INFO: [Synth 8-638] synthesizing module 'ODDRE1' [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30699]
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRVAL bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ODDRE1' (2#1) [/home/iobundle/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30699]
INFO: [Synth 8-638] synthesizing module 'ddr4_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr4_0' (3#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_interconnect_0' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/realtime/axi_interconnect_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_interconnect_0' (4#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/realtime/axi_interconnect_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system' [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/system.v:12]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iob_picorv32' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/iob_picorv32.v:28]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'picorv32' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:57]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter LATCHED_MEM_RDATA bound to: 1'b0 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b1 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b1 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b0 
	Parameter ENABLE_FAST_MUL bound to: 1'b1 
	Parameter ENABLE_DIV bound to: 1'b1 
	Parameter ENABLE_IRQ bound to: 1'b0 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b0 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 0 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: -1 - type: integer 
	Parameter irq_timer bound to: 0 - type: integer 
	Parameter irq_ebreak bound to: 1 - type: integer 
	Parameter irq_buserror bound to: 2 - type: integer 
	Parameter irqregs_offset bound to: 32 - type: integer 
	Parameter regfile_size bound to: 32 - type: integer 
	Parameter regindex_bits bound to: 5 - type: integer 
	Parameter WITH_PCPI bound to: 1'b1 
	Parameter TRACE_BRANCH bound to: 36'b000100000000000000000000000000000000 
	Parameter TRACE_ADDR bound to: 36'b001000000000000000000000000000000000 
	Parameter TRACE_IRQ bound to: 36'b100000000000000000000000000000000000 
	Parameter cpu_state_trap bound to: 8'b10000000 
	Parameter cpu_state_fetch bound to: 8'b01000000 
	Parameter cpu_state_ld_rs1 bound to: 8'b00100000 
	Parameter cpu_state_ld_rs2 bound to: 8'b00010000 
	Parameter cpu_state_exec bound to: 8'b00001000 
	Parameter cpu_state_shift bound to: 8'b00000100 
	Parameter cpu_state_stmem bound to: 8'b00000010 
	Parameter cpu_state_ldmem bound to: 8'b00000001 
INFO: [Synth 8-638] synthesizing module 'picorv32_pcpi_fast_mul' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2271]
	Parameter EXTRA_MUL_FFS bound to: 0 - type: integer 
	Parameter EXTRA_INSN_FFS bound to: 0 - type: integer 
	Parameter MUL_CLKGATE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2308]
WARNING: [Synth 8-6014] Unused sequential element pcpi_insn_valid_q_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2318]
WARNING: [Synth 8-6014] Unused sequential element rs1_q_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2320]
WARNING: [Synth 8-6014] Unused sequential element rs2_q_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2321]
WARNING: [Synth 8-6014] Unused sequential element rd_q_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2327]
INFO: [Synth 8-256] done synthesizing module 'picorv32_pcpi_fast_mul' (5#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2271]
INFO: [Synth 8-638] synthesizing module 'picorv32_pcpi_div' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2373]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2398]
INFO: [Synth 8-4471] merging register 'pcpi_wr_reg' into 'pcpi_ready_reg' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2419]
WARNING: [Synth 8-6014] Unused sequential element pcpi_wr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2419]
INFO: [Synth 8-256] done synthesizing module 'picorv32_pcpi_div' (6#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2373]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:386]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:422]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:438]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:492]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:420]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:885]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:967]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:883]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1496]
WARNING: [Synth 8-6014] Unused sequential element next_insn_opcode_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:416]
WARNING: [Synth 8-6014] Unused sequential element q_ascii_instr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:760]
WARNING: [Synth 8-6014] Unused sequential element q_insn_imm_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:761]
WARNING: [Synth 8-6014] Unused sequential element q_insn_opcode_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:762]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs1_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:763]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs2_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:764]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rd_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:765]
WARNING: [Synth 8-6014] Unused sequential element dbg_next_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:766]
WARNING: [Synth 8-6014] Unused sequential element dbg_valid_insn_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:769]
WARNING: [Synth 8-6014] Unused sequential element cached_ascii_instr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:774]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_imm_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:775]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_opcode_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:777]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs1_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:780]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs2_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:781]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rd_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:782]
WARNING: [Synth 8-6014] Unused sequential element dbg_insn_addr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:786]
WARNING: [Synth 8-6014] Unused sequential element is_sll_srl_sra_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1090]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rinst_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1410]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rdata_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1411]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_wdata_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1412]
WARNING: [Synth 8-6014] Unused sequential element alu_out_0_q_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1414]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1417]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_2_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1418]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1421]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1422]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_valid_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1423]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_valid_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1424]
WARNING: [Synth 8-6014] Unused sequential element next_irq_pending_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1444]
WARNING: [Synth 8-6014] Unused sequential element decoder_trigger_q_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1457]
WARNING: [Synth 8-6014] Unused sequential element decoder_pseudo_trigger_q_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1459]
WARNING: [Synth 8-6014] Unused sequential element latched_trace_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1475]
WARNING: [Synth 8-6014] Unused sequential element irq_active_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1481]
WARNING: [Synth 8-6014] Unused sequential element irq_delay_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1482]
WARNING: [Synth 8-6014] Unused sequential element irq_mask_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1483]
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1487]
WARNING: [Synth 8-6014] Unused sequential element current_pc_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1505]
WARNING: [Synth 8-6014] Unused sequential element irq_pending_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1957]
INFO: [Synth 8-4471] merging register 'trace_valid_reg' into 'do_waitirq_reg' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1462]
WARNING: [Synth 8-6014] Unused sequential element trace_valid_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1462]
WARNING: [Synth 8-6014] Unused sequential element latched_is_lb_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1478]
INFO: [Synth 8-256] done synthesizing module 'picorv32' (7#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:57]
INFO: [Synth 8-256] done synthesizing module 'iob_picorv32' (8#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/iob_picorv32.v:28]
INFO: [Synth 8-638] synthesizing module 'split' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/INTERCON/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 1 - type: integer 
	Parameter P_SLAVES bound to: 67 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'split' (9#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/INTERCON/hardware/src/split.v:4]
INFO: [Synth 8-638] synthesizing module 'split__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/INTERCON/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 3 - type: integer 
	Parameter P_SLAVES bound to: 67 - type: integer 
	Parameter Nb bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'split__parameterized0' (9#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/INTERCON/hardware/src/split.v:4]
INFO: [Synth 8-638] synthesizing module 'split__parameterized1' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/INTERCON/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 3 - type: integer 
	Parameter P_SLAVES bound to: 65 - type: integer 
	Parameter Nb bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'split__parameterized1' (9#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/INTERCON/hardware/src/split.v:4]
INFO: [Synth 8-638] synthesizing module 'int_mem' [/home/rteixeira/sandbox/iob-soc-eth/hardware/src/int_mem.v:5]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'split__parameterized2' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/INTERCON/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 2 - type: integer 
	Parameter P_SLAVES bound to: 65 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'split__parameterized2' (9#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/INTERCON/hardware/src/split.v:4]
INFO: [Synth 8-638] synthesizing module 'boot_ctr' [/home/rteixeira/sandbox/iob-soc-eth/hardware/src/boot_ctr.v:5]
INFO: [Synth 8-638] synthesizing module 'sp_rom' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/sp_rom/sp_rom.v:3]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 10 - type: integer 
	Parameter FILE bound to: boot.hex - type: string 
	Parameter mem_init_file_int bound to: boot.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'boot.hex' is read successfully [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/sp_rom/sp_rom.v:23]
INFO: [Synth 8-256] done synthesizing module 'sp_rom' (10#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/sp_rom/sp_rom.v:3]
INFO: [Synth 8-256] done synthesizing module 'boot_ctr' (11#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/src/boot_ctr.v:5]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/INTERCON/hardware/src/merge.v:5]
	Parameter N_MASTERS bound to: 2 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (12#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/INTERCON/hardware/src/merge.v:5]
INFO: [Synth 8-638] synthesizing module 'sram' [/home/rteixeira/sandbox/iob-soc-eth/hardware/src/sram.v:4]
	Parameter FILE bound to: none - type: string 
	Parameter file_suffix bound to: 858927408 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iob_tdp_ram' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
	Parameter MEM_INIT_FILE bound to: none - type: string 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 14 - type: integer 
	Parameter mem_init_file_int bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'iob_tdp_ram' (13#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
INFO: [Synth 8-256] done synthesizing module 'sram' (14#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/src/sram.v:4]
INFO: [Synth 8-256] done synthesizing module 'int_mem' (15#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/src/int_mem.v:5]
INFO: [Synth 8-638] synthesizing module 'ext_mem' [/home/rteixeira/sandbox/iob-soc-eth/hardware/src/ext_mem.v:6]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iob_cache' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/iob-cache.v:8]
	Parameter FE_ADDR_W bound to: 26 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter N_WAYS bound to: 2 - type: integer 
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter WTBUF_DEPTH_W bound to: 5 - type: integer 
	Parameter REP_POLICY bound to: 1 - type: integer 
	Parameter NWAY_W bound to: 1 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter FE_BYTE_W bound to: 2 - type: integer 
	Parameter BE_ADDR_W bound to: 26 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTE_W bound to: 2 - type: integer 
	Parameter LINE2MEM_W bound to: 4 - type: integer 
	Parameter WRITE_POL bound to: 0 - type: integer 
	Parameter CTRL_CACHE bound to: 1 - type: integer 
	Parameter CTRL_CNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cache_control' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-control.v:8]
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter CTRL_CNT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cache_control' (16#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-control.v:8]
INFO: [Synth 8-638] synthesizing module 'front_end' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/front-end.v:4]
	Parameter FE_ADDR_W bound to: 26 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter FE_BYTE_W bound to: 2 - type: integer 
	Parameter CTRL_CACHE bound to: 1 - type: integer 
	Parameter CTRL_CNT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'front_end' (17#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/front-end.v:4]
INFO: [Synth 8-638] synthesizing module 'cache_memory' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-memory.v:4]
	Parameter FE_ADDR_W bound to: 26 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter N_WAYS bound to: 2 - type: integer 
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter NWAY_W bound to: 1 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter FE_BYTE_W bound to: 2 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTE_W bound to: 2 - type: integer 
	Parameter LINE2MEM_W bound to: 4 - type: integer 
	Parameter WTBUF_DEPTH_W bound to: 5 - type: integer 
	Parameter REP_POLICY bound to: 1 - type: integer 
	Parameter CTRL_CACHE bound to: 1 - type: integer 
	Parameter CTRL_CNT bound to: 1 - type: integer 
	Parameter WRITE_POL bound to: 0 - type: integer 
	Parameter TAG_W bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iob_sync_fifo' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/fifo/sfifo/sfifo.v:3]
	Parameter DATA_WIDTH bound to: 60 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
	Parameter USE_RAM bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bin_counter' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/fifo/bin_counter.v:3]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bin_counter' (18#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/fifo/bin_counter.v:3]
INFO: [Synth 8-638] synthesizing module 'dp_ram' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/dp_ram/dp_ram.v:3]
	Parameter DATA_W bound to: 60 - type: integer 
	Parameter ADDR_W bound to: 5 - type: integer 
	Parameter USE_RAM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dp_ram' (19#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/dp_ram/dp_ram.v:3]
INFO: [Synth 8-256] done synthesizing module 'iob_sync_fifo' (20#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/fifo/sfifo/sfifo.v:3]
INFO: [Synth 8-638] synthesizing module 'iob_gen_sp_ram' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-memory.v:464]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sp_ram' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/sp_ram/sp_ram.v:3]
	Parameter FILE bound to: none - type: string 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 4 - type: integer 
	Parameter mem_init_file_int bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'sp_ram' (21#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/sp_ram/sp_ram.v:3]
INFO: [Synth 8-256] done synthesizing module 'iob_gen_sp_ram' (22#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-memory.v:464]
INFO: [Synth 8-638] synthesizing module 'sp_ram__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/sp_ram/sp_ram.v:3]
	Parameter FILE bound to: none - type: string 
	Parameter DATA_W bound to: 16 - type: integer 
	Parameter ADDR_W bound to: 4 - type: integer 
	Parameter mem_init_file_int bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'sp_ram__parameterized0' (22#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/sp_ram/sp_ram.v:3]
INFO: [Synth 8-638] synthesizing module 'replacement_policy' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/replacement-policy.v:9]
	Parameter N_WAYS bound to: 2 - type: integer 
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter NWAY_W bound to: 1 - type: integer 
	Parameter REP_POLICY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iob_reg_file' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/reg_file/iob_reg_file.v:3]
	Parameter NUM_COL bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iob_reg_file' (23#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/reg_file/iob_reg_file.v:3]
INFO: [Synth 8-638] synthesizing module 'onehot_to_bin' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/onehot-to-bin-encoder.v:8]
	Parameter BIN_W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onehot_to_bin' (24#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/onehot-to-bin-encoder.v:8]
INFO: [Synth 8-256] done synthesizing module 'replacement_policy' (25#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/replacement-policy.v:9]
INFO: [Synth 8-256] done synthesizing module 'cache_memory' (26#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-memory.v:4]
INFO: [Synth 8-638] synthesizing module 'back_end_native' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/back-end-native.v:4]
	Parameter FE_ADDR_W bound to: 26 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter BE_ADDR_W bound to: 26 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter FE_BYTE_W bound to: 2 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTE_W bound to: 2 - type: integer 
	Parameter LINE2MEM_W bound to: 4 - type: integer 
	Parameter WRITE_POL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_channel_native' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/read-channel-native.v:4]
	Parameter FE_ADDR_W bound to: 26 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter BE_ADDR_W bound to: 26 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTE_W bound to: 2 - type: integer 
	Parameter LINE2MEM_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_channel_native' (27#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/read-channel-native.v:4]
INFO: [Synth 8-638] synthesizing module 'write_channel_native' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/write-channel-native.v:4]
	Parameter FE_ADDR_W bound to: 26 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter FE_BYTE_W bound to: 2 - type: integer 
	Parameter BE_ADDR_W bound to: 26 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTE_W bound to: 2 - type: integer 
	Parameter WRITE_POL bound to: 0 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter LINE2MEM_W bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/write-channel-native.v:79]
INFO: [Synth 8-226] default block is never used [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/write-channel-native.v:103]
INFO: [Synth 8-256] done synthesizing module 'write_channel_native' (28#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/write-channel-native.v:4]
INFO: [Synth 8-256] done synthesizing module 'back_end_native' (29#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/back-end-native.v:4]
INFO: [Synth 8-256] done synthesizing module 'iob_cache' (30#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/iob-cache.v:8]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/INTERCON/hardware/src/merge.v:5]
	Parameter N_MASTERS bound to: 1 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 26 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (30#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/INTERCON/hardware/src/merge.v:5]
INFO: [Synth 8-638] synthesizing module 'iob_cache_axi' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/iob-cache-axi.v:4]
	Parameter FE_ADDR_W bound to: 26 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter N_WAYS bound to: 4 - type: integer 
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter WTBUF_DEPTH_W bound to: 5 - type: integer 
	Parameter REP_POLICY bound to: 2 - type: integer 
	Parameter NWAY_W bound to: 2 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter FE_BYTE_W bound to: 2 - type: integer 
	Parameter BE_ADDR_W bound to: 30 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTE_W bound to: 2 - type: integer 
	Parameter LINE2MEM_W bound to: 4 - type: integer 
	Parameter WRITE_POL bound to: 0 - type: integer 
	Parameter AXI_ID_W bound to: 1 - type: integer 
	Parameter AXI_ID bound to: 1'b0 
	Parameter CTRL_CACHE bound to: 0 - type: integer 
	Parameter CTRL_CNT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'front_end__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/front-end.v:4]
	Parameter FE_ADDR_W bound to: 26 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter FE_BYTE_W bound to: 2 - type: integer 
	Parameter CTRL_CACHE bound to: 0 - type: integer 
	Parameter CTRL_CNT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'front_end__parameterized0' (30#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/front-end.v:4]
INFO: [Synth 8-638] synthesizing module 'cache_memory__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-memory.v:4]
	Parameter FE_ADDR_W bound to: 26 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter N_WAYS bound to: 4 - type: integer 
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter NWAY_W bound to: 2 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter FE_BYTE_W bound to: 2 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTE_W bound to: 2 - type: integer 
	Parameter LINE2MEM_W bound to: 4 - type: integer 
	Parameter WTBUF_DEPTH_W bound to: 5 - type: integer 
	Parameter REP_POLICY bound to: 2 - type: integer 
	Parameter CTRL_CACHE bound to: 0 - type: integer 
	Parameter CTRL_CNT bound to: 0 - type: integer 
	Parameter WRITE_POL bound to: 0 - type: integer 
	Parameter TAG_W bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'replacement_policy__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/replacement-policy.v:9]
	Parameter N_WAYS bound to: 4 - type: integer 
	Parameter LINE_OFF_W bound to: 4 - type: integer 
	Parameter NWAY_W bound to: 2 - type: integer 
	Parameter REP_POLICY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iob_reg_file__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/reg_file/iob_reg_file.v:3]
	Parameter NUM_COL bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iob_reg_file__parameterized0' (30#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/reg_file/iob_reg_file.v:3]
INFO: [Synth 8-256] done synthesizing module 'replacement_policy__parameterized0' (30#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/replacement-policy.v:9]
INFO: [Synth 8-638] synthesizing module 'onehot_to_bin__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/onehot-to-bin-encoder.v:8]
	Parameter BIN_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onehot_to_bin__parameterized0' (30#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/onehot-to-bin-encoder.v:8]
INFO: [Synth 8-256] done synthesizing module 'cache_memory__parameterized0' (30#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-memory.v:4]
INFO: [Synth 8-638] synthesizing module 'back_end_axi' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/back-end-axi.v:4]
	Parameter FE_ADDR_W bound to: 26 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter BE_ADDR_W bound to: 30 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter FE_BYTE_W bound to: 2 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTE_W bound to: 2 - type: integer 
	Parameter LINE2MEM_W bound to: 4 - type: integer 
	Parameter WRITE_POL bound to: 0 - type: integer 
	Parameter AXI_ID_W bound to: 1 - type: integer 
	Parameter AXI_ID bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'read_channel_axi' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/read-channel-axi.v:4]
	Parameter FE_ADDR_W bound to: 26 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter BE_ADDR_W bound to: 30 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTE_W bound to: 2 - type: integer 
	Parameter LINE2MEM_W bound to: 4 - type: integer 
	Parameter AXI_ID_W bound to: 1 - type: integer 
	Parameter AXI_ID bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/read-channel-axi.v:94]
INFO: [Synth 8-256] done synthesizing module 'read_channel_axi' (31#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/read-channel-axi.v:4]
INFO: [Synth 8-638] synthesizing module 'write_channel_axi' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/write-channel-axi.v:4]
	Parameter FE_ADDR_W bound to: 26 - type: integer 
	Parameter FE_DATA_W bound to: 32 - type: integer 
	Parameter FE_NBYTES bound to: 4 - type: integer 
	Parameter FE_BYTE_W bound to: 2 - type: integer 
	Parameter BE_ADDR_W bound to: 30 - type: integer 
	Parameter BE_DATA_W bound to: 32 - type: integer 
	Parameter BE_NBYTES bound to: 4 - type: integer 
	Parameter BE_BYTE_W bound to: 2 - type: integer 
	Parameter AXI_ID_W bound to: 1 - type: integer 
	Parameter AXI_ID bound to: 1'b0 
	Parameter WRITE_POL bound to: 0 - type: integer 
	Parameter WORD_OFF_W bound to: 4 - type: integer 
	Parameter LINE2MEM_W bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/write-channel-axi.v:103]
INFO: [Synth 8-226] default block is never used [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/write-channel-axi.v:151]
INFO: [Synth 8-256] done synthesizing module 'write_channel_axi' (32#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/write-channel-axi.v:4]
INFO: [Synth 8-256] done synthesizing module 'back_end_axi' (33#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/back-end-axi.v:4]
INFO: [Synth 8-256] done synthesizing module 'iob_cache_axi' (34#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/iob-cache-axi.v:4]
INFO: [Synth 8-256] done synthesizing module 'ext_mem' (35#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/src/ext_mem.v:6]
INFO: [Synth 8-638] synthesizing module 'iob_uart' [/home/rteixeira/sandbox/iob-soc-eth/submodules/UART/hardware/src/iob_uart.v:7]
	Parameter ADDR_W bound to: 3 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter WDATA_W bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_core' [/home/rteixeira/sandbox/iob-soc-eth/submodules/UART/hardware/src/uart_core.v:4]
WARNING: [Synth 8-5788] Register rx_pattern_reg in module uart_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/rteixeira/sandbox/iob-soc-eth/submodules/UART/hardware/src/uart_core.v:177]
WARNING: [Synth 8-5788] Register rx_data_reg in module uart_core is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/rteixeira/sandbox/iob-soc-eth/submodules/UART/hardware/src/uart_core.v:180]
INFO: [Synth 8-256] done synthesizing module 'uart_core' (36#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/UART/hardware/src/uart_core.v:4]
INFO: [Synth 8-256] done synthesizing module 'iob_uart' (37#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/UART/hardware/src/iob_uart.v:7]
INFO: [Synth 8-638] synthesizing module 'iob_eth' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/iob_eth.v:11]
	Parameter ETH_MAC_ADDR bound to: 48'b000000010110000001101110000100010000001000001111 
	Parameter AXI_ADDR_W bound to: 30 - type: integer 
	Parameter AXI_DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_burst_out' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/mem_burst.v:59]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mem_burst_out' (38#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/mem_burst.v:59]
INFO: [Synth 8-638] synthesizing module 'mem_burst_in' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/mem_burst.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mem_burst_in' (39#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/mem_burst.v:4]
INFO: [Synth 8-638] synthesizing module 'dma_transfer' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_transfer.v:13]
	Parameter AXI_ADDR_W bound to: 30 - type: integer 
	Parameter AXI_DATA_W bound to: 32 - type: integer 
	Parameter LEN_W bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'eth_burst_align' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_transfer.v:387]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter LEN_W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'eth_burst_align' (40#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_transfer.v:387]
INFO: [Synth 8-638] synthesizing module 'eth_burst_split' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_transfer.v:457]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter LEN_W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'eth_burst_split' (41#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_transfer.v:457]
INFO: [Synth 8-638] synthesizing module 'dma_axi' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_axi.v:6]
	Parameter DMA_DATA_W bound to: 32 - type: integer 
	Parameter AXI_ADDR_W bound to: 30 - type: integer 
	Parameter AXI_DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dma_axi_r' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_axi_r.v:12]
	Parameter ADDR_W bound to: 30 - type: integer 
	Parameter DMA_DATA_W bound to: 32 - type: integer 
	Parameter axi_arsize bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dma_axi_r' (42#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_axi_r.v:12]
INFO: [Synth 8-638] synthesizing module 'dma_axi_w' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_axi_w.v:13]
	Parameter ADDR_W bound to: 30 - type: integer 
	Parameter DMA_DATA_W bound to: 32 - type: integer 
	Parameter USE_RAM bound to: 1 - type: integer 
	Parameter axi_awsize bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ready_r_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_axi_w.v:114]
INFO: [Synth 8-256] done synthesizing module 'dma_axi_w' (43#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_axi_w.v:13]
INFO: [Synth 8-256] done synthesizing module 'dma_axi' (44#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_transfer.v:302]
WARNING: [Synth 8-3936] Found unconnected internal register 'last_transfer_len_reg' and it is trimmed from '11' to '8' bits. [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_transfer.v:183]
INFO: [Synth 8-256] done synthesizing module 'dma_transfer' (45#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_transfer.v:13]
INFO: [Synth 8-638] synthesizing module 'iob_2p_async_mem' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/submodules/MEM/2p_assim_async_mem/iob_2p_async_mem.v:9]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 9 - type: integer 
	Parameter USE_RAM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iob_2p_async_mem' (46#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/submodules/MEM/2p_assim_async_mem/iob_2p_async_mem.v:9]
INFO: [Synth 8-638] synthesizing module 'iob_eth_tx' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/iob_eth_tx.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/iob_eth_tx.v:83]
INFO: [Synth 8-638] synthesizing module 'iob_eth_crc' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/iob_eth_crc.v:2]
INFO: [Synth 8-256] done synthesizing module 'iob_eth_crc' (47#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/iob_eth_crc.v:2]
INFO: [Synth 8-256] done synthesizing module 'iob_eth_tx' (48#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/iob_eth_tx.v:5]
INFO: [Synth 8-638] synthesizing module 'iob_eth_rx' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/iob_eth_rx.v:5]
	Parameter ETH_MAC_ADDR bound to: 48'b000000010110000001101110000100010000001000001111 
INFO: [Synth 8-256] done synthesizing module 'iob_eth_rx' (49#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/iob_eth_rx.v:5]
WARNING: [Synth 8-6014] Unused sequential element rx_nbytes_reg_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/iob_eth.v:358]
INFO: [Synth 8-256] done synthesizing module 'iob_eth' (50#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/iob_eth.v:11]
INFO: [Synth 8-638] synthesizing module 'iob_ila' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/iob_ila.v:7]
	Parameter ADDR_W bound to: 4 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter WDATA_W bound to: 32 - type: integer 
	Parameter SIGNAL_W bound to: 1 - type: integer 
	Parameter BUFFER_W bound to: 1 - type: integer 
	Parameter TRIGGER_W bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ila_core' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/ila_core.v:8]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter SIGNAL_W bound to: 1 - type: integer 
	Parameter BUFFER_W bound to: 1 - type: integer 
	Parameter TRIGGER_W bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ila_trigger_logic' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/ila_trigger_logic.v:5]
INFO: [Synth 8-256] done synthesizing module 'ila_trigger_logic' (51#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/ila_trigger_logic.v:5]
INFO: [Synth 8-638] synthesizing module 'iob_2p_async_mem__parameterized0' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/submodules/MEM/2p_assim_async_mem/iob_2p_async_mem.v:9]
	Parameter DATA_W bound to: 1 - type: integer 
	Parameter ADDR_W bound to: 1 - type: integer 
	Parameter USE_RAM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iob_2p_async_mem__parameterized0' (51#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/submodules/MEM/2p_assim_async_mem/iob_2p_async_mem.v:9]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_signal_reg' and it is trimmed from '33' to '32' bits. [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/ila_core.v:215]
INFO: [Synth 8-256] done synthesizing module 'ila_core' (52#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/ila_core.v:8]
WARNING: [Synth 8-689] width (8) of port connection 'trigger_type' does not match port width (1) of module 'ila_core' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/iob_ila.v:49]
WARNING: [Synth 8-689] width (8) of port connection 'negate_trigger' does not match port width (1) of module 'ila_core' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/iob_ila.v:50]
WARNING: [Synth 8-689] width (8) of port connection 'trigger_mask' does not match port width (1) of module 'ila_core' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/iob_ila.v:51]
WARNING: [Synth 8-689] width (16) of port connection 'index' does not match port width (1) of module 'ila_core' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/iob_ila.v:57]
WARNING: [Synth 8-689] width (16) of port connection 'samples' does not match port width (1) of module 'ila_core' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/iob_ila.v:58]
WARNING: [Synth 8-689] width (4) of port connection 'value_select' does not match port width (1) of module 'ila_core' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/iob_ila.v:60]
WARNING: [Synth 8-689] width (8) of port connection 'trigger_value' does not match port width (1) of module 'ila_core' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/iob_ila.v:63]
WARNING: [Synth 8-689] width (8) of port connection 'active_triggers' does not match port width (1) of module 'ila_core' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/iob_ila.v:64]
WARNING: [Synth 8-3848] Net ILA_STATUS in module/entity iob_ila does not have driver. [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/include/ILAsw_reg.v:16]
INFO: [Synth 8-256] done synthesizing module 'iob_ila' (53#1) [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/src/iob_ila.v:7]
WARNING: [Synth 8-3848] Net ila_signal in module/entity system does not have driver. [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/include/signal_inst.v:6]
WARNING: [Synth 8-3848] Net ila_triggers in module/entity system does not have driver. [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/include/signal_inst.v:7]
INFO: [Synth 8-256] done synthesizing module 'system' (54#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'top_system' (55#1) [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/verilog/top_system.v:4]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[31]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[30]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[29]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[28]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[27]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[26]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[25]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[24]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[23]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[22]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[21]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[20]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[19]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[18]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[17]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[16]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[15]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[14]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[13]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[12]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[11]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[10]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[9]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[8]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[7]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[6]
WARNING: [Synth 8-3331] design ila_core has unconnected port misc_enabled[2]
WARNING: [Synth 8-3331] design ila_core has unconnected port value_select[0]
WARNING: [Synth 8-3331] design dma_axi_r has unconnected port m_axi_rresp[1]
WARNING: [Synth 8-3331] design dma_axi_r has unconnected port m_axi_rresp[0]
WARNING: [Synth 8-3331] design dma_axi has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design dma_axi has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design front_end__parameterized0 has unconnected port ctrl_rdata[0]
WARNING: [Synth 8-3331] design front_end__parameterized0 has unconnected port ctrl_ready
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[24]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[23]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[22]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[21]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[20]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[19]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[18]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[17]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[16]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[15]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[11]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[10]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[9]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[8]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[7]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[24]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[23]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[22]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[21]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[20]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[19]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[18]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[17]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[16]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[15]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[11]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[10]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[9]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[8]
WARNING: [Synth 8-3331] design picorv32_pcpi_fast_mul has unconnected port pcpi_insn[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wr
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[31]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[30]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[29]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[28]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[27]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[26]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[25]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[24]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[23]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[22]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[21]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[20]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[19]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[18]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[17]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[16]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[15]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[14]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[13]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[12]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[11]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[10]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[9]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[8]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[6]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[5]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[4]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[3]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[2]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[1]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[0]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wait
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_ready
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 110222 ; free virtual = 125617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ila:signal[0] to constant 0 [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/system.v:447]
WARNING: [Synth 8-3295] tying undriven pin ila:trigger[0] to constant 0 [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/system.v:447]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 110233 ; free virtual = 125628
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp4/axi_interconnect_0_in_context.xdc] for cell 'cache2ddr'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp4/axi_interconnect_0_in_context.xdc] for cell 'cache2ddr'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc] for cell 'ddr4_ram'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc] for cell 'ddr4_ram'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ddr.xdc]
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/synth_system.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_registers' is not supported in the xdc constraint file. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/synth_system.xdc:45]
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/synth_system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/synth_system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF (IBUFCTRL, INBUF): 1 instances
  ODDRE1 => OSERDESE3: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 110195 ; free virtual = 125589
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 110242 ; free virtual = 125637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-fbva676-1-c
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 110242 ; free virtual = 125637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_clk_n. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_clk_n. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_clk_p. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_clk_p. (constraint file  /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/.Xil/Vivado-26059-pudim-flan/dcp5/ddr4_0_in_context.xdc, line 150).
Applied set_property DONT_TOUCH = true for cache2ddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr4_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 110242 ; free virtual = 125637
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'instr_waitirq_reg' into 'instr_retirq_reg' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:853]
INFO: [Synth 8-4471] merging register 'instr_setq_reg' into 'instr_getq_reg' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1071]
INFO: [Synth 8-4471] merging register 'instr_maskirq_reg' into 'instr_getq_reg' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1072]
INFO: [Synth 8-4471] merging register 'instr_timer_reg' into 'instr_getq_reg' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1073]
WARNING: [Synth 8-6014] Unused sequential element instr_waitirq_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:853]
WARNING: [Synth 8-6014] Unused sequential element instr_setq_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1071]
WARNING: [Synth 8-6014] Unused sequential element instr_maskirq_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1072]
WARNING: [Synth 8-6014] Unused sequential element instr_timer_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1073]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1218]
INFO: [Synth 8-5544] ROM "mem_rdata_q0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "trap" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_next_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latched_branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_op2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pcpi_timeout_counter_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1429]
WARNING: [Synth 8-6014] Unused sequential element count_cycle_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1437]
WARNING: [Synth 8-6014] Unused sequential element reg_next_pc_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1190]
WARNING: [Synth 8-6014] Unused sequential element count_instr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1471]
INFO: [Synth 8-5544] ROM "mem_rdata_q0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "trap" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_next_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latched_branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_op2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_la_wdata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_la_wstrb0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoded_rs1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_next_pc1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_wordsize" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_wordsize" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rdata_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/sp_rom/sp_rom.v:28]
WARNING: [Synth 8-6014] Unused sequential element rom_r_addr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/src/boot_ctr.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-control.v:58]
INFO: [Synth 8-5544] ROM "invalidate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "invalidate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element read_hit_cnt_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-control.v:36]
WARNING: [Synth 8-6014] Unused sequential element read_miss_cnt_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-control.v:37]
WARNING: [Synth 8-6014] Unused sequential element write_hit_cnt_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-control.v:36]
WARNING: [Synth 8-6014] Unused sequential element write_miss_cnt_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-control.v:37]
WARNING: [Synth 8-6014] Unused sequential element data_out_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/fifo/bin_counter.v:13]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/fifo/sfifo/sfifo.v:41]
INFO: [Synth 8-5545] ROM "empty" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element fifo_ocupancy_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/fifo/sfifo/sfifo.v:38]
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "column[0].regfile_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_pc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_pattern" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_pc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_pattern" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/mem_burst.v:95]
INFO: [Synth 8-4471] merging register 'write_reg' into 'increment_addr_reg' [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/mem_burst.v:36]
WARNING: [Synth 8-6014] Unused sequential element write_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/mem_burst.v:36]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/mem_burst.v:34]
WARNING: [Synth 8-6014] Unused sequential element counter_int_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_axi_r.v:90]
INFO: [Synth 8-5544] ROM "error_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dma_transfer'
INFO: [Synth 8-5544] ROM "incrementAddress" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_len" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rst_soft_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_out_run_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dummy_reg_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_nbytes_reg_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_nbytes_reg_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_address_reg_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_len_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rcv_ack_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/iob_eth.v:507]
WARNING: [Synth 8-327] inferring latch for variable 'mem_rdata_word_reg' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:390]
WARNING: [Synth 8-327] inferring latch for variable 'mem_la_wdata_reg' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:388]
WARNING: [Synth 8-327] inferring latch for variable 'mem_la_wstrb_reg' [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:389]
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM ram_reg
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0100
                 iSTATE3 |                              100 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dma_transfer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 110238 ; free virtual = 125633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 31    
	   4 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 16    
	   6 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 2     
	               63 Bit    Registers := 1     
	               60 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 35    
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 403   
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 37    
	                1 Bit    Registers := 176   
+---Multipliers : 
	                33x33  Multipliers := 1     
+---RAMs : 
	             128K Bit         RAMs := 4     
	              16K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	               1K Bit         RAMs := 2     
	              256 Bit         RAMs := 6     
	              128 Bit         RAMs := 384   
	                2 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 11    
	   3 Input     69 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 11    
	   4 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 67    
	   4 Input     32 Bit        Muxes := 10    
	   7 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   4 Input     30 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   6 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 2     
	  15 Input     11 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 20    
	   4 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 3     
	   9 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 119   
	   5 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   6 Input      2 Bit        Muxes := 3     
	   9 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 200   
	   4 Input      1 Bit        Muxes := 51    
	   9 Input      1 Bit        Muxes := 25    
	   8 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module picorv32_pcpi_fast_mul 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                33x33  Multipliers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module picorv32_pcpi_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
Module picorv32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 81    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 47    
	   4 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 20    
	   4 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 3     
	   9 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 74    
	   4 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 5     
Module iob_picorv32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     69 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module split 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
Module split__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 3     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
Module split__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 3     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
Module split__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
Module sp_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module boot_ctr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module merge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     69 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module iob_tdp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module sram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module int_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
Module cache_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module front_end 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module bin_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module iob_sync_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module iob_reg_file 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module replacement_policy 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sp_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module sp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module cache_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 1     
Module read_channel_native 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module write_channel_native 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module back_end_native 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module merge__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module iob_reg_file__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module replacement_policy__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module onehot_to_bin__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module cache_memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 1     
Module read_channel_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module write_channel_axi 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module ext_mem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module uart_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   6 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module iob_uart 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module mem_burst_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module mem_burst_in 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module eth_burst_align 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module eth_burst_split 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
Module dma_axi_r 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module dma_axi_w 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module dma_axi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dma_transfer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   4 Input     30 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
Module iob_2p_async_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module iob_eth_crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module iob_eth_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  15 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 5     
Module iob_eth_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 3     
Module iob_eth 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               30 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 10    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 10    
Module iob_2p_async_mem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                2 Bit         RAMs := 1     
Module ila_trigger_logic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ila_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module iob_ila 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2324]
WARNING: [Synth 8-6014] Unused sequential element rd_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2324]
WARNING: [Synth 8-6014] Unused sequential element rs2_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2339]
WARNING: [Synth 8-6014] Unused sequential element rs1_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2334]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2324]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2324]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2324]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:2324]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP rd0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP rd0.
DSP Report: register A is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: Generating DSP rd_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP rd_reg.
DSP Report: register A is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: Generating DSP rd0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP rd0.
DSP Report: register A is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: Generating DSP rd_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP rd_reg.
DSP Report: register A is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
INFO: [Synth 8-5544] ROM "mem_rdata_q0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_rdata_q2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reg_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latched_branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_op2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_next_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trap" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_instr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1471]
WARNING: [Synth 8-6014] Unused sequential element count_cycle_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1437]
WARNING: [Synth 8-6014] Unused sequential element reg_next_pc_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1190]
WARNING: [Synth 8-6014] Unused sequential element pcpi_timeout_counter_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CPU/hardware/src/picorv32.v:1429]
INFO: [Synth 8-5544] ROM "mem_rdata_q0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_rdata_q2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reg_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latched_branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_op2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_next_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trap" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_next_pc1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element boot_ctr0/sp_rom0/rdata_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/sp_rom/sp_rom.v:28]
WARNING: [Synth 8-6014] Unused sequential element boot_ctr0/rom_r_addr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/hardware/src/boot_ctr.v:66]
INFO: [Synth 8-5545] ROM "empty" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element wptr_counter/data_out_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/fifo/bin_counter.v:13]
WARNING: [Synth 8-6014] Unused sequential element rptr_counter/data_out_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/fifo/bin_counter.v:13]
WARNING: [Synth 8-6014] Unused sequential element fifo_ocupancy_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/fifo/sfifo/sfifo.v:38]
INFO: [Synth 8-5545] ROM "empty" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element wptr_counter/data_out_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/fifo/bin_counter.v:13]
WARNING: [Synth 8-6014] Unused sequential element rptr_counter/data_out_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/fifo/bin_counter.v:13]
WARNING: [Synth 8-6014] Unused sequential element fifo_ocupancy_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/submodules/MEM/fifo/sfifo/sfifo.v:38]
WARNING: [Synth 8-6014] Unused sequential element dcache/cache_control/write_hit_cnt_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-control.v:36]
WARNING: [Synth 8-6014] Unused sequential element dcache/cache_control/read_hit_cnt_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-control.v:36]
WARNING: [Synth 8-6014] Unused sequential element dcache/cache_control/write_miss_cnt_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-control.v:37]
WARNING: [Synth 8-6014] Unused sequential element dcache/cache_control/read_miss_cnt_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/CACHE/hardware/src/cache-control.v:37]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/mem_burst.v:95]
INFO: [Synth 8-5544] ROM "align/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element dma/dma_r/counter_int_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/submodules/DMA/hardware/src/dma_axi_r.v:90]
WARNING: [Synth 8-6014] Unused sequential element burst_in/addr_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/mem_burst.v:34]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/ETHERNET/hardware/src/iob_eth.v:507]
WARNING: [Synth 8-6014] Unused sequential element ILA_SIGNAL_SELECT_reg was removed.  [/home/rteixeira/sandbox/iob-soc-eth/submodules/ILA/hardware/include/ILAsw_reg_gen.v:11]
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg
INFO: [Synth 8-3971] The signal int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg
INFO: [Synth 8-3971] The signal int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg
INFO: [Synth 8-3971] The signal int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg
INFO: [Synth 8-3971] The signal int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/previous_trigger_reg' (FDC) to 'system/ila/ila_core0/active_trigger_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[31]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[30]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[29]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[28]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[27]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[26]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[25]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[24]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[23]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[22]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[21]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[20]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[19]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[18]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[17]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[16]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[15]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[14]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[13]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[12]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[11]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[10]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[9]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[8]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[7]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[6]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[5]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[4]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[3]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[2]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/signal_value_reg_reg[1]' (FDC) to 'system/ila/ila_core0/previous_signal_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/previous_signal_reg[0]' (FDC) to 'system/ila/ila_core0/signal_value_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/eth/rx/rx_rst_reg[0]' (FDP) to 'system/eth/tx/tx_rst_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/trigger_value_reg_reg[0]' (FDC) to 'system/ila/ila_core0/signal_value_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/ila/\ila_core0/signal_value_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'system/int_mem0/boot_ctr0/sram_wstrb_reg[3]' (FDP) to 'system/int_mem0/boot_ctr0/sram_wstrb_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/int_mem0/boot_ctr0/sram_wstrb_reg[1]' (FDP) to 'system/int_mem0/boot_ctr0/sram_wstrb_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[31]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[20]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[20]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[21]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[21]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[22]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[22]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[23]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[23]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[24]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[24]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[25]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[25]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[26]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[26]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[27]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[27]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[28]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[28]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[29]'
INFO: [Synth 8-3886] merging instance 'system/cpu/picorv32_core/decoded_imm_uj_reg[29]' (FDE) to 'system/cpu/picorv32_core/decoded_imm_uj_reg[30]'
INFO: [Synth 8-3886] merging instance 'system/int_mem0/boot_ctr0/sram_wstrb_reg[2]' (FDP) to 'system/int_mem0/boot_ctr0/sram_wstrb_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/eth/rx/rx_rst_reg[1]' (FDP) to 'system/eth/tx/tx_rst_reg[1]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/trigger_value_sync_0_reg[0]' (FDC) to 'system/ila/ila_core0/current_value_sync_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/current_value_sync_0_reg[0]' (FDC) to 'system/ila/ila_core0/value_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'system/int_mem0/boot_ctr0/sram_wstrb_reg[0]' (FDP) to 'system/int_mem0/boot_ctr0/sram_valid_reg'
INFO: [Synth 8-3886] merging instance 'system/int_mem0/boot_ctr0/ram_w_addr_reg[10]' (FDC) to 'system/int_mem0/boot_ctr0/ram_w_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'system/int_mem0/boot_ctr0/ram_w_addr_reg[11]' (FDC) to 'system/int_mem0/boot_ctr0/ram_w_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'system/int_mem0/boot_ctr0/ram_w_addr_reg[12]' (FDC) to 'system/int_mem0/boot_ctr0/ram_w_addr_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/cpu/picorv32_core/\decoded_imm_uj_reg[0] )
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[23]' (FDC) to 'system/ila/ila_core0/value_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[23]' (FDCE) to 'system/uart/rdata_int2_reg[8]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[7]' (FDC) to 'system/ila/ila_core0/value_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[24]' (FDC) to 'system/ila/ila_core0/value_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[24]' (FDCE) to 'system/uart/rdata_int2_reg[8]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[8]' (FDC) to 'system/ila/ila_core0/value_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[8]' (FDCE) to 'system/uart/rdata_int2_reg[9]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[25]' (FDC) to 'system/ila/ila_core0/value_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[25]' (FDCE) to 'system/uart/rdata_int2_reg[9]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[9]' (FDC) to 'system/ila/ila_core0/value_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[9]' (FDCE) to 'system/uart/rdata_int2_reg[10]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[27]' (FDC) to 'system/ila/ila_core0/value_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[27]' (FDCE) to 'system/uart/rdata_int2_reg[10]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[11]' (FDC) to 'system/ila/ila_core0/value_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[11]' (FDCE) to 'system/uart/rdata_int2_reg[10]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[26]' (FDC) to 'system/ila/ila_core0/value_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[26]' (FDCE) to 'system/uart/rdata_int2_reg[10]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[10]' (FDC) to 'system/ila/ila_core0/value_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[10]' (FDCE) to 'system/uart/rdata_int2_reg[12]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[31]' (FDC) to 'system/ila/ila_core0/value_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[31]' (FDCE) to 'system/uart/rdata_int2_reg[12]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[15]' (FDC) to 'system/ila/ila_core0/value_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[15]' (FDCE) to 'system/uart/rdata_int2_reg[12]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[28]' (FDC) to 'system/ila/ila_core0/value_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[28]' (FDCE) to 'system/uart/rdata_int2_reg[12]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[12]' (FDC) to 'system/ila/ila_core0/value_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[12]' (FDCE) to 'system/uart/rdata_int2_reg[13]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[30]' (FDC) to 'system/ila/ila_core0/value_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[30]' (FDCE) to 'system/uart/rdata_int2_reg[13]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[14]' (FDC) to 'system/ila/ila_core0/value_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[14]' (FDCE) to 'system/uart/rdata_int2_reg[13]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[29]' (FDC) to 'system/ila/ila_core0/value_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[29]' (FDCE) to 'system/uart/rdata_int2_reg[13]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[13]' (FDC) to 'system/ila/ila_core0/value_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[13]' (FDCE) to 'system/uart/rdata_int2_reg[16]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[22]' (FDC) to 'system/ila/ila_core0/value_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[22]' (FDCE) to 'system/uart/rdata_int2_reg[16]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[6]' (FDC) to 'system/ila/ila_core0/value_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[21]' (FDC) to 'system/ila/ila_core0/value_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[21]' (FDCE) to 'system/uart/rdata_int2_reg[16]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[5]' (FDC) to 'system/ila/ila_core0/value_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[20]' (FDC) to 'system/ila/ila_core0/value_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'system/uart/rdata_int2_reg[20]' (FDCE) to 'system/uart/rdata_int2_reg[16]'
INFO: [Synth 8-3886] merging instance 'system/ila/ila_core0/value_out_reg[4]' (FDC) to 'system/ila/ila_core0/value_out_reg[19]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/cpu/picorv32_core/do_waitirq_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/ila/\ila_core0/value_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/uart/\rdata_int2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/cpu/picorv32_core/\irq_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/cpu/picorv32_core/instr_getq_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/cpu/picorv32_core/instr_retirq_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system/uart/\uart_core0/cts_int_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/ibus_split/\s_sel_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/pbus_split/\s_sel_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/int_mem0/\data_bootctr_split/s_sel_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/dbus_split/\s_sel_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/cpu/picorv32_core/\cpu_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/ila/\ila_core0/last_written_signal_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system/ila/\ila_core0/value_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system/uart/\uart_core0/cts_int_reg[0] )
WARNING: [Synth 8-3332] Sequential element (active_reg[3]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (active_reg[2]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[47]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[46]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[45]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[44]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[43]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[42]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[41]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[40]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[39]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[38]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[37]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[36]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[35]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[34]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[33]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[32]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[31]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[30]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[29]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[28]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[27]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[26]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[25]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[24]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[23]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[22]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[21]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[20]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[19]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[18]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[17]) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[47]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[46]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[45]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[44]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[43]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[42]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[41]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[40]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[39]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[38]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[37]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[36]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[35]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[34]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[33]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[32]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[31]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[30]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[29]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[28]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[27]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[26]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[25]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[24]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[23]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[22]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[21]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[20]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[19]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[18]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (rd_reg[17]__0) is unused and will be removed from module picorv32_pcpi_fast_mul.
WARNING: [Synth 8-3332] Sequential element (instr_getq_reg) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (instr_retirq_reg) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpu_state_reg[2]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (decoded_imm_uj_reg[0]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[4]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[3]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[2]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[1]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[0]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (do_waitirq_reg) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (mem_addr_reg[27]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (mem_addr_reg[1]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (mem_addr_reg[0]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[24]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[23]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[22]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[21]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[20]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[19]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[18]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[17]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[16]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[15]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[11]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[10]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[9]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[8]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_insn_reg[7]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (irq_state_reg[1]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (s_sel_reg_reg[1]) is unused and will be removed from module split.
WARNING: [Synth 8-3332] Sequential element (s_sel_reg_reg[2]) is unused and will be removed from module split__parameterized0.
WARNING: [Synth 8-3332] Sequential element (s_sel_reg_reg[2]) is unused and will be removed from module split__parameterized1.
WARNING: [Synth 8-3332] Sequential element (data_bootctr_split/s_sel_reg_reg[1]) is unused and will be removed from module int_mem.
WARNING: [Synth 8-3332] Sequential element (merge_i_d_buses_into_l2/sel_reg_reg[0]) is unused and will be removed from module ext_mem.
WARNING: [Synth 8-3332] Sequential element (merge_i_d_buses_into_l2/sel_en_reg) is unused and will be removed from module ext_mem.
WARNING: [Synth 8-3332] Sequential element (uart_core0/cts_int_reg[0]) is unused and will be removed from module iob_uart.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 110132 ; free virtual = 125527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------------+---------------+----------------+
|Module Name | RTL Object                  | Depth x Width | Implemented As | 
+------------+-----------------------------+---------------+----------------+
|sp_rom      | rdata_reg                   | 1024x32       | Block RAM      | 
|int_mem     | boot_ctr0/sp_rom0/rdata_reg | 1024x32       | Block RAM      | 
+------------+-----------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|iob_tdp_ram:      | ram_reg    | 16 K x 8(READ_FIRST)   | W | R | 16 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 4               | 
|iob_tdp_ram:      | ram_reg    | 16 K x 8(READ_FIRST)   | W | R | 16 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 4               | 
|iob_tdp_ram:      | ram_reg    | 16 K x 8(READ_FIRST)   | W | R | 16 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 4               | 
|iob_tdp_ram:      | ram_reg    | 16 K x 8(READ_FIRST)   | W | R | 16 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 4               | 
|dp_ram:           | mem_reg    | 32 x 60(READ_FIRST)    | W |   | 32 x 60(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|dp_ram:           | mem_reg    | 32 x 60(READ_FIRST)    | W |   | 32 x 60(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|iob_2p_async_mem: | ram_reg    | 512 x 32(NO_CHANGE)    | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|iob_2p_async_mem: | ram_reg    | 512 x 32(NO_CHANGE)    | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------+---------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                            | RTL Object                                                                                  | Inference | Size (Depth x Width) | Primitives      | 
+---------------------------------------+---------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|system/cpu/picorv32_core               | cpuregs_reg                                                                                 | Implied   | 32 x 32              | RAM32M16 x 6    | 
|system/ext_mem0/\dcache/cache_memory   | tag_mem_block[0].tag_memory/ram_reg                                                         | Implied   | 16 x 16              | RAM16X1S x 16   | 
|system/ext_mem0/\dcache/cache_memory   | tag_mem_block[1].tag_memory/ram_reg                                                         | Implied   | 16 x 16              | RAM16X1S x 16   | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | tag_mem_block[0].tag_memory/ram_reg                                                         | Implied   | 16 x 16              | RAM16X1S x 16   | 
|system/ext_mem0/\l2cache/cache_memory  | tag_mem_block[1].tag_memory/ram_reg                                                         | Implied   | 16 x 16              | RAM16X1S x 16   | 
|system/ext_mem0/\l2cache/cache_memory  | tag_mem_block[2].tag_memory/ram_reg                                                         | Implied   | 16 x 16              | RAM16X1S x 16   | 
|system/ext_mem0/\l2cache/cache_memory  | tag_mem_block[3].tag_memory/ram_reg                                                         | Implied   | 16 x 16              | RAM16X1S x 16   | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[0].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[0].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[0].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[0].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[1].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[1].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[1].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[1].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[2].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[2].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[2].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[2].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[3].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[3].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[3].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[3].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[4].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[4].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[4].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[4].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[5].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[5].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[5].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[5].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[6].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[6].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[6].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[6].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[7].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[7].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[7].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[7].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[8].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[8].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[8].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[8].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[9].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[9].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[9].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[9].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[10].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[10].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[10].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[10].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[11].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[11].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[11].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[11].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[12].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[12].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[12].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[12].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[13].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[13].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[13].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[13].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[14].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[14].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[14].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[14].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[15].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[15].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[15].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[15].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[0].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[0].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[0].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[0].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[1].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[1].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[1].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[1].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[2].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[2].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[2].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[2].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[3].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[3].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[3].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[3].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[4].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[4].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[4].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[4].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[5].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[5].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[5].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[5].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[6].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[6].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[6].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[6].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[7].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[7].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[7].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[7].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[8].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[8].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[8].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[8].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[9].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[9].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[9].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[9].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[10].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[10].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[10].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[10].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[11].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[11].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[11].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[11].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[12].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[12].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[12].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[12].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[13].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[13].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[13].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[13].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[14].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[14].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[14].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[14].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[15].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[15].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[15].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[15].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ila                             | ila_core0/buffer/ram_reg                                                                    | Implied   | 2 x 1                | RAM16X1D x 1    | 
+---------------------------------------+---------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|picorv32_pcpi_fast_mul | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|picorv32_pcpi_fast_mul | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|picorv32_pcpi_fast_mul | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|picorv32_pcpi_fast_mul | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr4_ram/addn_ui_clkout1' to pin 'ddr4_ram/bbstub_addn_ui_clkout1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr4_ram/c0_ddr4_ui_clk' to pin 'ddr4_ram/bbstub_c0_ddr4_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr4_ram/dbg_clk' to pin 'ddr4_ram/bbstub_dbg_clk/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 110114 ; free virtual = 125509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg
INFO: [Synth 8-3971] The signal int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg
INFO: [Synth 8-3971] The signal int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg
INFO: [Synth 8-3971] The signal int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg
INFO: [Synth 8-3971] The signal int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 110005 ; free virtual = 125400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|system/int_mem0   | int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg | 16 K x 8(READ_FIRST)   | W | R | 16 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 4               | 
|system/int_mem0   | int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg | 16 K x 8(READ_FIRST)   | W | R | 16 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 4               | 
|system/int_mem0   | int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg | 16 K x 8(READ_FIRST)   | W | R | 16 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 4               | 
|system/int_mem0   | int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg | 16 K x 8(READ_FIRST)   | W | R | 16 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 4               | 
|dp_ram:           | mem_reg                                             | 32 x 60(READ_FIRST)    | W |   | 32 x 60(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|dp_ram:           | mem_reg                                             | 32 x 60(READ_FIRST)    | W |   | 32 x 60(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|iob_2p_async_mem: | ram_reg                                             | 512 x 32(NO_CHANGE)    | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|iob_2p_async_mem: | ram_reg                                             | 512 x 32(NO_CHANGE)    | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+---------------------------------------+---------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                            | RTL Object                                                                                  | Inference | Size (Depth x Width) | Primitives      | 
+---------------------------------------+---------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|system/cpu/picorv32_core               | cpuregs_reg                                                                                 | Implied   | 32 x 32              | RAM32M16 x 6    | 
|system/ext_mem0/\dcache/cache_memory   | tag_mem_block[0].tag_memory/ram_reg                                                         | Implied   | 16 x 16              | RAM16X1S x 16   | 
|system/ext_mem0/\dcache/cache_memory   | tag_mem_block[1].tag_memory/ram_reg                                                         | Implied   | 16 x 16              | RAM16X1S x 16   | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\dcache/cache_memory   | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | tag_mem_block[0].tag_memory/ram_reg                                                         | Implied   | 16 x 16              | RAM16X1S x 16   | 
|system/ext_mem0/\l2cache/cache_memory  | tag_mem_block[1].tag_memory/ram_reg                                                         | Implied   | 16 x 16              | RAM16X1S x 16   | 
|system/ext_mem0/\l2cache/cache_memory  | tag_mem_block[2].tag_memory/ram_reg                                                         | Implied   | 16 x 16              | RAM16X1S x 16   | 
|system/ext_mem0/\l2cache/cache_memory  | tag_mem_block[3].tag_memory/ram_reg                                                         | Implied   | 16 x 16              | RAM16X1S x 16   | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[0].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[0].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[0].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[0].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[1].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[1].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[1].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[1].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[2].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[2].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[2].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[2].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[3].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[3].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[3].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[3].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[4].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[4].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[4].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[4].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[5].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[5].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[5].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[5].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[6].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[6].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[6].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[6].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[7].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[7].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[7].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[7].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[8].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[8].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[8].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[8].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[9].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[9].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[9].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[9].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[10].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[10].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[10].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[10].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[11].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[11].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[11].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[11].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[12].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[12].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[12].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[12].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[13].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[13].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[13].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[13].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[14].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[14].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[14].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[14].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[15].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[15].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[15].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[2].line2mem_block[15].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[0].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[0].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[0].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[0].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[1].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[1].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[1].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[1].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[2].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[2].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[2].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[2].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[3].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[3].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[3].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[3].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[4].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[4].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[4].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[4].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[5].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[5].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[5].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[5].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[6].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[6].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[6].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[6].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[7].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[7].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[7].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[7].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[8].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[8].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[8].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[8].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[9].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[9].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[9].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[9].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg  | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[10].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[10].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[10].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[10].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[11].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[11].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[11].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[11].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[12].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[12].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[12].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[12].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[13].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[13].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[13].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[13].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[14].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[14].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[14].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[14].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[15].BE_FE_block[0].cache_memory/ram[0].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[15].BE_FE_block[0].cache_memory/ram[1].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[15].BE_FE_block[0].cache_memory/ram[2].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ext_mem0/\l2cache/cache_memory  | n_ways_block[3].line2mem_block[15].BE_FE_block[0].cache_memory/ram[3].iob_cache_mem/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8    | 
|system/ila                             | ila_core0/buffer/ram_reg                                                                    | Implied   | 2 x 1                | RAM16X1D x 1    | 
+---------------------------------------+---------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/int_mem0/boot_ctr0/sp_rom0/rdata_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/ext_mem0/dcache/cache_memory/write_throught_buffer/fifo_mem/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/ext_mem0/l2cache/cache_memory/write_throught_buffer/fifo_mem/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/eth/tx_buffer/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system/eth/rx_buffer/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 109996 ; free virtual = 125391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 109994 ; free virtual = 125389
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 109994 ; free virtual = 125389
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:28 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 109992 ; free virtual = 125387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 109992 ; free virtual = 125387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 109993 ; free virtual = 125388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 109993 ; free virtual = 125388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |ddr4_0             |         1|
|2     |axi_interconnect_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |axi_interconnect_0 |     1|
|2     |ddr4_0             |     1|
|3     |BUFG               |     1|
|4     |CARRY8             |   124|
|5     |DSP_ALU            |     4|
|6     |DSP_A_B_DATA       |     4|
|7     |DSP_C_DATA         |     4|
|8     |DSP_MULTIPLIER     |     4|
|9     |DSP_M_DATA         |     4|
|10    |DSP_OUTPUT         |     2|
|11    |DSP_OUTPUT_1       |     2|
|12    |DSP_PREADD         |     4|
|13    |DSP_PREADD_DATA    |     4|
|14    |LUT1               |   160|
|15    |LUT2               |   630|
|16    |LUT3               |  1019|
|17    |LUT4               |   715|
|18    |LUT5               |   916|
|19    |LUT6               |  3120|
|20    |MUXF7              |   456|
|21    |MUXF8              |   166|
|22    |ODDRE1             |     1|
|23    |RAM16X1D           |     1|
|24    |RAM16X1S           |  3168|
|25    |RAM32M16           |     6|
|26    |RAMB18E2           |     2|
|27    |RAMB36E2_3         |     1|
|28    |RAMB36E2_4         |     2|
|29    |RAMB36E2_5         |     4|
|30    |RAMB36E2_6         |     8|
|31    |RAMB36E2_7         |     4|
|32    |FDCE               |  1238|
|33    |FDPE               |    94|
|34    |FDRE               |  4181|
|35    |FDSE               |    12|
|36    |LD                 |    68|
|37    |IBUF               |     7|
|38    |IBUFG              |     1|
|39    |OBUF               |     9|
+------+-------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------+-----------------------------------+------+
|      |Instance                                                                   |Module                             |Cells |
+------+---------------------------------------------------------------------------+-----------------------------------+------+
|1     |top                                                                        |                                   | 16991|
|2     |  system                                                                   |system                             | 16126|
|3     |    cpu                                                                    |iob_picorv32                       |  3537|
|4     |      picorv32_core                                                        |picorv32                           |  3537|
|5     |        pcpi_div                                                           |picorv32_pcpi_div                  |   612|
|6     |        pcpi_mul                                                           |picorv32_pcpi_fast_mul             |   233|
|7     |          rd0                                                              |rd0_funnel                         |     8|
|8     |          rd_reg__0                                                        |rd_reg__0_funnel                   |     8|
|9     |          rd0__0                                                           |rd0_funnel__1                      |     8|
|10    |          rd_reg__2                                                        |rd_reg__0_funnel__1                |     8|
|11    |    dbus_split                                                             |split__parameterized0              |    43|
|12    |    eth                                                                    |iob_eth                            |  1514|
|13    |      burst_in                                                             |mem_burst_in                       |    95|
|14    |      burst_out                                                            |mem_burst_out                      |   141|
|15    |      dma                                                                  |dma_transfer                       |   542|
|16    |        align                                                              |eth_burst_align                    |    86|
|17    |        dma                                                                |dma_axi                            |   147|
|18    |          dma_r                                                            |dma_axi_r                          |    39|
|19    |          dma_w                                                            |dma_axi_w                          |    99|
|20    |        split                                                              |eth_burst_split                    |    58|
|21    |      rx                                                                   |iob_eth_rx                         |   223|
|22    |        crc_rx                                                             |iob_eth_crc_492                    |    80|
|23    |      rx_buffer                                                            |iob_2p_async_mem                   |    21|
|24    |      tx                                                                   |iob_eth_tx                         |   189|
|25    |        crc_tx                                                             |iob_eth_crc                        |    95|
|26    |      tx_buffer                                                            |iob_2p_async_mem_491               |     9|
|27    |    ext_mem0                                                               |ext_mem                            | 10559|
|28    |      dcache                                                               |iob_cache                          |  3906|
|29    |        back_end                                                           |back_end_native                    |    91|
|30    |          read_fsm                                                         |read_channel_native                |    88|
|31    |          write_fsm                                                        |write_channel_native               |     3|
|32    |        cache_control                                                      |cache_control                      |   469|
|33    |        cache_memory                                                       |cache_memory                       |  2730|
|34    |          \n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_325                 |    64|
|35    |            \ram[0].iob_cache_mem                                          |sp_ram_487                         |    16|
|36    |            \ram[1].iob_cache_mem                                          |sp_ram_488                         |    16|
|37    |            \ram[2].iob_cache_mem                                          |sp_ram_489                         |    16|
|38    |            \ram[3].iob_cache_mem                                          |sp_ram_490                         |    16|
|39    |          \n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_326                 |    64|
|40    |            \ram[0].iob_cache_mem                                          |sp_ram_483                         |    16|
|41    |            \ram[1].iob_cache_mem                                          |sp_ram_484                         |    16|
|42    |            \ram[2].iob_cache_mem                                          |sp_ram_485                         |    16|
|43    |            \ram[3].iob_cache_mem                                          |sp_ram_486                         |    16|
|44    |          \n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_327                 |    64|
|45    |            \ram[0].iob_cache_mem                                          |sp_ram_479                         |    16|
|46    |            \ram[1].iob_cache_mem                                          |sp_ram_480                         |    16|
|47    |            \ram[2].iob_cache_mem                                          |sp_ram_481                         |    16|
|48    |            \ram[3].iob_cache_mem                                          |sp_ram_482                         |    16|
|49    |          \n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_328                 |    64|
|50    |            \ram[0].iob_cache_mem                                          |sp_ram_475                         |    16|
|51    |            \ram[1].iob_cache_mem                                          |sp_ram_476                         |    16|
|52    |            \ram[2].iob_cache_mem                                          |sp_ram_477                         |    16|
|53    |            \ram[3].iob_cache_mem                                          |sp_ram_478                         |    16|
|54    |          \n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_329                 |    64|
|55    |            \ram[0].iob_cache_mem                                          |sp_ram_471                         |    16|
|56    |            \ram[1].iob_cache_mem                                          |sp_ram_472                         |    16|
|57    |            \ram[2].iob_cache_mem                                          |sp_ram_473                         |    16|
|58    |            \ram[3].iob_cache_mem                                          |sp_ram_474                         |    16|
|59    |          \n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_330                 |    64|
|60    |            \ram[0].iob_cache_mem                                          |sp_ram_467                         |    16|
|61    |            \ram[1].iob_cache_mem                                          |sp_ram_468                         |    16|
|62    |            \ram[2].iob_cache_mem                                          |sp_ram_469                         |    16|
|63    |            \ram[3].iob_cache_mem                                          |sp_ram_470                         |    16|
|64    |          \n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_331                 |    64|
|65    |            \ram[0].iob_cache_mem                                          |sp_ram_463                         |    16|
|66    |            \ram[1].iob_cache_mem                                          |sp_ram_464                         |    16|
|67    |            \ram[2].iob_cache_mem                                          |sp_ram_465                         |    16|
|68    |            \ram[3].iob_cache_mem                                          |sp_ram_466                         |    16|
|69    |          \n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_332                 |    64|
|70    |            \ram[0].iob_cache_mem                                          |sp_ram_459                         |    16|
|71    |            \ram[1].iob_cache_mem                                          |sp_ram_460                         |    16|
|72    |            \ram[2].iob_cache_mem                                          |sp_ram_461                         |    16|
|73    |            \ram[3].iob_cache_mem                                          |sp_ram_462                         |    16|
|74    |          \n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_333                 |    64|
|75    |            \ram[0].iob_cache_mem                                          |sp_ram_455                         |    16|
|76    |            \ram[1].iob_cache_mem                                          |sp_ram_456                         |    16|
|77    |            \ram[2].iob_cache_mem                                          |sp_ram_457                         |    16|
|78    |            \ram[3].iob_cache_mem                                          |sp_ram_458                         |    16|
|79    |          \n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_334                 |    64|
|80    |            \ram[0].iob_cache_mem                                          |sp_ram_451                         |    16|
|81    |            \ram[1].iob_cache_mem                                          |sp_ram_452                         |    16|
|82    |            \ram[2].iob_cache_mem                                          |sp_ram_453                         |    16|
|83    |            \ram[3].iob_cache_mem                                          |sp_ram_454                         |    16|
|84    |          \n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_335                 |    64|
|85    |            \ram[0].iob_cache_mem                                          |sp_ram_447                         |    16|
|86    |            \ram[1].iob_cache_mem                                          |sp_ram_448                         |    16|
|87    |            \ram[2].iob_cache_mem                                          |sp_ram_449                         |    16|
|88    |            \ram[3].iob_cache_mem                                          |sp_ram_450                         |    16|
|89    |          \n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_336                 |    64|
|90    |            \ram[0].iob_cache_mem                                          |sp_ram_443                         |    16|
|91    |            \ram[1].iob_cache_mem                                          |sp_ram_444                         |    16|
|92    |            \ram[2].iob_cache_mem                                          |sp_ram_445                         |    16|
|93    |            \ram[3].iob_cache_mem                                          |sp_ram_446                         |    16|
|94    |          \n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_337                 |    64|
|95    |            \ram[0].iob_cache_mem                                          |sp_ram_439                         |    16|
|96    |            \ram[1].iob_cache_mem                                          |sp_ram_440                         |    16|
|97    |            \ram[2].iob_cache_mem                                          |sp_ram_441                         |    16|
|98    |            \ram[3].iob_cache_mem                                          |sp_ram_442                         |    16|
|99    |          \n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_338                 |    64|
|100   |            \ram[0].iob_cache_mem                                          |sp_ram_435                         |    16|
|101   |            \ram[1].iob_cache_mem                                          |sp_ram_436                         |    16|
|102   |            \ram[2].iob_cache_mem                                          |sp_ram_437                         |    16|
|103   |            \ram[3].iob_cache_mem                                          |sp_ram_438                         |    16|
|104   |          \n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_339                 |    64|
|105   |            \ram[0].iob_cache_mem                                          |sp_ram_431                         |    16|
|106   |            \ram[1].iob_cache_mem                                          |sp_ram_432                         |    16|
|107   |            \ram[2].iob_cache_mem                                          |sp_ram_433                         |    16|
|108   |            \ram[3].iob_cache_mem                                          |sp_ram_434                         |    16|
|109   |          \n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_340                 |    64|
|110   |            \ram[0].iob_cache_mem                                          |sp_ram_427                         |    16|
|111   |            \ram[1].iob_cache_mem                                          |sp_ram_428                         |    16|
|112   |            \ram[2].iob_cache_mem                                          |sp_ram_429                         |    16|
|113   |            \ram[3].iob_cache_mem                                          |sp_ram_430                         |    16|
|114   |          \n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_341                 |    64|
|115   |            \ram[0].iob_cache_mem                                          |sp_ram_423                         |    16|
|116   |            \ram[1].iob_cache_mem                                          |sp_ram_424                         |    16|
|117   |            \ram[2].iob_cache_mem                                          |sp_ram_425                         |    16|
|118   |            \ram[3].iob_cache_mem                                          |sp_ram_426                         |    16|
|119   |          \n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_342                 |   128|
|120   |            \ram[0].iob_cache_mem                                          |sp_ram_419                         |    32|
|121   |            \ram[1].iob_cache_mem                                          |sp_ram_420                         |    32|
|122   |            \ram[2].iob_cache_mem                                          |sp_ram_421                         |    32|
|123   |            \ram[3].iob_cache_mem                                          |sp_ram_422                         |    32|
|124   |          \n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_343                 |   152|
|125   |            \ram[0].iob_cache_mem                                          |sp_ram_415                         |    32|
|126   |            \ram[1].iob_cache_mem                                          |sp_ram_416                         |    40|
|127   |            \ram[2].iob_cache_mem                                          |sp_ram_417                         |    40|
|128   |            \ram[3].iob_cache_mem                                          |sp_ram_418                         |    40|
|129   |          \n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_344                 |    96|
|130   |            \ram[0].iob_cache_mem                                          |sp_ram_411                         |    24|
|131   |            \ram[1].iob_cache_mem                                          |sp_ram_412                         |    24|
|132   |            \ram[2].iob_cache_mem                                          |sp_ram_413                         |    24|
|133   |            \ram[3].iob_cache_mem                                          |sp_ram_414                         |    24|
|134   |          \n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_345                 |    96|
|135   |            \ram[0].iob_cache_mem                                          |sp_ram_407                         |    24|
|136   |            \ram[1].iob_cache_mem                                          |sp_ram_408                         |    24|
|137   |            \ram[2].iob_cache_mem                                          |sp_ram_409                         |    24|
|138   |            \ram[3].iob_cache_mem                                          |sp_ram_410                         |    24|
|139   |          \n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_346                 |    96|
|140   |            \ram[0].iob_cache_mem                                          |sp_ram_403                         |    24|
|141   |            \ram[1].iob_cache_mem                                          |sp_ram_404                         |    24|
|142   |            \ram[2].iob_cache_mem                                          |sp_ram_405                         |    24|
|143   |            \ram[3].iob_cache_mem                                          |sp_ram_406                         |    24|
|144   |          \n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_347                 |    96|
|145   |            \ram[0].iob_cache_mem                                          |sp_ram_399                         |    24|
|146   |            \ram[1].iob_cache_mem                                          |sp_ram_400                         |    24|
|147   |            \ram[2].iob_cache_mem                                          |sp_ram_401                         |    24|
|148   |            \ram[3].iob_cache_mem                                          |sp_ram_402                         |    24|
|149   |          \n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_348                 |    64|
|150   |            \ram[0].iob_cache_mem                                          |sp_ram_395                         |    16|
|151   |            \ram[1].iob_cache_mem                                          |sp_ram_396                         |    16|
|152   |            \ram[2].iob_cache_mem                                          |sp_ram_397                         |    16|
|153   |            \ram[3].iob_cache_mem                                          |sp_ram_398                         |    16|
|154   |          \n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_349                 |    64|
|155   |            \ram[0].iob_cache_mem                                          |sp_ram_391                         |    16|
|156   |            \ram[1].iob_cache_mem                                          |sp_ram_392                         |    16|
|157   |            \ram[2].iob_cache_mem                                          |sp_ram_393                         |    16|
|158   |            \ram[3].iob_cache_mem                                          |sp_ram_394                         |    16|
|159   |          \n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_350                 |    64|
|160   |            \ram[0].iob_cache_mem                                          |sp_ram_387                         |    16|
|161   |            \ram[1].iob_cache_mem                                          |sp_ram_388                         |    16|
|162   |            \ram[2].iob_cache_mem                                          |sp_ram_389                         |    16|
|163   |            \ram[3].iob_cache_mem                                          |sp_ram_390                         |    16|
|164   |          \n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_351                 |    64|
|165   |            \ram[0].iob_cache_mem                                          |sp_ram_383                         |    16|
|166   |            \ram[1].iob_cache_mem                                          |sp_ram_384                         |    16|
|167   |            \ram[2].iob_cache_mem                                          |sp_ram_385                         |    16|
|168   |            \ram[3].iob_cache_mem                                          |sp_ram_386                         |    16|
|169   |          \n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_352                 |    64|
|170   |            \ram[0].iob_cache_mem                                          |sp_ram_379                         |    16|
|171   |            \ram[1].iob_cache_mem                                          |sp_ram_380                         |    16|
|172   |            \ram[2].iob_cache_mem                                          |sp_ram_381                         |    16|
|173   |            \ram[3].iob_cache_mem                                          |sp_ram_382                         |    16|
|174   |          \n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_353                 |    64|
|175   |            \ram[0].iob_cache_mem                                          |sp_ram_375                         |    16|
|176   |            \ram[1].iob_cache_mem                                          |sp_ram_376                         |    16|
|177   |            \ram[2].iob_cache_mem                                          |sp_ram_377                         |    16|
|178   |            \ram[3].iob_cache_mem                                          |sp_ram_378                         |    16|
|179   |          \n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_354                 |    64|
|180   |            \ram[0].iob_cache_mem                                          |sp_ram_371                         |    16|
|181   |            \ram[1].iob_cache_mem                                          |sp_ram_372                         |    16|
|182   |            \ram[2].iob_cache_mem                                          |sp_ram_373                         |    16|
|183   |            \ram[3].iob_cache_mem                                          |sp_ram_374                         |    16|
|184   |          \n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_355                 |   143|
|185   |            \ram[0].iob_cache_mem                                          |sp_ram_367                         |    40|
|186   |            \ram[1].iob_cache_mem                                          |sp_ram_368                         |    34|
|187   |            \ram[2].iob_cache_mem                                          |sp_ram_369                         |    33|
|188   |            \ram[3].iob_cache_mem                                          |sp_ram_370                         |    36|
|189   |          \n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_356                 |   143|
|190   |            \ram[0].iob_cache_mem                                          |sp_ram_363                         |    40|
|191   |            \ram[1].iob_cache_mem                                          |sp_ram_364                         |    34|
|192   |            \ram[2].iob_cache_mem                                          |sp_ram_365                         |    33|
|193   |            \ram[3].iob_cache_mem                                          |sp_ram_366                         |    36|
|194   |          replacement_policy_algorithm                                     |replacement_policy                 |    57|
|195   |            mru_memory                                                     |iob_reg_file                       |    57|
|196   |          \tag_mem_block[0].tag_memory                                     |sp_ram__parameterized0_357         |    32|
|197   |          \tag_mem_block[1].tag_memory                                     |sp_ram__parameterized0_358         |    32|
|198   |          write_throught_buffer                                            |iob_sync_fifo_359                  |    70|
|199   |            fifo_mem                                                       |dp_ram_360                         |     5|
|200   |            rptr_counter                                                   |bin_counter_361                    |    10|
|201   |            wptr_counter                                                   |bin_counter_362                    |    10|
|202   |        front_end                                                          |front_end                          |   614|
|203   |      l2cache                                                              |iob_cache_axi                      |  6652|
|204   |        back_end                                                           |back_end_axi                       |    78|
|205   |          read_fsm                                                         |read_channel_axi                   |    70|
|206   |          write_fsm                                                        |write_channel_axi                  |     8|
|207   |        cache_memory                                                       |cache_memory__parameterized0       |  5477|
|208   |          \n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory   |iob_gen_sp_ram                     |    64|
|209   |            \ram[0].iob_cache_mem                                          |sp_ram_321                         |    16|
|210   |            \ram[1].iob_cache_mem                                          |sp_ram_322                         |    16|
|211   |            \ram[2].iob_cache_mem                                          |sp_ram_323                         |    16|
|212   |            \ram[3].iob_cache_mem                                          |sp_ram_324                         |    16|
|213   |          \n_ways_block[0].line2mem_block[10].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_3                   |    64|
|214   |            \ram[0].iob_cache_mem                                          |sp_ram_317                         |    16|
|215   |            \ram[1].iob_cache_mem                                          |sp_ram_318                         |    16|
|216   |            \ram[2].iob_cache_mem                                          |sp_ram_319                         |    16|
|217   |            \ram[3].iob_cache_mem                                          |sp_ram_320                         |    16|
|218   |          \n_ways_block[0].line2mem_block[11].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_4                   |    64|
|219   |            \ram[0].iob_cache_mem                                          |sp_ram_313                         |    16|
|220   |            \ram[1].iob_cache_mem                                          |sp_ram_314                         |    16|
|221   |            \ram[2].iob_cache_mem                                          |sp_ram_315                         |    16|
|222   |            \ram[3].iob_cache_mem                                          |sp_ram_316                         |    16|
|223   |          \n_ways_block[0].line2mem_block[12].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_5                   |    64|
|224   |            \ram[0].iob_cache_mem                                          |sp_ram_309                         |    16|
|225   |            \ram[1].iob_cache_mem                                          |sp_ram_310                         |    16|
|226   |            \ram[2].iob_cache_mem                                          |sp_ram_311                         |    16|
|227   |            \ram[3].iob_cache_mem                                          |sp_ram_312                         |    16|
|228   |          \n_ways_block[0].line2mem_block[13].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_6                   |    64|
|229   |            \ram[0].iob_cache_mem                                          |sp_ram_305                         |    16|
|230   |            \ram[1].iob_cache_mem                                          |sp_ram_306                         |    16|
|231   |            \ram[2].iob_cache_mem                                          |sp_ram_307                         |    16|
|232   |            \ram[3].iob_cache_mem                                          |sp_ram_308                         |    16|
|233   |          \n_ways_block[0].line2mem_block[14].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_7                   |    64|
|234   |            \ram[0].iob_cache_mem                                          |sp_ram_301                         |    16|
|235   |            \ram[1].iob_cache_mem                                          |sp_ram_302                         |    16|
|236   |            \ram[2].iob_cache_mem                                          |sp_ram_303                         |    16|
|237   |            \ram[3].iob_cache_mem                                          |sp_ram_304                         |    16|
|238   |          \n_ways_block[0].line2mem_block[15].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_8                   |    64|
|239   |            \ram[0].iob_cache_mem                                          |sp_ram_297                         |    16|
|240   |            \ram[1].iob_cache_mem                                          |sp_ram_298                         |    16|
|241   |            \ram[2].iob_cache_mem                                          |sp_ram_299                         |    16|
|242   |            \ram[3].iob_cache_mem                                          |sp_ram_300                         |    16|
|243   |          \n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_9                   |    64|
|244   |            \ram[0].iob_cache_mem                                          |sp_ram_293                         |    16|
|245   |            \ram[1].iob_cache_mem                                          |sp_ram_294                         |    16|
|246   |            \ram[2].iob_cache_mem                                          |sp_ram_295                         |    16|
|247   |            \ram[3].iob_cache_mem                                          |sp_ram_296                         |    16|
|248   |          \n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_10                  |    64|
|249   |            \ram[0].iob_cache_mem                                          |sp_ram_289                         |    16|
|250   |            \ram[1].iob_cache_mem                                          |sp_ram_290                         |    16|
|251   |            \ram[2].iob_cache_mem                                          |sp_ram_291                         |    16|
|252   |            \ram[3].iob_cache_mem                                          |sp_ram_292                         |    16|
|253   |          \n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_11                  |    64|
|254   |            \ram[0].iob_cache_mem                                          |sp_ram_285                         |    16|
|255   |            \ram[1].iob_cache_mem                                          |sp_ram_286                         |    16|
|256   |            \ram[2].iob_cache_mem                                          |sp_ram_287                         |    16|
|257   |            \ram[3].iob_cache_mem                                          |sp_ram_288                         |    16|
|258   |          \n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_12                  |    64|
|259   |            \ram[0].iob_cache_mem                                          |sp_ram_281                         |    16|
|260   |            \ram[1].iob_cache_mem                                          |sp_ram_282                         |    16|
|261   |            \ram[2].iob_cache_mem                                          |sp_ram_283                         |    16|
|262   |            \ram[3].iob_cache_mem                                          |sp_ram_284                         |    16|
|263   |          \n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_13                  |    64|
|264   |            \ram[0].iob_cache_mem                                          |sp_ram_277                         |    16|
|265   |            \ram[1].iob_cache_mem                                          |sp_ram_278                         |    16|
|266   |            \ram[2].iob_cache_mem                                          |sp_ram_279                         |    16|
|267   |            \ram[3].iob_cache_mem                                          |sp_ram_280                         |    16|
|268   |          \n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_14                  |    64|
|269   |            \ram[0].iob_cache_mem                                          |sp_ram_273                         |    16|
|270   |            \ram[1].iob_cache_mem                                          |sp_ram_274                         |    16|
|271   |            \ram[2].iob_cache_mem                                          |sp_ram_275                         |    16|
|272   |            \ram[3].iob_cache_mem                                          |sp_ram_276                         |    16|
|273   |          \n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_15                  |    64|
|274   |            \ram[0].iob_cache_mem                                          |sp_ram_269                         |    16|
|275   |            \ram[1].iob_cache_mem                                          |sp_ram_270                         |    16|
|276   |            \ram[2].iob_cache_mem                                          |sp_ram_271                         |    16|
|277   |            \ram[3].iob_cache_mem                                          |sp_ram_272                         |    16|
|278   |          \n_ways_block[0].line2mem_block[8].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_16                  |    64|
|279   |            \ram[0].iob_cache_mem                                          |sp_ram_265                         |    16|
|280   |            \ram[1].iob_cache_mem                                          |sp_ram_266                         |    16|
|281   |            \ram[2].iob_cache_mem                                          |sp_ram_267                         |    16|
|282   |            \ram[3].iob_cache_mem                                          |sp_ram_268                         |    16|
|283   |          \n_ways_block[0].line2mem_block[9].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_17                  |    64|
|284   |            \ram[0].iob_cache_mem                                          |sp_ram_261                         |    16|
|285   |            \ram[1].iob_cache_mem                                          |sp_ram_262                         |    16|
|286   |            \ram[2].iob_cache_mem                                          |sp_ram_263                         |    16|
|287   |            \ram[3].iob_cache_mem                                          |sp_ram_264                         |    16|
|288   |          \n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_18                  |    64|
|289   |            \ram[0].iob_cache_mem                                          |sp_ram_257                         |    16|
|290   |            \ram[1].iob_cache_mem                                          |sp_ram_258                         |    16|
|291   |            \ram[2].iob_cache_mem                                          |sp_ram_259                         |    16|
|292   |            \ram[3].iob_cache_mem                                          |sp_ram_260                         |    16|
|293   |          \n_ways_block[1].line2mem_block[10].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_19                  |    64|
|294   |            \ram[0].iob_cache_mem                                          |sp_ram_253                         |    16|
|295   |            \ram[1].iob_cache_mem                                          |sp_ram_254                         |    16|
|296   |            \ram[2].iob_cache_mem                                          |sp_ram_255                         |    16|
|297   |            \ram[3].iob_cache_mem                                          |sp_ram_256                         |    16|
|298   |          \n_ways_block[1].line2mem_block[11].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_20                  |    64|
|299   |            \ram[0].iob_cache_mem                                          |sp_ram_249                         |    16|
|300   |            \ram[1].iob_cache_mem                                          |sp_ram_250                         |    16|
|301   |            \ram[2].iob_cache_mem                                          |sp_ram_251                         |    16|
|302   |            \ram[3].iob_cache_mem                                          |sp_ram_252                         |    16|
|303   |          \n_ways_block[1].line2mem_block[12].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_21                  |    64|
|304   |            \ram[0].iob_cache_mem                                          |sp_ram_245                         |    16|
|305   |            \ram[1].iob_cache_mem                                          |sp_ram_246                         |    16|
|306   |            \ram[2].iob_cache_mem                                          |sp_ram_247                         |    16|
|307   |            \ram[3].iob_cache_mem                                          |sp_ram_248                         |    16|
|308   |          \n_ways_block[1].line2mem_block[13].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_22                  |    64|
|309   |            \ram[0].iob_cache_mem                                          |sp_ram_241                         |    16|
|310   |            \ram[1].iob_cache_mem                                          |sp_ram_242                         |    16|
|311   |            \ram[2].iob_cache_mem                                          |sp_ram_243                         |    16|
|312   |            \ram[3].iob_cache_mem                                          |sp_ram_244                         |    16|
|313   |          \n_ways_block[1].line2mem_block[14].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_23                  |    64|
|314   |            \ram[0].iob_cache_mem                                          |sp_ram_237                         |    16|
|315   |            \ram[1].iob_cache_mem                                          |sp_ram_238                         |    16|
|316   |            \ram[2].iob_cache_mem                                          |sp_ram_239                         |    16|
|317   |            \ram[3].iob_cache_mem                                          |sp_ram_240                         |    16|
|318   |          \n_ways_block[1].line2mem_block[15].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_24                  |    64|
|319   |            \ram[0].iob_cache_mem                                          |sp_ram_233                         |    16|
|320   |            \ram[1].iob_cache_mem                                          |sp_ram_234                         |    16|
|321   |            \ram[2].iob_cache_mem                                          |sp_ram_235                         |    16|
|322   |            \ram[3].iob_cache_mem                                          |sp_ram_236                         |    16|
|323   |          \n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_25                  |    64|
|324   |            \ram[0].iob_cache_mem                                          |sp_ram_229                         |    16|
|325   |            \ram[1].iob_cache_mem                                          |sp_ram_230                         |    16|
|326   |            \ram[2].iob_cache_mem                                          |sp_ram_231                         |    16|
|327   |            \ram[3].iob_cache_mem                                          |sp_ram_232                         |    16|
|328   |          \n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_26                  |    64|
|329   |            \ram[0].iob_cache_mem                                          |sp_ram_225                         |    16|
|330   |            \ram[1].iob_cache_mem                                          |sp_ram_226                         |    16|
|331   |            \ram[2].iob_cache_mem                                          |sp_ram_227                         |    16|
|332   |            \ram[3].iob_cache_mem                                          |sp_ram_228                         |    16|
|333   |          \n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_27                  |    64|
|334   |            \ram[0].iob_cache_mem                                          |sp_ram_221                         |    16|
|335   |            \ram[1].iob_cache_mem                                          |sp_ram_222                         |    16|
|336   |            \ram[2].iob_cache_mem                                          |sp_ram_223                         |    16|
|337   |            \ram[3].iob_cache_mem                                          |sp_ram_224                         |    16|
|338   |          \n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_28                  |    64|
|339   |            \ram[0].iob_cache_mem                                          |sp_ram_217                         |    16|
|340   |            \ram[1].iob_cache_mem                                          |sp_ram_218                         |    16|
|341   |            \ram[2].iob_cache_mem                                          |sp_ram_219                         |    16|
|342   |            \ram[3].iob_cache_mem                                          |sp_ram_220                         |    16|
|343   |          \n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_29                  |    64|
|344   |            \ram[0].iob_cache_mem                                          |sp_ram_213                         |    16|
|345   |            \ram[1].iob_cache_mem                                          |sp_ram_214                         |    16|
|346   |            \ram[2].iob_cache_mem                                          |sp_ram_215                         |    16|
|347   |            \ram[3].iob_cache_mem                                          |sp_ram_216                         |    16|
|348   |          \n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_30                  |    64|
|349   |            \ram[0].iob_cache_mem                                          |sp_ram_209                         |    16|
|350   |            \ram[1].iob_cache_mem                                          |sp_ram_210                         |    16|
|351   |            \ram[2].iob_cache_mem                                          |sp_ram_211                         |    16|
|352   |            \ram[3].iob_cache_mem                                          |sp_ram_212                         |    16|
|353   |          \n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_31                  |    64|
|354   |            \ram[0].iob_cache_mem                                          |sp_ram_205                         |    16|
|355   |            \ram[1].iob_cache_mem                                          |sp_ram_206                         |    16|
|356   |            \ram[2].iob_cache_mem                                          |sp_ram_207                         |    16|
|357   |            \ram[3].iob_cache_mem                                          |sp_ram_208                         |    16|
|358   |          \n_ways_block[1].line2mem_block[8].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_32                  |    64|
|359   |            \ram[0].iob_cache_mem                                          |sp_ram_201                         |    16|
|360   |            \ram[1].iob_cache_mem                                          |sp_ram_202                         |    16|
|361   |            \ram[2].iob_cache_mem                                          |sp_ram_203                         |    16|
|362   |            \ram[3].iob_cache_mem                                          |sp_ram_204                         |    16|
|363   |          \n_ways_block[1].line2mem_block[9].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_33                  |    64|
|364   |            \ram[0].iob_cache_mem                                          |sp_ram_197                         |    16|
|365   |            \ram[1].iob_cache_mem                                          |sp_ram_198                         |    16|
|366   |            \ram[2].iob_cache_mem                                          |sp_ram_199                         |    16|
|367   |            \ram[3].iob_cache_mem                                          |sp_ram_200                         |    16|
|368   |          \n_ways_block[2].line2mem_block[0].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_34                  |    64|
|369   |            \ram[0].iob_cache_mem                                          |sp_ram_193                         |    16|
|370   |            \ram[1].iob_cache_mem                                          |sp_ram_194                         |    16|
|371   |            \ram[2].iob_cache_mem                                          |sp_ram_195                         |    16|
|372   |            \ram[3].iob_cache_mem                                          |sp_ram_196                         |    16|
|373   |          \n_ways_block[2].line2mem_block[10].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_35                  |    64|
|374   |            \ram[0].iob_cache_mem                                          |sp_ram_189                         |    16|
|375   |            \ram[1].iob_cache_mem                                          |sp_ram_190                         |    16|
|376   |            \ram[2].iob_cache_mem                                          |sp_ram_191                         |    16|
|377   |            \ram[3].iob_cache_mem                                          |sp_ram_192                         |    16|
|378   |          \n_ways_block[2].line2mem_block[11].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_36                  |    64|
|379   |            \ram[0].iob_cache_mem                                          |sp_ram_185                         |    16|
|380   |            \ram[1].iob_cache_mem                                          |sp_ram_186                         |    16|
|381   |            \ram[2].iob_cache_mem                                          |sp_ram_187                         |    16|
|382   |            \ram[3].iob_cache_mem                                          |sp_ram_188                         |    16|
|383   |          \n_ways_block[2].line2mem_block[12].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_37                  |    64|
|384   |            \ram[0].iob_cache_mem                                          |sp_ram_181                         |    16|
|385   |            \ram[1].iob_cache_mem                                          |sp_ram_182                         |    16|
|386   |            \ram[2].iob_cache_mem                                          |sp_ram_183                         |    16|
|387   |            \ram[3].iob_cache_mem                                          |sp_ram_184                         |    16|
|388   |          \n_ways_block[2].line2mem_block[13].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_38                  |    64|
|389   |            \ram[0].iob_cache_mem                                          |sp_ram_177                         |    16|
|390   |            \ram[1].iob_cache_mem                                          |sp_ram_178                         |    16|
|391   |            \ram[2].iob_cache_mem                                          |sp_ram_179                         |    16|
|392   |            \ram[3].iob_cache_mem                                          |sp_ram_180                         |    16|
|393   |          \n_ways_block[2].line2mem_block[14].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_39                  |    64|
|394   |            \ram[0].iob_cache_mem                                          |sp_ram_173                         |    16|
|395   |            \ram[1].iob_cache_mem                                          |sp_ram_174                         |    16|
|396   |            \ram[2].iob_cache_mem                                          |sp_ram_175                         |    16|
|397   |            \ram[3].iob_cache_mem                                          |sp_ram_176                         |    16|
|398   |          \n_ways_block[2].line2mem_block[15].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_40                  |    64|
|399   |            \ram[0].iob_cache_mem                                          |sp_ram_169                         |    16|
|400   |            \ram[1].iob_cache_mem                                          |sp_ram_170                         |    16|
|401   |            \ram[2].iob_cache_mem                                          |sp_ram_171                         |    16|
|402   |            \ram[3].iob_cache_mem                                          |sp_ram_172                         |    16|
|403   |          \n_ways_block[2].line2mem_block[1].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_41                  |    64|
|404   |            \ram[0].iob_cache_mem                                          |sp_ram_165                         |    16|
|405   |            \ram[1].iob_cache_mem                                          |sp_ram_166                         |    16|
|406   |            \ram[2].iob_cache_mem                                          |sp_ram_167                         |    16|
|407   |            \ram[3].iob_cache_mem                                          |sp_ram_168                         |    16|
|408   |          \n_ways_block[2].line2mem_block[2].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_42                  |    64|
|409   |            \ram[0].iob_cache_mem                                          |sp_ram_161                         |    16|
|410   |            \ram[1].iob_cache_mem                                          |sp_ram_162                         |    16|
|411   |            \ram[2].iob_cache_mem                                          |sp_ram_163                         |    16|
|412   |            \ram[3].iob_cache_mem                                          |sp_ram_164                         |    16|
|413   |          \n_ways_block[2].line2mem_block[3].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_43                  |    64|
|414   |            \ram[0].iob_cache_mem                                          |sp_ram_157                         |    16|
|415   |            \ram[1].iob_cache_mem                                          |sp_ram_158                         |    16|
|416   |            \ram[2].iob_cache_mem                                          |sp_ram_159                         |    16|
|417   |            \ram[3].iob_cache_mem                                          |sp_ram_160                         |    16|
|418   |          \n_ways_block[2].line2mem_block[4].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_44                  |    64|
|419   |            \ram[0].iob_cache_mem                                          |sp_ram_153                         |    16|
|420   |            \ram[1].iob_cache_mem                                          |sp_ram_154                         |    16|
|421   |            \ram[2].iob_cache_mem                                          |sp_ram_155                         |    16|
|422   |            \ram[3].iob_cache_mem                                          |sp_ram_156                         |    16|
|423   |          \n_ways_block[2].line2mem_block[5].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_45                  |    64|
|424   |            \ram[0].iob_cache_mem                                          |sp_ram_149                         |    16|
|425   |            \ram[1].iob_cache_mem                                          |sp_ram_150                         |    16|
|426   |            \ram[2].iob_cache_mem                                          |sp_ram_151                         |    16|
|427   |            \ram[3].iob_cache_mem                                          |sp_ram_152                         |    16|
|428   |          \n_ways_block[2].line2mem_block[6].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_46                  |    64|
|429   |            \ram[0].iob_cache_mem                                          |sp_ram_145                         |    16|
|430   |            \ram[1].iob_cache_mem                                          |sp_ram_146                         |    16|
|431   |            \ram[2].iob_cache_mem                                          |sp_ram_147                         |    16|
|432   |            \ram[3].iob_cache_mem                                          |sp_ram_148                         |    16|
|433   |          \n_ways_block[2].line2mem_block[7].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_47                  |    64|
|434   |            \ram[0].iob_cache_mem                                          |sp_ram_141                         |    16|
|435   |            \ram[1].iob_cache_mem                                          |sp_ram_142                         |    16|
|436   |            \ram[2].iob_cache_mem                                          |sp_ram_143                         |    16|
|437   |            \ram[3].iob_cache_mem                                          |sp_ram_144                         |    16|
|438   |          \n_ways_block[2].line2mem_block[8].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_48                  |    64|
|439   |            \ram[0].iob_cache_mem                                          |sp_ram_137                         |    16|
|440   |            \ram[1].iob_cache_mem                                          |sp_ram_138                         |    16|
|441   |            \ram[2].iob_cache_mem                                          |sp_ram_139                         |    16|
|442   |            \ram[3].iob_cache_mem                                          |sp_ram_140                         |    16|
|443   |          \n_ways_block[2].line2mem_block[9].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_49                  |    64|
|444   |            \ram[0].iob_cache_mem                                          |sp_ram_133                         |    16|
|445   |            \ram[1].iob_cache_mem                                          |sp_ram_134                         |    16|
|446   |            \ram[2].iob_cache_mem                                          |sp_ram_135                         |    16|
|447   |            \ram[3].iob_cache_mem                                          |sp_ram_136                         |    16|
|448   |          \n_ways_block[3].line2mem_block[0].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_50                  |    64|
|449   |            \ram[0].iob_cache_mem                                          |sp_ram_129                         |    16|
|450   |            \ram[1].iob_cache_mem                                          |sp_ram_130                         |    16|
|451   |            \ram[2].iob_cache_mem                                          |sp_ram_131                         |    16|
|452   |            \ram[3].iob_cache_mem                                          |sp_ram_132                         |    16|
|453   |          \n_ways_block[3].line2mem_block[10].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_51                  |    64|
|454   |            \ram[0].iob_cache_mem                                          |sp_ram_125                         |    16|
|455   |            \ram[1].iob_cache_mem                                          |sp_ram_126                         |    16|
|456   |            \ram[2].iob_cache_mem                                          |sp_ram_127                         |    16|
|457   |            \ram[3].iob_cache_mem                                          |sp_ram_128                         |    16|
|458   |          \n_ways_block[3].line2mem_block[11].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_52                  |    64|
|459   |            \ram[0].iob_cache_mem                                          |sp_ram_121                         |    16|
|460   |            \ram[1].iob_cache_mem                                          |sp_ram_122                         |    16|
|461   |            \ram[2].iob_cache_mem                                          |sp_ram_123                         |    16|
|462   |            \ram[3].iob_cache_mem                                          |sp_ram_124                         |    16|
|463   |          \n_ways_block[3].line2mem_block[12].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_53                  |    64|
|464   |            \ram[0].iob_cache_mem                                          |sp_ram_117                         |    16|
|465   |            \ram[1].iob_cache_mem                                          |sp_ram_118                         |    16|
|466   |            \ram[2].iob_cache_mem                                          |sp_ram_119                         |    16|
|467   |            \ram[3].iob_cache_mem                                          |sp_ram_120                         |    16|
|468   |          \n_ways_block[3].line2mem_block[13].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_54                  |    64|
|469   |            \ram[0].iob_cache_mem                                          |sp_ram_113                         |    16|
|470   |            \ram[1].iob_cache_mem                                          |sp_ram_114                         |    16|
|471   |            \ram[2].iob_cache_mem                                          |sp_ram_115                         |    16|
|472   |            \ram[3].iob_cache_mem                                          |sp_ram_116                         |    16|
|473   |          \n_ways_block[3].line2mem_block[14].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_55                  |    64|
|474   |            \ram[0].iob_cache_mem                                          |sp_ram_109                         |    16|
|475   |            \ram[1].iob_cache_mem                                          |sp_ram_110                         |    16|
|476   |            \ram[2].iob_cache_mem                                          |sp_ram_111                         |    16|
|477   |            \ram[3].iob_cache_mem                                          |sp_ram_112                         |    16|
|478   |          \n_ways_block[3].line2mem_block[15].BE_FE_block[0].cache_memory  |iob_gen_sp_ram_56                  |    64|
|479   |            \ram[0].iob_cache_mem                                          |sp_ram_105                         |    16|
|480   |            \ram[1].iob_cache_mem                                          |sp_ram_106                         |    16|
|481   |            \ram[2].iob_cache_mem                                          |sp_ram_107                         |    16|
|482   |            \ram[3].iob_cache_mem                                          |sp_ram_108                         |    16|
|483   |          \n_ways_block[3].line2mem_block[1].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_57                  |    64|
|484   |            \ram[0].iob_cache_mem                                          |sp_ram_101                         |    16|
|485   |            \ram[1].iob_cache_mem                                          |sp_ram_102                         |    16|
|486   |            \ram[2].iob_cache_mem                                          |sp_ram_103                         |    16|
|487   |            \ram[3].iob_cache_mem                                          |sp_ram_104                         |    16|
|488   |          \n_ways_block[3].line2mem_block[2].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_58                  |    64|
|489   |            \ram[0].iob_cache_mem                                          |sp_ram_97                          |    16|
|490   |            \ram[1].iob_cache_mem                                          |sp_ram_98                          |    16|
|491   |            \ram[2].iob_cache_mem                                          |sp_ram_99                          |    16|
|492   |            \ram[3].iob_cache_mem                                          |sp_ram_100                         |    16|
|493   |          \n_ways_block[3].line2mem_block[3].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_59                  |    64|
|494   |            \ram[0].iob_cache_mem                                          |sp_ram_93                          |    16|
|495   |            \ram[1].iob_cache_mem                                          |sp_ram_94                          |    16|
|496   |            \ram[2].iob_cache_mem                                          |sp_ram_95                          |    16|
|497   |            \ram[3].iob_cache_mem                                          |sp_ram_96                          |    16|
|498   |          \n_ways_block[3].line2mem_block[4].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_60                  |    64|
|499   |            \ram[0].iob_cache_mem                                          |sp_ram_89                          |    16|
|500   |            \ram[1].iob_cache_mem                                          |sp_ram_90                          |    16|
|501   |            \ram[2].iob_cache_mem                                          |sp_ram_91                          |    16|
|502   |            \ram[3].iob_cache_mem                                          |sp_ram_92                          |    16|
|503   |          \n_ways_block[3].line2mem_block[5].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_61                  |    64|
|504   |            \ram[0].iob_cache_mem                                          |sp_ram_85                          |    16|
|505   |            \ram[1].iob_cache_mem                                          |sp_ram_86                          |    16|
|506   |            \ram[2].iob_cache_mem                                          |sp_ram_87                          |    16|
|507   |            \ram[3].iob_cache_mem                                          |sp_ram_88                          |    16|
|508   |          \n_ways_block[3].line2mem_block[6].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_62                  |    64|
|509   |            \ram[0].iob_cache_mem                                          |sp_ram_81                          |    16|
|510   |            \ram[1].iob_cache_mem                                          |sp_ram_82                          |    16|
|511   |            \ram[2].iob_cache_mem                                          |sp_ram_83                          |    16|
|512   |            \ram[3].iob_cache_mem                                          |sp_ram_84                          |    16|
|513   |          \n_ways_block[3].line2mem_block[7].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_63                  |    64|
|514   |            \ram[0].iob_cache_mem                                          |sp_ram_77                          |    16|
|515   |            \ram[1].iob_cache_mem                                          |sp_ram_78                          |    16|
|516   |            \ram[2].iob_cache_mem                                          |sp_ram_79                          |    16|
|517   |            \ram[3].iob_cache_mem                                          |sp_ram_80                          |    16|
|518   |          \n_ways_block[3].line2mem_block[8].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_64                  |    64|
|519   |            \ram[0].iob_cache_mem                                          |sp_ram_73                          |    16|
|520   |            \ram[1].iob_cache_mem                                          |sp_ram_74                          |    16|
|521   |            \ram[2].iob_cache_mem                                          |sp_ram_75                          |    16|
|522   |            \ram[3].iob_cache_mem                                          |sp_ram_76                          |    16|
|523   |          \n_ways_block[3].line2mem_block[9].BE_FE_block[0].cache_memory   |iob_gen_sp_ram_65                  |    64|
|524   |            \ram[0].iob_cache_mem                                          |sp_ram                             |    16|
|525   |            \ram[1].iob_cache_mem                                          |sp_ram_70                          |    16|
|526   |            \ram[2].iob_cache_mem                                          |sp_ram_71                          |    16|
|527   |            \ram[3].iob_cache_mem                                          |sp_ram_72                          |    16|
|528   |          replacement_policy_algorithm                                     |replacement_policy__parameterized0 |    88|
|529   |            mru_memory                                                     |iob_reg_file__parameterized0       |    88|
|530   |          \tag_mem_block[0].tag_memory                                     |sp_ram__parameterized0             |    42|
|531   |          \tag_mem_block[1].tag_memory                                     |sp_ram__parameterized0_66          |    55|
|532   |          \tag_mem_block[2].tag_memory                                     |sp_ram__parameterized0_67          |    54|
|533   |          \tag_mem_block[3].tag_memory                                     |sp_ram__parameterized0_68          |    41|
|534   |          write_throught_buffer                                            |iob_sync_fifo                      |    68|
|535   |            fifo_mem                                                       |dp_ram                             |     1|
|536   |            rptr_counter                                                   |bin_counter                        |    10|
|537   |            wptr_counter                                                   |bin_counter_69                     |    10|
|538   |        front_end                                                          |front_end__parameterized0          |  1096|
|539   |    ibus_split                                                             |split                              |     1|
|540   |    ila                                                                    |iob_ila                            |    27|
|541   |      ila_core0                                                            |ila_core                           |    18|
|542   |        buffer                                                             |iob_2p_async_mem__parameterized0   |     3|
|543   |        \genblk1[0].trigger_logic                                          |ila_trigger_logic                  |     5|
|544   |    int_mem0                                                               |int_mem                            |   217|
|545   |      boot_ctr0                                                            |boot_ctr                           |    67|
|546   |        sp_rom0                                                            |sp_rom                             |     1|
|547   |      data_bootctr_split                                                   |split__parameterized2              |     1|
|548   |      ibus_merge                                                           |merge                              |    83|
|549   |      int_sram                                                             |sram                               |    66|
|550   |        \gen_main_mem_byte[0].main_mem_byte                                |iob_tdp_ram                        |    13|
|551   |        \gen_main_mem_byte[1].main_mem_byte                                |iob_tdp_ram_0                      |    18|
|552   |        \gen_main_mem_byte[2].main_mem_byte                                |iob_tdp_ram_1                      |    13|
|553   |        \gen_main_mem_byte[3].main_mem_byte                                |iob_tdp_ram_2                      |    19|
|554   |    pbus_split                                                             |split__parameterized1              |     3|
|555   |    uart                                                                   |iob_uart                           |   225|
|556   |      uart_core0                                                           |uart_core                          |   188|
+------+---------------------------------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 109993 ; free virtual = 125388
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 302 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 110002 ; free virtual = 125397
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 3310.184 ; gain = 0.000 ; free physical = 110004 ; free virtual = 125399
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0.dcp' for cell 'ddr4_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0.dcp' for cell 'cache2ddr'
INFO: [Netlist 29-17] Analyzing 4504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0_board.xdc] for cell 'ddr4_ram/inst'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0_board.xdc] for cell 'ddr4_ram/inst'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/par/ddr4_0.xdc] for cell 'ddr4_ram/inst'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/par/ddr4_0.xdc] for cell 'ddr4_ram/inst'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ddr.xdc]
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ddr.xdc]
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/synth_system.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_registers' is not supported in the xdc constraint file. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/synth_system.xdc:45]
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/synth_system.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/ddr4_0.dcp'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_impl_clocks.xdc] for cell 'cache2ddr/inst'
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_impl_clocks.xdc] for cell 'cache2ddr/inst'
Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc] for cell 'cache2ddr/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc:20]
INFO: [Timing 38-2] Deriving generated clocks [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc:20]
Finished Parsing XDC File [/home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc] for cell 'cache2ddr/inst'
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Generating merged BMM file for the design top 'top_system'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/rteixeira/sandbox/iob-soc-eth/hardware/fpga/AES-KU040-DB-G/ip/ddr4_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3547 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IBUFG => IBUF (IBUFCTRL, INBUF): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 4 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 36 instances
  LD => LDCE: 68 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  ODDRE1 => OSERDESE3 (inverted pins: RST): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM16X1S => RAM32X1S (RAMS32): 3168 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 113 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 75 instances

INFO: [Common 17-83] Releasing license: Synthesis
445 Infos, 322 Warnings, 108 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 3350.047 ; gain = 39.863 ; free physical = 110059 ; free virtual = 125454
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3414.059 ; gain = 64.012 ; free physical = 110060 ; free virtual = 125455
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3414.059 ; gain = 0.000 ; free physical = 110076 ; free virtual = 125471
Phase 1 Generate And Synthesize MIG Cores | Checksum: 1d704f14d

Time (s): cpu = 00:00:52 ; elapsed = 00:01:41 . Memory (MB): peak = 3414.059 ; gain = 0.000 ; free physical = 110076 ; free virtual = 125471

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Netlist 29-17] Analyzing 966 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3414.059 ; gain = 0.000 ; free physical = 110014 ; free virtual = 125412
Phase 2 Generate And Synthesize Debug Cores | Checksum: 1a00d1ac7

Time (s): cpu = 00:02:04 ; elapsed = 00:04:10 . Memory (MB): peak = 3414.059 ; gain = 0.000 ; free physical = 110014 ; free virtual = 125412

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 54 inverter(s) to 1263 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 29a9d2391

Time (s): cpu = 00:02:09 ; elapsed = 00:04:13 . Memory (MB): peak = 3414.059 ; gain = 0.000 ; free physical = 110053 ; free virtual = 125451
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 162 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 27cb7d52e

Time (s): cpu = 00:02:10 ; elapsed = 00:04:14 . Memory (MB): peak = 3414.059 ; gain = 0.000 ; free physical = 110053 ; free virtual = 125451
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 369 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1fa0b949f

Time (s): cpu = 00:02:12 ; elapsed = 00:04:17 . Memory (MB): peak = 3414.059 ; gain = 0.000 ; free physical = 110052 ; free virtual = 125450
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1026 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ETH_CLK_BUFG_inst to drive 239 load(s) on clock net ETH_CLK_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 27da3eadc

Time (s): cpu = 00:02:14 ; elapsed = 00:04:18 . Memory (MB): peak = 3414.059 ; gain = 0.000 ; free physical = 110056 ; free virtual = 125454
INFO: [Opt 31-389] Phase BUFG optimization created 2 cells and removed 2 cells

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: 27da3eadc

Time (s): cpu = 00:02:14 ; elapsed = 00:04:19 . Memory (MB): peak = 3414.059 ; gain = 0.000 ; free physical = 110055 ; free virtual = 125453
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3414.059 ; gain = 0.000 ; free physical = 110055 ; free virtual = 125453
Ending Logic Optimization Task | Checksum: 1e0cbcf7c

Time (s): cpu = 00:02:17 ; elapsed = 00:04:21 . Memory (MB): peak = 3414.059 ; gain = 0.000 ; free physical = 110055 ; free virtual = 125453

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.710 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 47 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 94
Ending PowerOpt Patch Enables Task | Checksum: 27f5931b3

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109632 ; free virtual = 125030
Ending Power Optimization Task | Checksum: 27f5931b3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 4494.855 ; gain = 1080.797 ; free physical = 109662 ; free virtual = 125060
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:11 ; elapsed = 00:04:59 . Memory (MB): peak = 4494.855 ; gain = 1144.809 ; free physical = 109662 ; free virtual = 125060
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_A attribute set to FIRST with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_B attribute set to FIRST with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_A attribute set to FIRST with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_B attribute set to FIRST with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_A attribute set to FIRST with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_B attribute set to FIRST with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_A attribute set to FIRST with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_B attribute set to FIRST with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109673 ; free virtual = 125071
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c1a4fc8f

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109673 ; free virtual = 125071
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109679 ; free virtual = 125077

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 177054274

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109617 ; free virtual = 125015

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 26511fd72

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109560 ; free virtual = 124958

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 26511fd72

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109559 ; free virtual = 124957
Phase 1 Placer Initialization | Checksum: 26511fd72

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109558 ; free virtual = 124956

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c88be5ea

Time (s): cpu = 00:01:46 ; elapsed = 00:00:50 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109468 ; free virtual = 124866

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c88be5ea

Time (s): cpu = 00:01:46 ; elapsed = 00:00:50 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109471 ; free virtual = 124869

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c78e01b8

Time (s): cpu = 00:01:52 ; elapsed = 00:00:53 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109467 ; free virtual = 124866

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 244265a55

Time (s): cpu = 00:01:53 ; elapsed = 00:00:54 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109468 ; free virtual = 124866

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2141bbba6

Time (s): cpu = 00:01:53 ; elapsed = 00:00:54 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109467 ; free virtual = 124865

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 2141bbba6

Time (s): cpu = 00:01:54 ; elapsed = 00:00:54 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109467 ; free virtual = 124865

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 2141bbba6

Time (s): cpu = 00:01:54 ; elapsed = 00:00:54 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109467 ; free virtual = 124865

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1999e1155

Time (s): cpu = 00:01:54 ; elapsed = 00:00:55 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109464 ; free virtual = 124863

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: 2262456b6

Time (s): cpu = 00:01:58 ; elapsed = 00:00:57 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109445 ; free virtual = 124843

Phase 3.9 DP Optimization
Phase 3.9 DP Optimization | Checksum: 1f9587b85

Time (s): cpu = 00:02:10 ; elapsed = 00:01:02 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109437 ; free virtual = 124835

Phase 3.10 Flow Legalize Slice Clusters
Phase 3.10 Flow Legalize Slice Clusters | Checksum: 2c8d00ef8

Time (s): cpu = 00:02:11 ; elapsed = 00:01:02 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109435 ; free virtual = 124834

Phase 3.11 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: 28d3801e1

Time (s): cpu = 00:02:15 ; elapsed = 00:01:05 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109412 ; free virtual = 124810

Phase 3.12 Commit Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: 173635240

Time (s): cpu = 00:02:22 ; elapsed = 00:01:07 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109411 ; free virtual = 124809

Phase 3.13 Re-assign LUT pins
Phase 3.13 Re-assign LUT pins | Checksum: 16cf3ea1e

Time (s): cpu = 00:02:24 ; elapsed = 00:01:09 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109415 ; free virtual = 124813

Phase 3.14 Pipeline Register Optimization
Phase 3.14 Pipeline Register Optimization | Checksum: 1a89e1e97

Time (s): cpu = 00:02:24 ; elapsed = 00:01:09 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109424 ; free virtual = 124822

Phase 3.15 Fast Optimization
Phase 3.15 Fast Optimization | Checksum: 20dd1b6b8

Time (s): cpu = 00:02:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109430 ; free virtual = 124829
Phase 3 Detail Placement | Checksum: 20dd1b6b8

Time (s): cpu = 00:02:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109435 ; free virtual = 124833

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13813719f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13813719f

Time (s): cpu = 00:02:51 ; elapsed = 00:01:18 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109432 ; free virtual = 124830
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.585. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17404283d

Time (s): cpu = 00:02:53 ; elapsed = 00:01:20 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109434 ; free virtual = 124833
Phase 4.1 Post Commit Optimization | Checksum: 17404283d

Time (s): cpu = 00:02:54 ; elapsed = 00:01:20 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109434 ; free virtual = 124833

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17404283d

Time (s): cpu = 00:02:54 ; elapsed = 00:01:21 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109443 ; free virtual = 124841

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 256044fe9

Time (s): cpu = 00:02:55 ; elapsed = 00:01:22 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109449 ; free virtual = 124847

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d7b9f61d

Time (s): cpu = 00:02:56 ; elapsed = 00:01:22 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109449 ; free virtual = 124847
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d7b9f61d

Time (s): cpu = 00:02:56 ; elapsed = 00:01:22 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109449 ; free virtual = 124848
Ending Placer Task | Checksum: 156f213bb

Time (s): cpu = 00:02:56 ; elapsed = 00:01:22 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109541 ; free virtual = 124939
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:04 ; elapsed = 00:01:31 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109541 ; free virtual = 124939
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_A attribute set to FIRST with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_B attribute set to FIRST with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_A attribute set to FIRST with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_B attribute set to FIRST with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_A attribute set to FIRST with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_B attribute set to FIRST with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_A attribute set to FIRST with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_0 has CASCADE_ORDER_B attribute set to FIRST with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_1 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_A attribute set to MIDDLE with the CASDOUTA[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPA[3:0] bus.
WARNING: [DRC REQP-1902] RAMB36E2_AB_cascade_out_must_use_parity: The RAMB36E2 cell system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_bram_2 has CASCADE_ORDER_B attribute set to MIDDLE with the CASDOUTB[31:0] bus used, but is missing appropriate connection(s) for the CASDOUTPB[3:0] bus.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 956489 ConstDB: 0 ShapeSum: 745c8786 RouteDB: e20027ac

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1dccbd253

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109296 ; free virtual = 124695
Post Restoration Checksum: NetGraph: 5866eb64 NumContArr: c1c8236f Constraints: 7c8ac91c Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 196b9d7ef

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109299 ; free virtual = 124697

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 196b9d7ef

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109248 ; free virtual = 124647

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 196b9d7ef

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109248 ; free virtual = 124647

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: fa969c55

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109148 ; free virtual = 124546

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1c34892e2

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109149 ; free virtual = 124547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.744  | TNS=0.000  | WHS=-0.323 | THS=-10.471|

Phase 2 Router Initialization | Checksum: 17a0556f4

Time (s): cpu = 00:01:27 ; elapsed = 00:00:40 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109145 ; free virtual = 124543

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bc412ac4

Time (s): cpu = 00:01:59 ; elapsed = 00:00:46 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109131 ; free virtual = 124529

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8244
 Number of Nodes with overlaps = 536
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.467  | TNS=0.000  | WHS=-0.004 | THS=-0.004 |

Phase 4.1 Global Iteration 0 | Checksum: 1a2fd6727

Time (s): cpu = 00:03:59 ; elapsed = 00:01:11 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109131 ; free virtual = 124529

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 148a5288d

Time (s): cpu = 00:04:00 ; elapsed = 00:01:12 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109131 ; free virtual = 124529
Phase 4 Rip-up And Reroute | Checksum: 148a5288d

Time (s): cpu = 00:04:00 ; elapsed = 00:01:12 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109130 ; free virtual = 124528

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d4ffd86f

Time (s): cpu = 00:04:11 ; elapsed = 00:01:16 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109122 ; free virtual = 124520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.467  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1d4ffd86f

Time (s): cpu = 00:04:12 ; elapsed = 00:01:16 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109122 ; free virtual = 124520

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d4ffd86f

Time (s): cpu = 00:04:12 ; elapsed = 00:01:16 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109122 ; free virtual = 124520
Phase 5 Delay and Skew Optimization | Checksum: 1d4ffd86f

Time (s): cpu = 00:04:12 ; elapsed = 00:01:16 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109122 ; free virtual = 124520

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d90c909d

Time (s): cpu = 00:04:24 ; elapsed = 00:01:20 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109124 ; free virtual = 124522
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.467  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19db969b1

Time (s): cpu = 00:04:24 ; elapsed = 00:01:20 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109124 ; free virtual = 124522
Phase 6 Post Hold Fix | Checksum: 19db969b1

Time (s): cpu = 00:04:24 ; elapsed = 00:01:20 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109124 ; free virtual = 124522

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.10803 %
  Global Horizontal Routing Utilization  = 1.92386 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 218a48fbb

Time (s): cpu = 00:04:28 ; elapsed = 00:01:22 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109121 ; free virtual = 124519

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 218a48fbb

Time (s): cpu = 00:04:28 ; elapsed = 00:01:22 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109120 ; free virtual = 124518

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 218a48fbb

Time (s): cpu = 00:04:30 ; elapsed = 00:01:24 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109116 ; free virtual = 124515

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.467  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 218a48fbb

Time (s): cpu = 00:04:30 ; elapsed = 00:01:24 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109120 ; free virtual = 124518
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:31 ; elapsed = 00:01:24 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109196 ; free virtual = 124594

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:40 ; elapsed = 00:01:32 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109196 ; free virtual = 124594
# report_utilization
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Sep 21 01:13:23 2021
| Host         : pudim-flan running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : top_system
| Device       : xcku040fbva676-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 20659 |     0 |    242400 |  8.52 |
|   LUT as Logic             | 17606 |     0 |    242400 |  7.26 |
|   LUT as Memory            |  3053 |     0 |    112800 |  2.71 |
|     LUT as Distributed RAM |  2662 |     0 |           |       |
|     LUT as Shift Register  |   391 |     0 |           |       |
| CLB Registers              | 23733 |    38 |    484800 |  4.90 |
|   Register as Flip Flop    | 23664 |    38 |    484800 |  4.88 |
|   Register as Latch        |    68 |     0 |    484800 |  0.01 |
|   Register as AND/OR       |     1 |     0 |    484800 | <0.01 |
| CARRY8                     |   192 |     0 |     30300 |  0.63 |
| F7 Muxes                   |   604 |     0 |    121200 |  0.50 |
| F8 Muxes                   |   166 |     0 |     60600 |  0.27 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 697   |          Yes |           - |          Set |
| 2756  |          Yes |           - |        Reset |
| 457   |          Yes |         Set |            - |
| 19827 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  4064 |     0 |     30300 | 13.41 |
|   CLBL                                    |  1997 |     0 |           |       |
|   CLBM                                    |  2067 |     0 |           |       |
| LUT as Logic                              | 17606 |     0 |    242400 |  7.26 |
|   using O5 output only                    |   452 |       |           |       |
|   using O6 output only                    | 13634 |       |           |       |
|   using O5 and O6                         |  3520 |       |           |       |
| LUT as Memory                             |  3053 |     0 |    112800 |  2.71 |
|   LUT as Distributed RAM                  |  2662 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     2 |       |           |       |
|     using O5 and O6                       |  2660 |       |           |       |
|   LUT as Shift Register                   |   391 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   356 |       |           |       |
|     using O5 and O6                       |    35 |       |           |       |
| LUT Flip Flop Pairs                       |  9673 |     0 |    242400 |  3.99 |
|   fully used LUT-FF pairs                 |  3494 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  5866 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  4779 |       |           |       |
| Unique Control Sets                       |  1793 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 45.5 |     0 |       600 |  7.58 |
|   RAMB36/FIFO*    |   44 |     0 |       600 |  7.33 |
|     RAMB36E2 only |   44 |       |           |       |
|   RAMB18          |    3 |     0 |      1200 |  0.25 |
|     RAMB18E2 only |    3 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    7 |     0 |      1920 |  0.36 |
|   DSP48E2 only |    7 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   90 |    90 |       312 | 28.85 |
| HPIOB            |   90 |    90 |       208 | 43.27 |
|   INPUT          |   10 |       |           |       |
|   OUTPUT         |   36 |       |           |       |
|   BIDIR          |   44 |       |           |       |
| HRIO             |    0 |     0 |       104 |  0.00 |
| HPIOBDIFFINBUF   |    5 |     5 |       192 |  2.60 |
|   DIFFINBUF      |    5 |     5 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |   12 |     0 |        80 | 15.00 |
| BITSLICE_RX_TX   |   71 |    71 |       520 | 13.65 |
|   RXTX_BITSLICE  |   65 |    65 |           |       |
|   OSERDES        |    1 |     1 |           |       |
| BITSLICE_TX      |   12 |     0 |        80 | 15.00 |
| RIU_OR           |    6 |     0 |        40 | 15.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |       480 |  1.67 |
|   BUFGCE             |    8 |     0 |       240 |  3.33 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    2 |     0 |        20 | 10.00 |
| MMCME3_ADV           |    1 |     1 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         4 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |         8 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 19827 |            Register |
| LUT6             |  7484 |                 CLB |
| LUT3             |  4540 |                 CLB |
| RAMS32           |  3550 |                 CLB |
| LUT4             |  3525 |                 CLB |
| LUT5             |  3208 |                 CLB |
| FDCE             |  2688 |            Register |
| LUT2             |  1872 |                 CLB |
| RAMD32           |  1772 |                 CLB |
| FDPE             |   697 |            Register |
| MUXF7            |   604 |                 CLB |
| LUT1             |   497 |                 CLB |
| FDSE             |   457 |            Register |
| SRLC32E          |   337 |                 CLB |
| CARRY8           |   192 |                 CLB |
| MUXF8            |   166 |                 CLB |
| SRL16E           |    89 |                 CLB |
| LDCE             |    68 |            Register |
| RXTX_BITSLICE    |    65 |                 I/O |
| IBUFCTRL         |    49 |              Others |
| RAMB36E2         |    44 |           Block Ram |
| INBUF            |    44 |                 I/O |
| OBUFT_DCIEN      |    36 |                 I/O |
| OBUF             |    36 |                 I/O |
| TX_BITSLICE_TRI  |    12 |                 I/O |
| BITSLICE_CONTROL |    12 |                 I/O |
| OBUFT            |     8 |                 I/O |
| BUFGCE           |     8 |               Clock |
| DSP48E2          |     7 |          Arithmetic |
| RIU_OR           |     6 |                 I/O |
| INV              |     5 |                 CLB |
| DIFFINBUF        |     5 |                 I/O |
| HPIO_VREF        |     4 |                 I/O |
| RAMB18E2         |     3 |           Block Ram |
| PLLE3_ADV        |     2 |               Clock |
| OSERDESE3        |     1 |                 I/O |
| MMCME3_ADV       |     1 |               Clock |
| BSCANE2          |     1 |       Configuration |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------+------+
|      Ref Name      | Used |
+--------------------+------+
| ddr4_0_phy         |    1 |
| ddr4_0             |    1 |
| dbg_hub_CV         |    1 |
| axi_interconnect_0 |    1 |
+--------------------+------+


report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109193 ; free virtual = 124591
# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: C, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date              : Tue Sep 21 01:13:27 2021
| Host              : pudim-flan running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing
| Design            : top_system
| Device            : xcku040-fbva676
| Speed File        : -1  PRODUCTION 1.24 11-02-2017
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[134]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.139ns (3.299%)  route 4.074ns (96.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 10.769 - 5.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.396ns, distribution 1.622ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.365ns, distribution 1.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    H22                                               0.000     0.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.556     0.556 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.660    ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.660 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.895     1.555    ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.656 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          2.037     3.693    ddr4_ram/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     3.471 r  ddr4_ram/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.457     3.928    ddr4_ram/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.029 r  ddr4_ram/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y0 (CLOCK_ROOT)    net (fo=17112, routed)       2.018     6.047    ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X6Y36          FDRE                                         r  ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.139     6.186 f  ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg/Q
                         net (fo=619, routed)         4.074    10.260    ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal
    SLICE_X6Y64          FDRE                                         r  ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[134]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    H22                                               0.000     5.000 r  c0_sys_clk_clk_p (IN)
                         net (fo=0)                   0.000     5.000    ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     5.374 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.429    ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    H22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.429 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786     6.215    ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.306 r  ddr4_ram/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.815     8.121    ddr4_ram/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     8.471 r  ddr4_ram/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.386     8.857    ddr4_ram/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     8.948 r  ddr4_ram/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y0 (CLOCK_ROOT)    net (fo=17112, routed)       1.821    10.769    ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X6Y64          FDRE                                         r  ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[134]/C
                         clock pessimism              0.112    10.881    
                         clock uncertainty           -0.058    10.823    
    SLICE_X6Y64          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.096    10.727    ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[134]
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  0.467    




# write_bitstream -force synth_system.bit
Command: write_bitstream -force synth_system.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-3] CONFIG_VOLTAGE Design Property: The CONFIG_VOLTAGE property is not set for current_design. To indicate what the configuration bank VCCO will be, the CONFIG_VOLTAGE property must be set to 1.5, 1.8, 2.5, or 3.3.  Refer to device configuration user guide for more information.
WARNING: [DRC DPIP-2] Input pipelining: DSP ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system/cpu/picorv32_core/pcpi_mul/rd0 output system/cpu/picorv32_core/pcpi_mul/rd0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system/cpu/picorv32_core/pcpi_mul/rd0__0 output system/cpu/picorv32_core/pcpi_mul/rd0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system/cpu/picorv32_core/pcpi_mul/rd0 multiplier stage system/cpu/picorv32_core/pcpi_mul/rd0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system/cpu/picorv32_core/pcpi_mul/rd0__0 multiplier stage system/cpu/picorv32_core/pcpi_mul/rd0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system/cpu/picorv32_core/pcpi_mul/rd_reg__0 multiplier stage system/cpu/picorv32_core/pcpi_mul/rd_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system/cpu/picorv32_core/pcpi_mul/rd_reg__2 multiplier stage system/cpu/picorv32_core/pcpi_mul/rd_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net system/cpu/picorv32_core/n_0_1327_BUFG_inst_n_1 is a gated clock net sourced by a combinational pin system/cpu/picorv32_core/n_0_1327_BUFG_inst_i_1/O, cell system/cpu/picorv32_core/n_0_1327_BUFG_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 227 net(s) have no routable loads. The problem bus(es) and/or net(s) are ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], ddr4_ram/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1], ddr4_ram/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg[1]... and (the first 15 of 225 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./synth_system.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:38 ; elapsed = 00:02:42 . Memory (MB): peak = 4494.855 ; gain = 0.000 ; free physical = 109108 ; free virtual = 124522
# write_verilog -force synth_system.v
INFO: [Common 17-206] Exiting Vivado at Tue Sep 21 01:16:11 2021...
