0.6
2019.1
May 24 2019
15:06:07
D:/hsipin/HW4a/HW4a.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/hsipin/HW4a/HW4a.srcs/sim_1/new/Test_a1.v,1575100825,verilog,,,,Test_a1,,,,,,,,
D:/hsipin/HW4a/HW4a.srcs/sources_1/new/Adder.v,1575101465,verilog,,D:/hsipin/HW4a/HW4a.srcs/sim_1/new/Test_a1.v,,Adder;BinaryDecimalConverter;DecimalAdder;FullAdder;HalfAdder,,,,,,,,
