
*** Running vivado
    with args -log system_DelayUnit_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_DelayUnit_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_DelayUnit_0_0.tcl -notrace
Command: synth_design -top system_DelayUnit_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 301.301 ; gain = 91.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_DelayUnit_0_0' [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_DelayUnit_0_0/synth/system_DelayUnit_0_0.vhd:96]
INFO: [Synth 8-3491] module 'DelayUnit' declared at 'C:/EAAES/asignments/LineArray/Sources/DelayUnit.vhd:35' bound to instance 'U0' of component 'DelayUnit' [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_DelayUnit_0_0/synth/system_DelayUnit_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'DelayUnit' [C:/EAAES/asignments/LineArray/Sources/DelayUnit.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'DelayUnit' (1#1) [C:/EAAES/asignments/LineArray/Sources/DelayUnit.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'system_DelayUnit_0_0' (2#1) [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_DelayUnit_0_0/synth/system_DelayUnit_0_0.vhd:96]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port s_axis_tdata[3]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port s_axis_tdata[2]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port s_axis_tdata[1]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port s_axis_tdata[0]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port config_channel[2]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port config_channel[1]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port config_channel[0]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port config_valid
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 338.637 ; gain = 128.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 338.637 ; gain = 128.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 637.691 ; gain = 1.121
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 637.691 ; gain = 427.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 637.691 ; gain = 427.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 637.691 ; gain = 427.605
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'm1_axis_tvalid_reg' into 'm0_axis_tvalid_reg' [C:/EAAES/asignments/LineArray/Sources/DelayUnit.vhd:133]
INFO: [Synth 8-4471] merging register 'm2_axis_tvalid_reg' into 'm0_axis_tvalid_reg' [C:/EAAES/asignments/LineArray/Sources/DelayUnit.vhd:136]
INFO: [Synth 8-4471] merging register 'm3_axis_tvalid_reg' into 'm0_axis_tvalid_reg' [C:/EAAES/asignments/LineArray/Sources/DelayUnit.vhd:139]
INFO: [Synth 8-4471] merging register 'm4_axis_tvalid_reg' into 'm0_axis_tvalid_reg' [C:/EAAES/asignments/LineArray/Sources/DelayUnit.vhd:142]
INFO: [Synth 8-4471] merging register 'm5_axis_tvalid_reg' into 'm0_axis_tvalid_reg' [C:/EAAES/asignments/LineArray/Sources/DelayUnit.vhd:145]
INFO: [Synth 8-4471] merging register 'm6_axis_tvalid_reg' into 'm0_axis_tvalid_reg' [C:/EAAES/asignments/LineArray/Sources/DelayUnit.vhd:148]
INFO: [Synth 8-4471] merging register 'm7_axis_tvalid_reg' into 'm0_axis_tvalid_reg' [C:/EAAES/asignments/LineArray/Sources/DelayUnit.vhd:151]
INFO: [Synth 8-4471] merging register 'm8_axis_tvalid_reg' into 'm0_axis_tvalid_reg' [C:/EAAES/asignments/LineArray/Sources/DelayUnit.vhd:154]
INFO: [Synth 8-5545] ROM "stream1_samples" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 's_axis_tready_reg' [C:/EAAES/asignments/LineArray/Sources/DelayUnit.vhd:155]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 637.691 ; gain = 427.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 9     
	                1 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DelayUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 9     
	                1 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stream1_samples" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design DelayUnit has unconnected port s_axis_tdata[3]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port s_axis_tdata[2]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port s_axis_tdata[1]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port s_axis_tdata[0]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port config_channel[2]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port config_channel[1]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port config_channel[0]
WARNING: [Synth 8-3331] design DelayUnit has unconnected port config_valid
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/config_ready_reg )
INFO: [Synth 8-3886] merging instance 'U0/m0_axis_tdata_reg[12]' (FDCE) to 'U0/m0_axis_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/m0_axis_tdata_reg[13]' (FDCE) to 'U0/m0_axis_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/m0_axis_tdata_reg[14]' (FDCE) to 'U0/m0_axis_tdata_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/m0_axis_tdata_reg[15] )
INFO: [Synth 8-3332] Sequential element (U0/m0_axis_tdata_reg[15]) is unused and will be removed from module system_DelayUnit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/config_ready_reg) is unused and will be removed from module system_DelayUnit_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 637.691 ; gain = 427.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------+------------------------+-----------+----------------------+-----------------------------+
|Module Name          | RTL Object             | Inference | Size (Depth x Width) | Primitives                  | 
+---------------------+------------------------+-----------+----------------------+-----------------------------+
|system_DelayUnit_0_0 | U0/stream1_samples_reg | Implied   | 256 x 12             | RAM64X1D x 4  RAM64M x 20   | 
|system_DelayUnit_0_0 | U0/stream2_samples_reg | Implied   | 256 x 12             | RAM64X1D x 4  RAM64M x 20   | 
|system_DelayUnit_0_0 | U0/stream3_samples_reg | Implied   | 256 x 12             | RAM64X1D x 4  RAM64M x 20   | 
|system_DelayUnit_0_0 | U0/stream4_samples_reg | Implied   | 256 x 12             | RAM64X1D x 4  RAM64M x 20   | 
|system_DelayUnit_0_0 | U0/stream5_samples_reg | Implied   | 256 x 12             | RAM64X1D x 4  RAM64M x 20   | 
|system_DelayUnit_0_0 | U0/stream6_samples_reg | Implied   | 256 x 12             | RAM64X1D x 4  RAM64M x 20   | 
|system_DelayUnit_0_0 | U0/stream7_samples_reg | Implied   | 256 x 12             | RAM64X1D x 4  RAM64M x 20   | 
|system_DelayUnit_0_0 | U0/stream8_samples_reg | Implied   | 256 x 12             | RAM64X1D x 4  RAM64M x 20   | 
+---------------------+------------------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 637.691 ; gain = 427.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 637.691 ; gain = 427.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 655.914 ; gain = 445.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 655.914 ; gain = 445.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 655.914 ; gain = 445.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 655.914 ; gain = 445.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 655.914 ; gain = 445.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 655.914 ; gain = 445.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 655.914 ; gain = 445.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   197|
|2     |LUT1     |    32|
|3     |LUT2     |   958|
|4     |LUT3     |   156|
|5     |LUT4     |    86|
|6     |LUT5     |    72|
|7     |LUT6     |   211|
|8     |RAM64M   |   160|
|9     |RAM64X1D |    32|
|10    |FDCE     |   141|
|11    |FDRE     |   512|
+------+---------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |  2557|
|2     |  U0     |DelayUnit |  2557|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 655.914 ; gain = 445.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 655.914 ; gain = 135.109
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 655.914 ; gain = 445.828
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 389 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system_DelayUnit_0_0' is not ideal for floorplanning, since the cellview 'DelayUnit' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 655.914 ; gain = 436.914
INFO: [Common 17-1381] The checkpoint 'C:/EAAES/asignments/LineArray/LineArray.runs/system_DelayUnit_0_0_synth_1/system_DelayUnit_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/EAAES/asignments/LineArray/LineArray.runs/system_DelayUnit_0_0_synth_1/system_DelayUnit_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 655.914 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 24 14:09:16 2019...
