/home/luiz/Documents/projects/ELE1717/code_detector/div.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/luiz/Documents/projects/ELE1717/code_detector/div.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity CLK_Div
-- Compiling architecture ckt of CLK_Div

} {} {}}
