
L432KC_Firmware_anywhere.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  20000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .got          00000020  2000018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .got.plt      0000000c  200001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .text         00001844  080001b8  080001b8  000101b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000040  080019fc  080019fc  000119fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08001a3c  08001a3c  000201cc  2**0
                  CONTENTS
  6 .ARM          00000000  08001a3c  08001a3c  000201cc  2**0
                  CONTENTS
  7 .preinit_array 00000000  08001a3c  08001a3c  000201cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  08001a3c  08001a3c  00011a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  08001a40  08001a40  00011a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         00000014  200001b8  08001a44  000201b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000024  200001cc  08001a58  000201cc  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  200001f0  08001a58  000201f0  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
 14 .debug_info   000074b8  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001556  00000000  00000000  000276b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000006b8  00000000  00000000  00028c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000600  00000000  00000000  000292c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001e810  00000000  00000000  000298c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000738f  00000000  00000000  000480d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000b7d28  00000000  00000000  0004f467  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  0010718f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000018a0  00000000  00000000  001071e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b8 <__do_global_dtors_aux>:
 80001b8:	b510      	push	{r4, lr}
 80001ba:	4c05      	ldr	r4, [pc, #20]	; (80001d0 <__do_global_dtors_aux+0x18>)
 80001bc:	7823      	ldrb	r3, [r4, #0]
 80001be:	b933      	cbnz	r3, 80001ce <__do_global_dtors_aux+0x16>
 80001c0:	4b04      	ldr	r3, [pc, #16]	; (80001d4 <__do_global_dtors_aux+0x1c>)
 80001c2:	b113      	cbz	r3, 80001ca <__do_global_dtors_aux+0x12>
 80001c4:	4804      	ldr	r0, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x20>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	2301      	movs	r3, #1
 80001cc:	7023      	strb	r3, [r4, #0]
 80001ce:	bd10      	pop	{r4, pc}
 80001d0:	200001cc 	.word	0x200001cc
 80001d4:	00000000 	.word	0x00000000
 80001d8:	080019e4 	.word	0x080019e4

080001dc <frame_dummy>:
 80001dc:	b508      	push	{r3, lr}
 80001de:	4b03      	ldr	r3, [pc, #12]	; (80001ec <frame_dummy+0x10>)
 80001e0:	b11b      	cbz	r3, 80001ea <frame_dummy+0xe>
 80001e2:	4903      	ldr	r1, [pc, #12]	; (80001f0 <frame_dummy+0x14>)
 80001e4:	4803      	ldr	r0, [pc, #12]	; (80001f4 <frame_dummy+0x18>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	bd08      	pop	{r3, pc}
 80001ec:	00000000 	.word	0x00000000
 80001f0:	200001d0 	.word	0x200001d0
 80001f4:	080019e4 	.word	0x080019e4

080001f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b082      	sub	sp, #8
 80001fc:	af00      	add	r7, sp, #0
#warning Firmware configured in linker to start from 0x8000000 but .bin to be flashed to 0x8005000
  uint32_t u32LedCounter = 0;
 80001fe:	2300      	movs	r3, #0
 8000200:	607b      	str	r3, [r7, #4]
  HAL_Init();
 8000202:	f000 fa5e 	bl	80006c2 <HAL_Init>
  SystemClock_Config();
 8000206:	f000 f82d 	bl	8000264 <SystemClock_Config>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800020a:	b662      	cpsie	i
}
 800020c:	bf00      	nop
  __enable_irq();
  MX_GPIO_Init();
 800020e:	f000 f88b 	bl	8000328 <MX_GPIO_Init>

  while (1)
  {
    //gu32FirmwareOffset++;
    u32LedCounter++;
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	3301      	adds	r3, #1
 8000216:	607b      	str	r3, [r7, #4]

    if (((u32LedCounter + u32Test1 + u32Test2) % 0xF0000) == 0)
 8000218:	4b10      	ldr	r3, [pc, #64]	; (800025c <main+0x64>)
 800021a:	f859 3003 	ldr.w	r3, [r9, r3]
 800021e:	681a      	ldr	r2, [r3, #0]
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	441a      	add	r2, r3
 8000224:	4b0e      	ldr	r3, [pc, #56]	; (8000260 <main+0x68>)
 8000226:	f859 3003 	ldr.w	r3, [r9, r3]
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	18d1      	adds	r1, r2, r3
 800022e:	4b09      	ldr	r3, [pc, #36]	; (8000254 <main+0x5c>)
 8000230:	fba3 2301 	umull	r2, r3, r3, r1
 8000234:	0cda      	lsrs	r2, r3, #19
 8000236:	4613      	mov	r3, r2
 8000238:	011b      	lsls	r3, r3, #4
 800023a:	1a9b      	subs	r3, r3, r2
 800023c:	041b      	lsls	r3, r3, #16
 800023e:	1aca      	subs	r2, r1, r3
 8000240:	2a00      	cmp	r2, #0
 8000242:	d1e6      	bne.n	8000212 <main+0x1a>
    {
      u32LedCounter = 0;
 8000244:	2300      	movs	r3, #0
 8000246:	607b      	str	r3, [r7, #4]
      HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000248:	2108      	movs	r1, #8
 800024a:	4803      	ldr	r0, [pc, #12]	; (8000258 <main+0x60>)
 800024c:	f000 fd26 	bl	8000c9c <HAL_GPIO_TogglePin>
    u32LedCounter++;
 8000250:	e7df      	b.n	8000212 <main+0x1a>
 8000252:	bf00      	nop
 8000254:	88888889 	.word	0x88888889
 8000258:	48000400 	.word	0x48000400
 800025c:	00000010 	.word	0x00000010
 8000260:	00000000 	.word	0x00000000

08000264 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b096      	sub	sp, #88	; 0x58
 8000268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800026a:	f107 0314 	add.w	r3, r7, #20
 800026e:	2244      	movs	r2, #68	; 0x44
 8000270:	2100      	movs	r1, #0
 8000272:	4618      	mov	r0, r3
 8000274:	f001 fbae 	bl	80019d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000278:	463b      	mov	r3, r7
 800027a:	2200      	movs	r2, #0
 800027c:	601a      	str	r2, [r3, #0]
 800027e:	605a      	str	r2, [r3, #4]
 8000280:	609a      	str	r2, [r3, #8]
 8000282:	60da      	str	r2, [r3, #12]
 8000284:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000286:	f000 fd23 	bl	8000cd0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800028a:	4b26      	ldr	r3, [pc, #152]	; (8000324 <SystemClock_Config+0xc0>)
 800028c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000290:	4a24      	ldr	r2, [pc, #144]	; (8000324 <SystemClock_Config+0xc0>)
 8000292:	f023 0318 	bic.w	r3, r3, #24
 8000296:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800029a:	2314      	movs	r3, #20
 800029c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800029e:	2301      	movs	r3, #1
 80002a0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002a2:	2301      	movs	r3, #1
 80002a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002a6:	2300      	movs	r3, #0
 80002a8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80002aa:	2360      	movs	r3, #96	; 0x60
 80002ac:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ae:	2302      	movs	r3, #2
 80002b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80002b2:	2301      	movs	r3, #1
 80002b4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80002b6:	2301      	movs	r3, #1
 80002b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80002ba:	2310      	movs	r3, #16
 80002bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80002be:	2307      	movs	r3, #7
 80002c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002c2:	2302      	movs	r3, #2
 80002c4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002c6:	2302      	movs	r3, #2
 80002c8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ca:	f107 0314 	add.w	r3, r7, #20
 80002ce:	4618      	mov	r0, r3
 80002d0:	f000 fd74 	bl	8000dbc <HAL_RCC_OscConfig>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80002da:	f000 f86f 	bl	80003bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002de:	230f      	movs	r3, #15
 80002e0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002e2:	2303      	movs	r3, #3
 80002e4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e6:	2300      	movs	r3, #0
 80002e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ea:	2300      	movs	r3, #0
 80002ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ee:	2300      	movs	r3, #0
 80002f0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002f2:	463b      	mov	r3, r7
 80002f4:	2101      	movs	r1, #1
 80002f6:	4618      	mov	r0, r3
 80002f8:	f001 f986 	bl	8001608 <HAL_RCC_ClockConfig>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d001      	beq.n	8000306 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000302:	f000 f85b 	bl	80003bc <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000306:	f44f 7000 	mov.w	r0, #512	; 0x200
 800030a:	f000 fcff 	bl	8000d0c <HAL_PWREx_ControlVoltageScaling>
 800030e:	4603      	mov	r3, r0
 8000310:	2b00      	cmp	r3, #0
 8000312:	d001      	beq.n	8000318 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000314:	f000 f852 	bl	80003bc <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000318:	f001 fb4c 	bl	80019b4 <HAL_RCCEx_EnableMSIPLLMode>
}
 800031c:	bf00      	nop
 800031e:	3758      	adds	r7, #88	; 0x58
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}
 8000324:	40021000 	.word	0x40021000

08000328 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b088      	sub	sp, #32
 800032c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800032e:	f107 030c 	add.w	r3, r7, #12
 8000332:	2200      	movs	r2, #0
 8000334:	601a      	str	r2, [r3, #0]
 8000336:	605a      	str	r2, [r3, #4]
 8000338:	609a      	str	r2, [r3, #8]
 800033a:	60da      	str	r2, [r3, #12]
 800033c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800033e:	4b1d      	ldr	r3, [pc, #116]	; (80003b4 <MX_GPIO_Init+0x8c>)
 8000340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000342:	4a1c      	ldr	r2, [pc, #112]	; (80003b4 <MX_GPIO_Init+0x8c>)
 8000344:	f043 0304 	orr.w	r3, r3, #4
 8000348:	64d3      	str	r3, [r2, #76]	; 0x4c
 800034a:	4b1a      	ldr	r3, [pc, #104]	; (80003b4 <MX_GPIO_Init+0x8c>)
 800034c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800034e:	f003 0304 	and.w	r3, r3, #4
 8000352:	60bb      	str	r3, [r7, #8]
 8000354:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000356:	4b17      	ldr	r3, [pc, #92]	; (80003b4 <MX_GPIO_Init+0x8c>)
 8000358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800035a:	4a16      	ldr	r2, [pc, #88]	; (80003b4 <MX_GPIO_Init+0x8c>)
 800035c:	f043 0301 	orr.w	r3, r3, #1
 8000360:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000362:	4b14      	ldr	r3, [pc, #80]	; (80003b4 <MX_GPIO_Init+0x8c>)
 8000364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000366:	f003 0301 	and.w	r3, r3, #1
 800036a:	607b      	str	r3, [r7, #4]
 800036c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800036e:	4b11      	ldr	r3, [pc, #68]	; (80003b4 <MX_GPIO_Init+0x8c>)
 8000370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000372:	4a10      	ldr	r2, [pc, #64]	; (80003b4 <MX_GPIO_Init+0x8c>)
 8000374:	f043 0302 	orr.w	r3, r3, #2
 8000378:	64d3      	str	r3, [r2, #76]	; 0x4c
 800037a:	4b0e      	ldr	r3, [pc, #56]	; (80003b4 <MX_GPIO_Init+0x8c>)
 800037c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800037e:	f003 0302 	and.w	r3, r3, #2
 8000382:	603b      	str	r3, [r7, #0]
 8000384:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000386:	2200      	movs	r2, #0
 8000388:	2108      	movs	r1, #8
 800038a:	480b      	ldr	r0, [pc, #44]	; (80003b8 <MX_GPIO_Init+0x90>)
 800038c:	f000 fc6e 	bl	8000c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000390:	2308      	movs	r3, #8
 8000392:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000394:	2301      	movs	r3, #1
 8000396:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000398:	2300      	movs	r3, #0
 800039a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800039c:	2300      	movs	r3, #0
 800039e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80003a0:	f107 030c 	add.w	r3, r7, #12
 80003a4:	4619      	mov	r1, r3
 80003a6:	4804      	ldr	r0, [pc, #16]	; (80003b8 <MX_GPIO_Init+0x90>)
 80003a8:	f000 faf6 	bl	8000998 <HAL_GPIO_Init>

}
 80003ac:	bf00      	nop
 80003ae:	3720      	adds	r7, #32
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	40021000 	.word	0x40021000
 80003b8:	48000400 	.word	0x48000400

080003bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003c0:	b672      	cpsid	i
}
 80003c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003c4:	e7fe      	b.n	80003c4 <Error_Handler+0x8>
	...

080003c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	b083      	sub	sp, #12
 80003cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003ce:	4b0f      	ldr	r3, [pc, #60]	; (800040c <HAL_MspInit+0x44>)
 80003d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80003d2:	4a0e      	ldr	r2, [pc, #56]	; (800040c <HAL_MspInit+0x44>)
 80003d4:	f043 0301 	orr.w	r3, r3, #1
 80003d8:	6613      	str	r3, [r2, #96]	; 0x60
 80003da:	4b0c      	ldr	r3, [pc, #48]	; (800040c <HAL_MspInit+0x44>)
 80003dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80003de:	f003 0301 	and.w	r3, r3, #1
 80003e2:	607b      	str	r3, [r7, #4]
 80003e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003e6:	4b09      	ldr	r3, [pc, #36]	; (800040c <HAL_MspInit+0x44>)
 80003e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80003ea:	4a08      	ldr	r2, [pc, #32]	; (800040c <HAL_MspInit+0x44>)
 80003ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003f0:	6593      	str	r3, [r2, #88]	; 0x58
 80003f2:	4b06      	ldr	r3, [pc, #24]	; (800040c <HAL_MspInit+0x44>)
 80003f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80003f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003fa:	603b      	str	r3, [r7, #0]
 80003fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003fe:	bf00      	nop
 8000400:	370c      	adds	r7, #12
 8000402:	46bd      	mov	sp, r7
 8000404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	40021000 	.word	0x40021000

08000410 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000414:	e7fe      	b.n	8000414 <NMI_Handler+0x4>
	...

08000418 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000418:	b480      	push	{r7}
 800041a:	b083      	sub	sp, #12
 800041c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  uint32_t u32Cfsr = *((uint32_t*)0xE000ED28);
 800041e:	4b03      	ldr	r3, [pc, #12]	; (800042c <HardFault_Handler+0x14>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	607b      	str	r3, [r7, #4]
  u32Cfsr += 0; // To stop compile nags

  uint32_t u32Bfar = *((uint32_t*)0xE000ED38);
 8000424:	4b02      	ldr	r3, [pc, #8]	; (8000430 <HardFault_Handler+0x18>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	603b      	str	r3, [r7, #0]
  u32Bfar += 0;

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800042a:	e7fe      	b.n	800042a <HardFault_Handler+0x12>
 800042c:	e000ed28 	.word	0xe000ed28
 8000430:	e000ed38 	.word	0xe000ed38

08000434 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000438:	e7fe      	b.n	8000438 <MemManage_Handler+0x4>

0800043a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800043a:	b480      	push	{r7}
 800043c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800043e:	e7fe      	b.n	800043e <BusFault_Handler+0x4>

08000440 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000444:	e7fe      	b.n	8000444 <UsageFault_Handler+0x4>

08000446 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000446:	b480      	push	{r7}
 8000448:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800044a:	bf00      	nop
 800044c:	46bd      	mov	sp, r7
 800044e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000452:	4770      	bx	lr

08000454 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000458:	bf00      	nop
 800045a:	46bd      	mov	sp, r7
 800045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000460:	4770      	bx	lr

08000462 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000462:	b480      	push	{r7}
 8000464:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000466:	bf00      	nop
 8000468:	46bd      	mov	sp, r7
 800046a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046e:	4770      	bx	lr

08000470 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000474:	f000 f982 	bl	800077c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000478:	bf00      	nop
 800047a:	bd80      	pop	{r7, pc}

0800047c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
#if defined(USER_VECT_TAB_ADDRESS)
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif
  asm("ldr   r11, =0xDEB00030");
 8000480:	f8df b07c 	ldr.w	fp, [pc, #124]	; 8000500 <SystemInit+0x84>

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000484:	4b1c      	ldr	r3, [pc, #112]	; (80004f8 <SystemInit+0x7c>)
 8000486:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800048a:	4a1b      	ldr	r2, [pc, #108]	; (80004f8 <SystemInit+0x7c>)
 800048c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000490:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
  asm("ldr   r11, =0xDEB00040");
 8000494:	f8df b06c 	ldr.w	fp, [pc, #108]	; 8000504 <SystemInit+0x88>

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000498:	4b18      	ldr	r3, [pc, #96]	; (80004fc <SystemInit+0x80>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	4a17      	ldr	r2, [pc, #92]	; (80004fc <SystemInit+0x80>)
 800049e:	f043 0301 	orr.w	r3, r3, #1
 80004a2:	6013      	str	r3, [r2, #0]

  asm("ldr   r11, =0xDEB00050");
 80004a4:	f8df b060 	ldr.w	fp, [pc, #96]	; 8000508 <SystemInit+0x8c>

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80004a8:	4b14      	ldr	r3, [pc, #80]	; (80004fc <SystemInit+0x80>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	609a      	str	r2, [r3, #8]

  asm("ldr   r11, =0xDEB00060");
 80004ae:	f8df b05c 	ldr.w	fp, [pc, #92]	; 800050c <SystemInit+0x90>

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80004b2:	4b12      	ldr	r3, [pc, #72]	; (80004fc <SystemInit+0x80>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	4a11      	ldr	r2, [pc, #68]	; (80004fc <SystemInit+0x80>)
 80004b8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80004bc:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80004c0:	6013      	str	r3, [r2, #0]

  asm("ldr   r11, =0xDEB00070");
 80004c2:	f8df b04c 	ldr.w	fp, [pc, #76]	; 8000510 <SystemInit+0x94>

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80004c6:	4b0d      	ldr	r3, [pc, #52]	; (80004fc <SystemInit+0x80>)
 80004c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80004cc:	60da      	str	r2, [r3, #12]

  asm("ldr   r11, =0xDEB00080");
 80004ce:	f8df b044 	ldr.w	fp, [pc, #68]	; 8000514 <SystemInit+0x98>

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80004d2:	4b0a      	ldr	r3, [pc, #40]	; (80004fc <SystemInit+0x80>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	4a09      	ldr	r2, [pc, #36]	; (80004fc <SystemInit+0x80>)
 80004d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80004dc:	6013      	str	r3, [r2, #0]

  asm("ldr   r11, =0xDEB00090");
 80004de:	f8df b038 	ldr.w	fp, [pc, #56]	; 8000518 <SystemInit+0x9c>

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80004e2:	4b06      	ldr	r3, [pc, #24]	; (80004fc <SystemInit+0x80>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	619a      	str	r2, [r3, #24]

  asm("ldr   r11, =0xDEB00100");
 80004e8:	f8df b030 	ldr.w	fp, [pc, #48]	; 800051c <SystemInit+0xa0>
}
 80004ec:	bf00      	nop
 80004ee:	46bd      	mov	sp, r7
 80004f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop
 80004f8:	e000ed00 	.word	0xe000ed00
 80004fc:	40021000 	.word	0x40021000
 8000500:	deb00030 	.word	0xdeb00030
 8000504:	deb00040 	.word	0xdeb00040
 8000508:	deb00050 	.word	0xdeb00050
 800050c:	deb00060 	.word	0xdeb00060
 8000510:	deb00070 	.word	0xdeb00070
 8000514:	deb00080 	.word	0xdeb00080
 8000518:	deb00090 	.word	0xdeb00090
 800051c:	deb00100 	.word	0xdeb00100

08000520 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
	ldr   r11, =0xDEB00000;
 8000520:	f8df b130 	ldr.w	fp, [pc, #304]	; 8000654 <LoopForever+0x4>
	ldr   sp, =_estack    /* Set stack pointer */
 8000524:	f8df d130 	ldr.w	sp, [pc, #304]	; 8000658 <LoopForever+0x8>

	// Store r12 passed by bootloader as gu32FirmwareOffset
	ldr r8, =gu32FirmwareOffset
 8000528:	f8df 8130 	ldr.w	r8, [pc, #304]	; 800065c <LoopForever+0xc>
	str r12, [r8]
 800052c:	f8c8 c000 	str.w	ip, [r8]
	movs r8, #0
 8000530:	f05f 0800 	movs.w	r8, #0

08000534 <GotPatchLoopInit>:

GotPatchLoopInit:
	movs r0, #0 // Loop variable
 8000534:	2000      	movs	r0, #0

08000536 <GotPatchLoopCond>:
GotPatchLoopCond:
	ldr r1, = _got_start_ram
 8000536:	494a      	ldr	r1, [pc, #296]	; (8000660 <LoopForever+0x10>)
	ldr r2, = _got_end_ram
 8000538:	4a4a      	ldr	r2, [pc, #296]	; (8000664 <LoopForever+0x14>)
	subs r2, r2, r1 // How many bytes is the lenght
 800053a:	1a52      	subs	r2, r2, r1
	cmp r0, r2 // Check if loop is at end
 800053c:	4290      	cmp	r0, r2
	beq GotPatchEnd // Jump to end if compare equal
 800053e:	d01a      	beq.n	8000576 <GotPatchEnd>

08000540 <GotPatchLoopBody>:
GotPatchLoopBody:
	movs r1, r0 // Copy original loop counter value to r1
 8000540:	0001      	movs	r1, r0
	adds r0, r0, #4 // Increase original loop counter r0
 8000542:	3004      	adds	r0, #4
	ldr r2, = _got_start_ram // Load got ram start
 8000544:	4a46      	ldr	r2, [pc, #280]	; (8000660 <LoopForever+0x10>)
	ldr r3, = _ram_start // Load actual ram start
 8000546:	4b48      	ldr	r3, [pc, #288]	; (8000668 <LoopForever+0x18>)
	subs r2, r2, r3 // r2 now has plain got offset from where ever
 8000548:	1ad2      	subs	r2, r2, r3
	ldr r3, = _flash_start // Start to assemble flash position
 800054a:	4b48      	ldr	r3, [pc, #288]	; (800066c <LoopForever+0x1c>)
	adds r3, r3, r12 // Add firmware offset
 800054c:	eb13 030c 	adds.w	r3, r3, ip
	adds r3, r3, r2 // Add plain offset
 8000550:	189b      	adds	r3, r3, r2
	adds r3, r3, r1 // Add loop offset to reading from flash
 8000552:	185b      	adds	r3, r3, r1
	ldr r3, [r3] // Load actual table data from flash
 8000554:	681b      	ldr	r3, [r3, #0]
	ldr r4, =_ram_start // Assemble limit to check if over start of ram, in which case don't modify (it is ram or a peripheral)
 8000556:	4c44      	ldr	r4, [pc, #272]	; (8000668 <LoopForever+0x18>)
	cmp r3, r4 // Compare address from got and start of ram
 8000558:	42a3      	cmp	r3, r4
	bhs GotStoreTableAddressToRam // If address higher or same (hs) than start of ram, branch to copy got address as is
 800055a:	d207      	bcs.n	800056c <GotStoreTableAddressToRam>
	ldr r4, =_flash_end // Assemble limit to check if over end of flash, in which case something is just wrong, so branch to store and hope for the best
 800055c:	4c44      	ldr	r4, [pc, #272]	; (8000670 <LoopForever+0x20>)
	cmp r3, r4 // Compare address from got and end of flash
 800055e:	42a3      	cmp	r3, r4
	bhs GotStoreTableAddressToRam // If address address higher or same (hs) than end of flash, branch to store got table address data and hope for the best
 8000560:	d204      	bcs.n	800056c <GotStoreTableAddressToRam>
	ldr r4, =_flash_start // Assemble limit to check if under start of flash, in which case something is just wrong, so branch to store and hope for the best
 8000562:	4c42      	ldr	r4, [pc, #264]	; (800066c <LoopForever+0x1c>)
	cmp r3, r4 // Compare address from got and start of flash
 8000564:	42a3      	cmp	r3, r4
	blo GotStoreTableAddressToRam // If address address lower (lo) than start of flash, branch to store got table address data and hope for the best
 8000566:	d301      	bcc.n	800056c <GotStoreTableAddressToRam>
	adds r3, r3, r12 // Finally a position in flash. Add the offset.
 8000568:	eb13 030c 	adds.w	r3, r3, ip

0800056c <GotStoreTableAddressToRam>:
GotStoreTableAddressToRam:
	ldr r4, =_ram_start// Start getting address in ram where to put the table address value
 800056c:	4c3e      	ldr	r4, [pc, #248]	; (8000668 <LoopForever+0x18>)
	adds r4, r4, r2 // Add plain offset of got
 800056e:	18a4      	adds	r4, r4, r2
	adds r4, r4, r1 // Add the original loop counter (is: 0, 4, 8, 12, ...)
 8000570:	1864      	adds	r4, r4, r1
	str r3, [r4] // Add the table address to ram
 8000572:	6023      	str	r3, [r4, #0]
	b GotPatchLoopCond // And go to check the loop
 8000574:	e7df      	b.n	8000536 <GotPatchLoopCond>

08000576 <GotPatchEnd>:
GotPatchEnd:
	ldr r9, =_got_start_ram // Putting the location of got table to agreed register r9
 8000576:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 8000660 <LoopForever+0x10>
	movs r0, 0 // Cleaning up the rest, just in case
 800057a:	2000      	movs	r0, #0
	movs r1, 0
 800057c:	2100      	movs	r1, #0
	movs r2, 0
 800057e:	2200      	movs	r2, #0
	movs r3, 0
 8000580:	2300      	movs	r3, #0
	movs r4, 0
 8000582:	2400      	movs	r4, #0
	movs r5, 0
 8000584:	2500      	movs	r5, #0
	movs r6, 0
 8000586:	2600      	movs	r6, #0
	movs r7, 0
 8000588:	2700      	movs	r7, #0
	movs r8, 0
 800058a:	f05f 0800 	movs.w	r8, #0
	movs r10, 0
 800058e:	f05f 0a00 	movs.w	sl, #0
	movs r11, 0
 8000592:	f05f 0b00 	movs.w	fp, #0
	movs r12, 0
 8000596:	f05f 0c00 	movs.w	ip, #0

/* Call the clock system initialization function.*/
  	ldr   r11, =0xDEB00010;
 800059a:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 8000674 <LoopForever+0x24>
    bl  SystemInit
 800059e:	f7ff ff6d 	bl	800047c <SystemInit>
  	ldr   r11, =0xDEB00110;
 80005a2:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8000678 <LoopForever+0x28>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80005a6:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80005a8:	e00b      	b.n	80005c2 <LoopCopyDataInit>

080005aa <CopyDataInit>:

CopyDataInit:
	ldr r12, =gu32FirmwareOffset
 80005aa:	f8df c0b0 	ldr.w	ip, [pc, #176]	; 800065c <LoopForever+0xc>
	ldr r12, [r12]
 80005ae:	f8dc c000 	ldr.w	ip, [ip]
	ldr   r11, =0xDEB00115
 80005b2:	f8df b0c8 	ldr.w	fp, [pc, #200]	; 800067c <LoopForever+0x2c>
	ldr	r3, =_sidata
 80005b6:	4b32      	ldr	r3, [pc, #200]	; (8000680 <LoopForever+0x30>)
	adds r3, r3, r12
 80005b8:	eb13 030c 	adds.w	r3, r3, ip
	ldr	r3, [r3, r1]
 80005bc:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80005be:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80005c0:	3104      	adds	r1, #4

080005c2 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr   r11, =0xDEB00120
 80005c2:	f8df b0c0 	ldr.w	fp, [pc, #192]	; 8000684 <LoopForever+0x34>
	ldr	r0, =_sdata
 80005c6:	4830      	ldr	r0, [pc, #192]	; (8000688 <LoopForever+0x38>)
	ldr   r11, =0xDEB00130
 80005c8:	f8df b0c0 	ldr.w	fp, [pc, #192]	; 800068c <LoopForever+0x3c>
	ldr	r3, =_edata
 80005cc:	4b30      	ldr	r3, [pc, #192]	; (8000690 <LoopForever+0x40>)
	adds	r2, r0, r1
 80005ce:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80005d0:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80005d2:	d3ea      	bcc.n	80005aa <CopyDataInit>
	ldr   r11, =0xDEB00140
 80005d4:	f8df b0bc 	ldr.w	fp, [pc, #188]	; 8000694 <LoopForever+0x44>
	ldr	r2, =_sbss
 80005d8:	4a2f      	ldr	r2, [pc, #188]	; (8000698 <LoopForever+0x48>)
	adds r2, r2, r12
 80005da:	eb12 020c 	adds.w	r2, r2, ip
	b	LoopFillZerobss
 80005de:	e002      	b.n	80005e6 <LoopFillZerobss>

080005e0 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80005e0:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80005e2:	f842 3b04 	str.w	r3, [r2], #4

080005e6 <LoopFillZerobss>:

LoopFillZerobss:
	ldr r12, =gu32FirmwareOffset
 80005e6:	f8df c074 	ldr.w	ip, [pc, #116]	; 800065c <LoopForever+0xc>
	ldr r12, [r12]
 80005ea:	f8dc c000 	ldr.w	ip, [ip]
	ldr   r11, =0xDEB00150
 80005ee:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800069c <LoopForever+0x4c>
	ldr	r3, =_ebss
 80005f2:	4b2b      	ldr	r3, [pc, #172]	; (80006a0 <LoopForever+0x50>)
	cmp	r2, r3
 80005f4:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80005f6:	d3f3      	bcc.n	80005e0 <FillZerobss>

/* Call static constructors */
ldr   r11, =0xDEB00170;
 80005f8:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 80006a4 <LoopForever+0x54>

080005fc <CallPreinitsInit>:
//    bl __libc_init_array

// Make our own __libc_init_array
CallPreinitsInit:
	ldr r0, =__preinit_array_start
 80005fc:	482a      	ldr	r0, [pc, #168]	; (80006a8 <LoopForever+0x58>)
	adds r0, r12
 80005fe:	eb10 000c 	adds.w	r0, r0, ip
	ldr r1, =__preinit_array_end
 8000602:	492a      	ldr	r1, [pc, #168]	; (80006ac <LoopForever+0x5c>)
	adds r1, r12
 8000604:	eb11 010c 	adds.w	r1, r1, ip

08000608 <CallPreinitsLoopCond>:
CallPreinitsLoopCond:
	cmp r0, r1
 8000608:	4288      	cmp	r0, r1
	beq CallPreinitsEnd// If same, it is at end, go away
 800060a:	d005      	beq.n	8000618 <CallPreinitsEnd>

0800060c <CallPreinitsLoop>:
CallPreinitsLoop:
	ldr r5, =__init_array_start
 800060c:	4d28      	ldr	r5, [pc, #160]	; (80006b0 <LoopForever+0x60>)
	ldr r4, =__init_array_end // Yes, order is funny to say the least
 800060e:	4c29      	ldr	r4, [pc, #164]	; (80006b4 <LoopForever+0x64>)
	ldr r3, [r0]
 8000610:	6803      	ldr	r3, [r0, #0]
	blx r3
 8000612:	4798      	blx	r3
	adds r0, r0, #4
 8000614:	3004      	adds	r0, #4
	b CallPreinitsLoopCond
 8000616:	e7f7      	b.n	8000608 <CallPreinitsLoopCond>

08000618 <CallPreinitsEnd>:
CallPreinitsEnd:

	ldr r3, =_init
 8000618:	4b27      	ldr	r3, [pc, #156]	; (80006b8 <LoopForever+0x68>)
	adds r3, r12
 800061a:	eb13 030c 	adds.w	r3, r3, ip
	ldr r5, =__init_array_start
 800061e:	4d24      	ldr	r5, [pc, #144]	; (80006b0 <LoopForever+0x60>)
	adds r5, r12
 8000620:	eb15 050c 	adds.w	r5, r5, ip
	ldr r4, =__init_array_end
 8000624:	4c23      	ldr	r4, [pc, #140]	; (80006b4 <LoopForever+0x64>)
	adds r4, r12
 8000626:	eb14 040c 	adds.w	r4, r4, ip
	blx r3
 800062a:	4798      	blx	r3

0800062c <CallInitsInit>:

	// r4, r5 untouched or good, hopefully
CallInitsInit:
CallInitsLoopCond:
	cmp r5, r4
 800062c:	42a5      	cmp	r5, r4
	beq CallInitsEnd
 800062e:	d005      	beq.n	800063c <CallInitsEnd>

08000630 <CallInitsLoop>:
CallInitsLoop:
	ldr r3, [r5]
 8000630:	682b      	ldr	r3, [r5, #0]
	adds r3, r3, r12
 8000632:	eb13 030c 	adds.w	r3, r3, ip
	blx r3
 8000636:	4798      	blx	r3
	adds r5, r5, #4
 8000638:	3504      	adds	r5, #4
	b CallInitsLoopCond
 800063a:	e7f7      	b.n	800062c <CallInitsInit>

0800063c <CallInitsEnd>:
CallInitsEnd:
	movs r0, #0
 800063c:	2000      	movs	r0, #0
	movs r1, #0
 800063e:	2100      	movs	r1, #0
	movs r2, #0
 8000640:	2200      	movs	r2, #0
	movs r3, #0
 8000642:	2300      	movs	r3, #0
	movs r4, #0
 8000644:	2400      	movs	r4, #0
	movs r5, #0
 8000646:	2500      	movs	r5, #0


ldr   r11, =0xDEB00180;
 8000648:	f8df b070 	ldr.w	fp, [pc, #112]	; 80006bc <LoopForever+0x6c>

/* Call the application's entry point.*/
	bl	main
 800064c:	f7ff fdd4 	bl	80001f8 <main>

08000650 <LoopForever>:

LoopForever:
    b LoopForever
 8000650:	e7fe      	b.n	8000650 <LoopForever>
 8000652:	0000      	.short	0x0000
	ldr   r11, =0xDEB00000;
 8000654:	deb00000 	.word	0xdeb00000
	ldr   sp, =_estack    /* Set stack pointer */
 8000658:	20010000 	.word	0x20010000
	ldr r8, =gu32FirmwareOffset
 800065c:	200001e8 	.word	0x200001e8
	ldr r1, = _got_start_ram
 8000660:	2000018c 	.word	0x2000018c
	ldr r2, = _got_end_ram
 8000664:	200001ac 	.word	0x200001ac
	ldr r3, = _ram_start // Load actual ram start
 8000668:	20000000 	.word	0x20000000
	ldr r3, = _flash_start // Start to assemble flash position
 800066c:	08000000 	.word	0x08000000
	ldr r4, =_flash_end // Assemble limit to check if over end of flash, in which case something is just wrong, so branch to store and hope for the best
 8000670:	08010000 	.word	0x08010000
  	ldr   r11, =0xDEB00010;
 8000674:	deb00010 	.word	0xdeb00010
  	ldr   r11, =0xDEB00110;
 8000678:	deb00110 	.word	0xdeb00110
	ldr   r11, =0xDEB00115
 800067c:	deb00115 	.word	0xdeb00115
	ldr	r3, =_sidata
 8000680:	08001a44 	.word	0x08001a44
	ldr   r11, =0xDEB00120
 8000684:	deb00120 	.word	0xdeb00120
	ldr	r0, =_sdata
 8000688:	200001b8 	.word	0x200001b8
	ldr   r11, =0xDEB00130
 800068c:	deb00130 	.word	0xdeb00130
	ldr	r3, =_edata
 8000690:	200001cc 	.word	0x200001cc
	ldr   r11, =0xDEB00140
 8000694:	deb00140 	.word	0xdeb00140
	ldr	r2, =_sbss
 8000698:	200001cc 	.word	0x200001cc
	ldr   r11, =0xDEB00150
 800069c:	deb00150 	.word	0xdeb00150
	ldr	r3, =_ebss
 80006a0:	200001f0 	.word	0x200001f0
ldr   r11, =0xDEB00170;
 80006a4:	deb00170 	.word	0xdeb00170
	ldr r0, =__preinit_array_start
 80006a8:	08001a3c 	.word	0x08001a3c
	ldr r1, =__preinit_array_end
 80006ac:	08001a3c 	.word	0x08001a3c
	ldr r5, =__init_array_start
 80006b0:	08001a3c 	.word	0x08001a3c
	ldr r4, =__init_array_end // Yes, order is funny to say the least
 80006b4:	08001a40 	.word	0x08001a40
	ldr r3, =_init
 80006b8:	080019e5 	.word	0x080019e5
ldr   r11, =0xDEB00180;
 80006bc:	deb00180 	.word	0xdeb00180

080006c0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006c0:	e7fe      	b.n	80006c0 <ADC1_IRQHandler>

080006c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006c2:	b580      	push	{r7, lr}
 80006c4:	b082      	sub	sp, #8
 80006c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006c8:	2300      	movs	r3, #0
 80006ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006cc:	2003      	movs	r0, #3
 80006ce:	f000 f92f 	bl	8000930 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006d2:	2000      	movs	r0, #0
 80006d4:	f000 f80e 	bl	80006f4 <HAL_InitTick>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d002      	beq.n	80006e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80006de:	2301      	movs	r3, #1
 80006e0:	71fb      	strb	r3, [r7, #7]
 80006e2:	e001      	b.n	80006e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80006e4:	f7ff fe70 	bl	80003c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80006e8:	79fb      	ldrb	r3, [r7, #7]
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
	...

080006f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80006fc:	2300      	movs	r3, #0
 80006fe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000700:	4b1b      	ldr	r3, [pc, #108]	; (8000770 <HAL_InitTick+0x7c>)
 8000702:	f859 3003 	ldr.w	r3, [r9, r3]
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d02a      	beq.n	8000762 <HAL_InitTick+0x6e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800070c:	4b19      	ldr	r3, [pc, #100]	; (8000774 <HAL_InitTick+0x80>)
 800070e:	f859 3003 	ldr.w	r3, [r9, r3]
 8000712:	681a      	ldr	r2, [r3, #0]
 8000714:	4b16      	ldr	r3, [pc, #88]	; (8000770 <HAL_InitTick+0x7c>)
 8000716:	f859 3003 	ldr.w	r3, [r9, r3]
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	4619      	mov	r1, r3
 800071e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000722:	fbb3 f3f1 	udiv	r3, r3, r1
 8000726:	fbb2 f3f3 	udiv	r3, r2, r3
 800072a:	4618      	mov	r0, r3
 800072c:	f000 f927 	bl	800097e <HAL_SYSTICK_Config>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d112      	bne.n	800075c <HAL_InitTick+0x68>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	2b0f      	cmp	r3, #15
 800073a:	d80c      	bhi.n	8000756 <HAL_InitTick+0x62>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800073c:	2200      	movs	r2, #0
 800073e:	6879      	ldr	r1, [r7, #4]
 8000740:	f04f 30ff 	mov.w	r0, #4294967295
 8000744:	f000 f8ff 	bl	8000946 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000748:	4b0b      	ldr	r3, [pc, #44]	; (8000778 <HAL_InitTick+0x84>)
 800074a:	f859 3003 	ldr.w	r3, [r9, r3]
 800074e:	461a      	mov	r2, r3
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	6013      	str	r3, [r2, #0]
 8000754:	e007      	b.n	8000766 <HAL_InitTick+0x72>
      }
      else
      {
        status = HAL_ERROR;
 8000756:	2301      	movs	r3, #1
 8000758:	73fb      	strb	r3, [r7, #15]
 800075a:	e004      	b.n	8000766 <HAL_InitTick+0x72>
      }
    }
    else
    {
      status = HAL_ERROR;
 800075c:	2301      	movs	r3, #1
 800075e:	73fb      	strb	r3, [r7, #15]
 8000760:	e001      	b.n	8000766 <HAL_InitTick+0x72>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000762:	2301      	movs	r3, #1
 8000764:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000766:	7bfb      	ldrb	r3, [r7, #15]
}
 8000768:	4618      	mov	r0, r3
 800076a:	3710      	adds	r7, #16
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	0000000c 	.word	0x0000000c
 8000774:	00000008 	.word	0x00000008
 8000778:	00000018 	.word	0x00000018

0800077c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000780:	4b09      	ldr	r3, [pc, #36]	; (80007a8 <HAL_IncTick+0x2c>)
 8000782:	f859 3003 	ldr.w	r3, [r9, r3]
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	461a      	mov	r2, r3
 800078a:	4b08      	ldr	r3, [pc, #32]	; (80007ac <HAL_IncTick+0x30>)
 800078c:	f859 3003 	ldr.w	r3, [r9, r3]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	4413      	add	r3, r2
 8000794:	4a05      	ldr	r2, [pc, #20]	; (80007ac <HAL_IncTick+0x30>)
 8000796:	f859 2002 	ldr.w	r2, [r9, r2]
 800079a:	6013      	str	r3, [r2, #0]
}
 800079c:	bf00      	nop
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	0000000c 	.word	0x0000000c
 80007ac:	00000014 	.word	0x00000014

080007b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  return uwTick;
 80007b4:	4b04      	ldr	r3, [pc, #16]	; (80007c8 <HAL_GetTick+0x18>)
 80007b6:	f859 3003 	ldr.w	r3, [r9, r3]
 80007ba:	681b      	ldr	r3, [r3, #0]
}
 80007bc:	4618      	mov	r0, r3
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	00000014 	.word	0x00000014

080007cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b085      	sub	sp, #20
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	f003 0307 	and.w	r3, r3, #7
 80007da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007dc:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <__NVIC_SetPriorityGrouping+0x44>)
 80007de:	68db      	ldr	r3, [r3, #12]
 80007e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007e2:	68ba      	ldr	r2, [r7, #8]
 80007e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007e8:	4013      	ands	r3, r2
 80007ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007fe:	4a04      	ldr	r2, [pc, #16]	; (8000810 <__NVIC_SetPriorityGrouping+0x44>)
 8000800:	68bb      	ldr	r3, [r7, #8]
 8000802:	60d3      	str	r3, [r2, #12]
}
 8000804:	bf00      	nop
 8000806:	3714      	adds	r7, #20
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr
 8000810:	e000ed00 	.word	0xe000ed00

08000814 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000818:	4b04      	ldr	r3, [pc, #16]	; (800082c <__NVIC_GetPriorityGrouping+0x18>)
 800081a:	68db      	ldr	r3, [r3, #12]
 800081c:	0a1b      	lsrs	r3, r3, #8
 800081e:	f003 0307 	and.w	r3, r3, #7
}
 8000822:	4618      	mov	r0, r3
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr
 800082c:	e000ed00 	.word	0xe000ed00

08000830 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
 8000836:	4603      	mov	r3, r0
 8000838:	6039      	str	r1, [r7, #0]
 800083a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800083c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000840:	2b00      	cmp	r3, #0
 8000842:	db0a      	blt.n	800085a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	b2da      	uxtb	r2, r3
 8000848:	490c      	ldr	r1, [pc, #48]	; (800087c <__NVIC_SetPriority+0x4c>)
 800084a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800084e:	0112      	lsls	r2, r2, #4
 8000850:	b2d2      	uxtb	r2, r2
 8000852:	440b      	add	r3, r1
 8000854:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000858:	e00a      	b.n	8000870 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	b2da      	uxtb	r2, r3
 800085e:	4908      	ldr	r1, [pc, #32]	; (8000880 <__NVIC_SetPriority+0x50>)
 8000860:	79fb      	ldrb	r3, [r7, #7]
 8000862:	f003 030f 	and.w	r3, r3, #15
 8000866:	3b04      	subs	r3, #4
 8000868:	0112      	lsls	r2, r2, #4
 800086a:	b2d2      	uxtb	r2, r2
 800086c:	440b      	add	r3, r1
 800086e:	761a      	strb	r2, [r3, #24]
}
 8000870:	bf00      	nop
 8000872:	370c      	adds	r7, #12
 8000874:	46bd      	mov	sp, r7
 8000876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087a:	4770      	bx	lr
 800087c:	e000e100 	.word	0xe000e100
 8000880:	e000ed00 	.word	0xe000ed00

08000884 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000884:	b480      	push	{r7}
 8000886:	b089      	sub	sp, #36	; 0x24
 8000888:	af00      	add	r7, sp, #0
 800088a:	60f8      	str	r0, [r7, #12]
 800088c:	60b9      	str	r1, [r7, #8]
 800088e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	f003 0307 	and.w	r3, r3, #7
 8000896:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000898:	69fb      	ldr	r3, [r7, #28]
 800089a:	f1c3 0307 	rsb	r3, r3, #7
 800089e:	2b04      	cmp	r3, #4
 80008a0:	bf28      	it	cs
 80008a2:	2304      	movcs	r3, #4
 80008a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008a6:	69fb      	ldr	r3, [r7, #28]
 80008a8:	3304      	adds	r3, #4
 80008aa:	2b06      	cmp	r3, #6
 80008ac:	d902      	bls.n	80008b4 <NVIC_EncodePriority+0x30>
 80008ae:	69fb      	ldr	r3, [r7, #28]
 80008b0:	3b03      	subs	r3, #3
 80008b2:	e000      	b.n	80008b6 <NVIC_EncodePriority+0x32>
 80008b4:	2300      	movs	r3, #0
 80008b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008b8:	f04f 32ff 	mov.w	r2, #4294967295
 80008bc:	69bb      	ldr	r3, [r7, #24]
 80008be:	fa02 f303 	lsl.w	r3, r2, r3
 80008c2:	43da      	mvns	r2, r3
 80008c4:	68bb      	ldr	r3, [r7, #8]
 80008c6:	401a      	ands	r2, r3
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008cc:	f04f 31ff 	mov.w	r1, #4294967295
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	fa01 f303 	lsl.w	r3, r1, r3
 80008d6:	43d9      	mvns	r1, r3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008dc:	4313      	orrs	r3, r2
         );
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3724      	adds	r7, #36	; 0x24
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr
	...

080008ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	3b01      	subs	r3, #1
 80008f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008fc:	d301      	bcc.n	8000902 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008fe:	2301      	movs	r3, #1
 8000900:	e00f      	b.n	8000922 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000902:	4a0a      	ldr	r2, [pc, #40]	; (800092c <SysTick_Config+0x40>)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	3b01      	subs	r3, #1
 8000908:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800090a:	210f      	movs	r1, #15
 800090c:	f04f 30ff 	mov.w	r0, #4294967295
 8000910:	f7ff ff8e 	bl	8000830 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000914:	4b05      	ldr	r3, [pc, #20]	; (800092c <SysTick_Config+0x40>)
 8000916:	2200      	movs	r2, #0
 8000918:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800091a:	4b04      	ldr	r3, [pc, #16]	; (800092c <SysTick_Config+0x40>)
 800091c:	2207      	movs	r2, #7
 800091e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000920:	2300      	movs	r3, #0
}
 8000922:	4618      	mov	r0, r3
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	e000e010 	.word	0xe000e010

08000930 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000938:	6878      	ldr	r0, [r7, #4]
 800093a:	f7ff ff47 	bl	80007cc <__NVIC_SetPriorityGrouping>
}
 800093e:	bf00      	nop
 8000940:	3708      	adds	r7, #8
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}

08000946 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000946:	b580      	push	{r7, lr}
 8000948:	b086      	sub	sp, #24
 800094a:	af00      	add	r7, sp, #0
 800094c:	4603      	mov	r3, r0
 800094e:	60b9      	str	r1, [r7, #8]
 8000950:	607a      	str	r2, [r7, #4]
 8000952:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000954:	2300      	movs	r3, #0
 8000956:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000958:	f7ff ff5c 	bl	8000814 <__NVIC_GetPriorityGrouping>
 800095c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800095e:	687a      	ldr	r2, [r7, #4]
 8000960:	68b9      	ldr	r1, [r7, #8]
 8000962:	6978      	ldr	r0, [r7, #20]
 8000964:	f7ff ff8e 	bl	8000884 <NVIC_EncodePriority>
 8000968:	4602      	mov	r2, r0
 800096a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800096e:	4611      	mov	r1, r2
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff ff5d 	bl	8000830 <__NVIC_SetPriority>
}
 8000976:	bf00      	nop
 8000978:	3718      	adds	r7, #24
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}

0800097e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	b082      	sub	sp, #8
 8000982:	af00      	add	r7, sp, #0
 8000984:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000986:	6878      	ldr	r0, [r7, #4]
 8000988:	f7ff ffb0 	bl	80008ec <SysTick_Config>
 800098c:	4603      	mov	r3, r0
}
 800098e:	4618      	mov	r0, r3
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
	...

08000998 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000998:	b480      	push	{r7}
 800099a:	b087      	sub	sp, #28
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
 80009a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009a2:	2300      	movs	r3, #0
 80009a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009a6:	e148      	b.n	8000c3a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	681a      	ldr	r2, [r3, #0]
 80009ac:	2101      	movs	r1, #1
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	fa01 f303 	lsl.w	r3, r1, r3
 80009b4:	4013      	ands	r3, r2
 80009b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	f000 813a 	beq.w	8000c34 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d00b      	beq.n	80009e0 <HAL_GPIO_Init+0x48>
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	2b02      	cmp	r3, #2
 80009ce:	d007      	beq.n	80009e0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009d4:	2b11      	cmp	r3, #17
 80009d6:	d003      	beq.n	80009e0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	2b12      	cmp	r3, #18
 80009de:	d130      	bne.n	8000a42 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	689b      	ldr	r3, [r3, #8]
 80009e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	2203      	movs	r2, #3
 80009ec:	fa02 f303 	lsl.w	r3, r2, r3
 80009f0:	43db      	mvns	r3, r3
 80009f2:	693a      	ldr	r2, [r7, #16]
 80009f4:	4013      	ands	r3, r2
 80009f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	68da      	ldr	r2, [r3, #12]
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	005b      	lsls	r3, r3, #1
 8000a00:	fa02 f303 	lsl.w	r3, r2, r3
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	693a      	ldr	r2, [r7, #16]
 8000a0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000a16:	2201      	movs	r2, #1
 8000a18:	697b      	ldr	r3, [r7, #20]
 8000a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1e:	43db      	mvns	r3, r3
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	4013      	ands	r3, r2
 8000a24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	685b      	ldr	r3, [r3, #4]
 8000a2a:	091b      	lsrs	r3, r3, #4
 8000a2c:	f003 0201 	and.w	r2, r3, #1
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	fa02 f303 	lsl.w	r3, r2, r3
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	693a      	ldr	r2, [r7, #16]
 8000a40:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	68db      	ldr	r3, [r3, #12]
 8000a46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	2203      	movs	r2, #3
 8000a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a52:	43db      	mvns	r3, r3
 8000a54:	693a      	ldr	r2, [r7, #16]
 8000a56:	4013      	ands	r3, r2
 8000a58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	689a      	ldr	r2, [r3, #8]
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	005b      	lsls	r3, r3, #1
 8000a62:	fa02 f303 	lsl.w	r3, r2, r3
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	2b02      	cmp	r3, #2
 8000a78:	d003      	beq.n	8000a82 <HAL_GPIO_Init+0xea>
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	2b12      	cmp	r3, #18
 8000a80:	d123      	bne.n	8000aca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	08da      	lsrs	r2, r3, #3
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	3208      	adds	r2, #8
 8000a8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	f003 0307 	and.w	r3, r3, #7
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	220f      	movs	r2, #15
 8000a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9e:	43db      	mvns	r3, r3
 8000aa0:	693a      	ldr	r2, [r7, #16]
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	691a      	ldr	r2, [r3, #16]
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	f003 0307 	and.w	r3, r3, #7
 8000ab0:	009b      	lsls	r3, r3, #2
 8000ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	08da      	lsrs	r2, r3, #3
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	3208      	adds	r2, #8
 8000ac4:	6939      	ldr	r1, [r7, #16]
 8000ac6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	2203      	movs	r2, #3
 8000ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ada:	43db      	mvns	r3, r3
 8000adc:	693a      	ldr	r2, [r7, #16]
 8000ade:	4013      	ands	r3, r2
 8000ae0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	685b      	ldr	r3, [r3, #4]
 8000ae6:	f003 0203 	and.w	r2, r3, #3
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	fa02 f303 	lsl.w	r3, r2, r3
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	693a      	ldr	r2, [r7, #16]
 8000afc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	f000 8094 	beq.w	8000c34 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b0c:	4b52      	ldr	r3, [pc, #328]	; (8000c58 <HAL_GPIO_Init+0x2c0>)
 8000b0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b10:	4a51      	ldr	r2, [pc, #324]	; (8000c58 <HAL_GPIO_Init+0x2c0>)
 8000b12:	f043 0301 	orr.w	r3, r3, #1
 8000b16:	6613      	str	r3, [r2, #96]	; 0x60
 8000b18:	4b4f      	ldr	r3, [pc, #316]	; (8000c58 <HAL_GPIO_Init+0x2c0>)
 8000b1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b1c:	f003 0301 	and.w	r3, r3, #1
 8000b20:	60bb      	str	r3, [r7, #8]
 8000b22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b24:	4a4d      	ldr	r2, [pc, #308]	; (8000c5c <HAL_GPIO_Init+0x2c4>)
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	089b      	lsrs	r3, r3, #2
 8000b2a:	3302      	adds	r3, #2
 8000b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	f003 0303 	and.w	r3, r3, #3
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	220f      	movs	r2, #15
 8000b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b40:	43db      	mvns	r3, r3
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	4013      	ands	r3, r2
 8000b46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000b4e:	d00d      	beq.n	8000b6c <HAL_GPIO_Init+0x1d4>
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	4a43      	ldr	r2, [pc, #268]	; (8000c60 <HAL_GPIO_Init+0x2c8>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d007      	beq.n	8000b68 <HAL_GPIO_Init+0x1d0>
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	4a42      	ldr	r2, [pc, #264]	; (8000c64 <HAL_GPIO_Init+0x2cc>)
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	d101      	bne.n	8000b64 <HAL_GPIO_Init+0x1cc>
 8000b60:	2302      	movs	r3, #2
 8000b62:	e004      	b.n	8000b6e <HAL_GPIO_Init+0x1d6>
 8000b64:	2307      	movs	r3, #7
 8000b66:	e002      	b.n	8000b6e <HAL_GPIO_Init+0x1d6>
 8000b68:	2301      	movs	r3, #1
 8000b6a:	e000      	b.n	8000b6e <HAL_GPIO_Init+0x1d6>
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	697a      	ldr	r2, [r7, #20]
 8000b70:	f002 0203 	and.w	r2, r2, #3
 8000b74:	0092      	lsls	r2, r2, #2
 8000b76:	4093      	lsls	r3, r2
 8000b78:	693a      	ldr	r2, [r7, #16]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b7e:	4937      	ldr	r1, [pc, #220]	; (8000c5c <HAL_GPIO_Init+0x2c4>)
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	089b      	lsrs	r3, r3, #2
 8000b84:	3302      	adds	r3, #2
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000b8c:	4b36      	ldr	r3, [pc, #216]	; (8000c68 <HAL_GPIO_Init+0x2d0>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	43db      	mvns	r3, r3
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	4013      	ands	r3, r2
 8000b9a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d003      	beq.n	8000bb0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8000ba8:	693a      	ldr	r2, [r7, #16]
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000bb0:	4a2d      	ldr	r2, [pc, #180]	; (8000c68 <HAL_GPIO_Init+0x2d0>)
 8000bb2:	693b      	ldr	r3, [r7, #16]
 8000bb4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000bb6:	4b2c      	ldr	r3, [pc, #176]	; (8000c68 <HAL_GPIO_Init+0x2d0>)
 8000bb8:	685b      	ldr	r3, [r3, #4]
 8000bba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	43db      	mvns	r3, r3
 8000bc0:	693a      	ldr	r2, [r7, #16]
 8000bc2:	4013      	ands	r3, r2
 8000bc4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d003      	beq.n	8000bda <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000bda:	4a23      	ldr	r2, [pc, #140]	; (8000c68 <HAL_GPIO_Init+0x2d0>)
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000be0:	4b21      	ldr	r3, [pc, #132]	; (8000c68 <HAL_GPIO_Init+0x2d0>)
 8000be2:	689b      	ldr	r3, [r3, #8]
 8000be4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	43db      	mvns	r3, r3
 8000bea:	693a      	ldr	r2, [r7, #16]
 8000bec:	4013      	ands	r3, r2
 8000bee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d003      	beq.n	8000c04 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8000bfc:	693a      	ldr	r2, [r7, #16]
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000c04:	4a18      	ldr	r2, [pc, #96]	; (8000c68 <HAL_GPIO_Init+0x2d0>)
 8000c06:	693b      	ldr	r3, [r7, #16]
 8000c08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000c0a:	4b17      	ldr	r3, [pc, #92]	; (8000c68 <HAL_GPIO_Init+0x2d0>)
 8000c0c:	68db      	ldr	r3, [r3, #12]
 8000c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	43db      	mvns	r3, r3
 8000c14:	693a      	ldr	r2, [r7, #16]
 8000c16:	4013      	ands	r3, r2
 8000c18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d003      	beq.n	8000c2e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000c2e:	4a0e      	ldr	r2, [pc, #56]	; (8000c68 <HAL_GPIO_Init+0x2d0>)
 8000c30:	693b      	ldr	r3, [r7, #16]
 8000c32:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	3301      	adds	r3, #1
 8000c38:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	fa22 f303 	lsr.w	r3, r2, r3
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	f47f aeaf 	bne.w	80009a8 <HAL_GPIO_Init+0x10>
  }
}
 8000c4a:	bf00      	nop
 8000c4c:	bf00      	nop
 8000c4e:	371c      	adds	r7, #28
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr
 8000c58:	40021000 	.word	0x40021000
 8000c5c:	40010000 	.word	0x40010000
 8000c60:	48000400 	.word	0x48000400
 8000c64:	48000800 	.word	0x48000800
 8000c68:	40010400 	.word	0x40010400

08000c6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	460b      	mov	r3, r1
 8000c76:	807b      	strh	r3, [r7, #2]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c7c:	787b      	ldrb	r3, [r7, #1]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d003      	beq.n	8000c8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c82:	887a      	ldrh	r2, [r7, #2]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c88:	e002      	b.n	8000c90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c8a:	887a      	ldrh	r2, [r7, #2]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c90:	bf00      	nop
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr

08000c9c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	695b      	ldr	r3, [r3, #20]
 8000cac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000cae:	887a      	ldrh	r2, [r7, #2]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	041a      	lsls	r2, r3, #16
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	43d9      	mvns	r1, r3
 8000cba:	887b      	ldrh	r3, [r7, #2]
 8000cbc:	400b      	ands	r3, r1
 8000cbe:	431a      	orrs	r2, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	619a      	str	r2, [r3, #24]
}
 8000cc4:	bf00      	nop
 8000cc6:	3714      	adds	r7, #20
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr

08000cd0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000cd4:	4b05      	ldr	r3, [pc, #20]	; (8000cec <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a04      	ldr	r2, [pc, #16]	; (8000cec <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000cda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cde:	6013      	str	r3, [r2, #0]
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	40007000 	.word	0x40007000

08000cf0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000cf4:	4b04      	ldr	r3, [pc, #16]	; (8000d08 <HAL_PWREx_GetVoltageRange+0x18>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	40007000 	.word	0x40007000

08000d0c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000d1a:	d132      	bne.n	8000d82 <HAL_PWREx_ControlVoltageScaling+0x76>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d1c:	4b24      	ldr	r3, [pc, #144]	; (8000db0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000d24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000d28:	d03a      	beq.n	8000da0 <HAL_PWREx_ControlVoltageScaling+0x94>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d2a:	4b21      	ldr	r3, [pc, #132]	; (8000db0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000d32:	4a1f      	ldr	r2, [pc, #124]	; (8000db0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000d34:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d38:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000d3a:	4b1f      	ldr	r3, [pc, #124]	; (8000db8 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8000d3c:	f859 3003 	ldr.w	r3, [r9, r3]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	2232      	movs	r2, #50	; 0x32
 8000d44:	fb02 f303 	mul.w	r3, r2, r3
 8000d48:	4a1a      	ldr	r2, [pc, #104]	; (8000db4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d4e:	0c9b      	lsrs	r3, r3, #18
 8000d50:	3301      	adds	r3, #1
 8000d52:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d54:	e002      	b.n	8000d5c <HAL_PWREx_ControlVoltageScaling+0x50>
      {
        wait_loop_index--;
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	3b01      	subs	r3, #1
 8000d5a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d5c:	4b14      	ldr	r3, [pc, #80]	; (8000db0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000d5e:	695b      	ldr	r3, [r3, #20]
 8000d60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d68:	d102      	bne.n	8000d70 <HAL_PWREx_ControlVoltageScaling+0x64>
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d1f2      	bne.n	8000d56 <HAL_PWREx_ControlVoltageScaling+0x4a>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000d70:	4b0f      	ldr	r3, [pc, #60]	; (8000db0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000d72:	695b      	ldr	r3, [r3, #20]
 8000d74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d7c:	d110      	bne.n	8000da0 <HAL_PWREx_ControlVoltageScaling+0x94>
      {
        return HAL_TIMEOUT;
 8000d7e:	2303      	movs	r3, #3
 8000d80:	e00f      	b.n	8000da2 <HAL_PWREx_ControlVoltageScaling+0x96>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000d82:	4b0b      	ldr	r3, [pc, #44]	; (8000db0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000d8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d8e:	d007      	beq.n	8000da0 <HAL_PWREx_ControlVoltageScaling+0x94>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d90:	4b07      	ldr	r3, [pc, #28]	; (8000db0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000d98:	4a05      	ldr	r2, [pc, #20]	; (8000db0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000d9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d9e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000da0:	2300      	movs	r3, #0
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3714      	adds	r7, #20
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	40007000 	.word	0x40007000
 8000db4:	431bde83 	.word	0x431bde83
 8000db8:	00000008 	.word	0x00000008

08000dbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b088      	sub	sp, #32
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d102      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	f000 bc17 	b.w	80015fe <HAL_RCC_OscConfig+0x842>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dd0:	4ba3      	ldr	r3, [pc, #652]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000dd2:	689b      	ldr	r3, [r3, #8]
 8000dd4:	f003 030c 	and.w	r3, r3, #12
 8000dd8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000dda:	4ba1      	ldr	r3, [pc, #644]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000ddc:	68db      	ldr	r3, [r3, #12]
 8000dde:	f003 0303 	and.w	r3, r3, #3
 8000de2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f003 0310 	and.w	r3, r3, #16
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	f000 80ea 	beq.w	8000fc6 <HAL_RCC_OscConfig+0x20a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000df2:	69bb      	ldr	r3, [r7, #24]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d007      	beq.n	8000e08 <HAL_RCC_OscConfig+0x4c>
 8000df8:	69bb      	ldr	r3, [r7, #24]
 8000dfa:	2b0c      	cmp	r3, #12
 8000dfc:	f040 8091 	bne.w	8000f22 <HAL_RCC_OscConfig+0x166>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	f040 808d 	bne.w	8000f22 <HAL_RCC_OscConfig+0x166>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e08:	4b95      	ldr	r3, [pc, #596]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f003 0302 	and.w	r3, r3, #2
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d005      	beq.n	8000e20 <HAL_RCC_OscConfig+0x64>
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d101      	bne.n	8000e20 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	e3ee      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6a1a      	ldr	r2, [r3, #32]
 8000e24:	4b8e      	ldr	r3, [pc, #568]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f003 0308 	and.w	r3, r3, #8
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d004      	beq.n	8000e3a <HAL_RCC_OscConfig+0x7e>
 8000e30:	4b8b      	ldr	r3, [pc, #556]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000e38:	e005      	b.n	8000e46 <HAL_RCC_OscConfig+0x8a>
 8000e3a:	4b89      	ldr	r3, [pc, #548]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000e3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e40:	091b      	lsrs	r3, r3, #4
 8000e42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d223      	bcs.n	8000e92 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6a1b      	ldr	r3, [r3, #32]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f000 fd50 	bl	80018f4 <RCC_SetFlashLatencyFromMSIRange>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	e3cf      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e5e:	4b80      	ldr	r3, [pc, #512]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a7f      	ldr	r2, [pc, #508]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000e64:	f043 0308 	orr.w	r3, r3, #8
 8000e68:	6013      	str	r3, [r2, #0]
 8000e6a:	4b7d      	ldr	r3, [pc, #500]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6a1b      	ldr	r3, [r3, #32]
 8000e76:	497a      	ldr	r1, [pc, #488]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e7c:	4b78      	ldr	r3, [pc, #480]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	69db      	ldr	r3, [r3, #28]
 8000e88:	021b      	lsls	r3, r3, #8
 8000e8a:	4975      	ldr	r1, [pc, #468]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	604b      	str	r3, [r1, #4]
 8000e90:	e025      	b.n	8000ede <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e92:	4b73      	ldr	r3, [pc, #460]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4a72      	ldr	r2, [pc, #456]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000e98:	f043 0308 	orr.w	r3, r3, #8
 8000e9c:	6013      	str	r3, [r2, #0]
 8000e9e:	4b70      	ldr	r3, [pc, #448]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6a1b      	ldr	r3, [r3, #32]
 8000eaa:	496d      	ldr	r1, [pc, #436]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000eac:	4313      	orrs	r3, r2
 8000eae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000eb0:	4b6b      	ldr	r3, [pc, #428]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	69db      	ldr	r3, [r3, #28]
 8000ebc:	021b      	lsls	r3, r3, #8
 8000ebe:	4968      	ldr	r1, [pc, #416]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000ec4:	69bb      	ldr	r3, [r7, #24]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d109      	bne.n	8000ede <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6a1b      	ldr	r3, [r3, #32]
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 fd10 	bl	80018f4 <RCC_SetFlashLatencyFromMSIRange>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e38f      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000ede:	f000 fc7b 	bl	80017d8 <HAL_RCC_GetSysClockFreq>
 8000ee2:	4601      	mov	r1, r0
 8000ee4:	4b5e      	ldr	r3, [pc, #376]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000ee6:	689b      	ldr	r3, [r3, #8]
 8000ee8:	091b      	lsrs	r3, r3, #4
 8000eea:	f003 030f 	and.w	r3, r3, #15
 8000eee:	4a5d      	ldr	r2, [pc, #372]	; (8001064 <HAL_RCC_OscConfig+0x2a8>)
 8000ef0:	f859 2002 	ldr.w	r2, [r9, r2]
 8000ef4:	5cd3      	ldrb	r3, [r2, r3]
 8000ef6:	f003 031f 	and.w	r3, r3, #31
 8000efa:	fa21 f303 	lsr.w	r3, r1, r3
 8000efe:	4a5a      	ldr	r2, [pc, #360]	; (8001068 <HAL_RCC_OscConfig+0x2ac>)
 8000f00:	f859 2002 	ldr.w	r2, [r9, r2]
 8000f04:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000f06:	4b59      	ldr	r3, [pc, #356]	; (800106c <HAL_RCC_OscConfig+0x2b0>)
 8000f08:	f859 3003 	ldr.w	r3, [r9, r3]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff fbf0 	bl	80006f4 <HAL_InitTick>
 8000f14:	4603      	mov	r3, r0
 8000f16:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000f18:	7bfb      	ldrb	r3, [r7, #15]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d052      	beq.n	8000fc4 <HAL_RCC_OscConfig+0x208>
        {
          return status;
 8000f1e:	7bfb      	ldrb	r3, [r7, #15]
 8000f20:	e36d      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	699b      	ldr	r3, [r3, #24]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d032      	beq.n	8000f90 <HAL_RCC_OscConfig+0x1d4>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000f2a:	4b4d      	ldr	r3, [pc, #308]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4a4c      	ldr	r2, [pc, #304]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f36:	f7ff fc3b 	bl	80007b0 <HAL_GetTick>
 8000f3a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f3c:	e008      	b.n	8000f50 <HAL_RCC_OscConfig+0x194>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f3e:	f7ff fc37 	bl	80007b0 <HAL_GetTick>
 8000f42:	4602      	mov	r2, r0
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	1ad3      	subs	r3, r2, r3
 8000f48:	2b02      	cmp	r3, #2
 8000f4a:	d901      	bls.n	8000f50 <HAL_RCC_OscConfig+0x194>
          {
            return HAL_TIMEOUT;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	e356      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f50:	4b43      	ldr	r3, [pc, #268]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f003 0302 	and.w	r3, r3, #2
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d0f0      	beq.n	8000f3e <HAL_RCC_OscConfig+0x182>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f5c:	4b40      	ldr	r3, [pc, #256]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a3f      	ldr	r2, [pc, #252]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000f62:	f043 0308 	orr.w	r3, r3, #8
 8000f66:	6013      	str	r3, [r2, #0]
 8000f68:	4b3d      	ldr	r3, [pc, #244]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6a1b      	ldr	r3, [r3, #32]
 8000f74:	493a      	ldr	r1, [pc, #232]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000f76:	4313      	orrs	r3, r2
 8000f78:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f7a:	4b39      	ldr	r3, [pc, #228]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	69db      	ldr	r3, [r3, #28]
 8000f86:	021b      	lsls	r3, r3, #8
 8000f88:	4935      	ldr	r1, [pc, #212]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	604b      	str	r3, [r1, #4]
 8000f8e:	e01a      	b.n	8000fc6 <HAL_RCC_OscConfig+0x20a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000f90:	4b33      	ldr	r3, [pc, #204]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a32      	ldr	r2, [pc, #200]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000f96:	f023 0301 	bic.w	r3, r3, #1
 8000f9a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f9c:	f7ff fc08 	bl	80007b0 <HAL_GetTick>
 8000fa0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000fa2:	e008      	b.n	8000fb6 <HAL_RCC_OscConfig+0x1fa>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000fa4:	f7ff fc04 	bl	80007b0 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	2b02      	cmp	r3, #2
 8000fb0:	d901      	bls.n	8000fb6 <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	e323      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000fb6:	4b2a      	ldr	r3, [pc, #168]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d1f0      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x1e8>
 8000fc2:	e000      	b.n	8000fc6 <HAL_RCC_OscConfig+0x20a>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fc4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f003 0301 	and.w	r3, r3, #1
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d073      	beq.n	80010ba <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000fd2:	69bb      	ldr	r3, [r7, #24]
 8000fd4:	2b08      	cmp	r3, #8
 8000fd6:	d005      	beq.n	8000fe4 <HAL_RCC_OscConfig+0x228>
 8000fd8:	69bb      	ldr	r3, [r7, #24]
 8000fda:	2b0c      	cmp	r3, #12
 8000fdc:	d10e      	bne.n	8000ffc <HAL_RCC_OscConfig+0x240>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	2b03      	cmp	r3, #3
 8000fe2:	d10b      	bne.n	8000ffc <HAL_RCC_OscConfig+0x240>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fe4:	4b1e      	ldr	r3, [pc, #120]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d063      	beq.n	80010b8 <HAL_RCC_OscConfig+0x2fc>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d15f      	bne.n	80010b8 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	e300      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001004:	d106      	bne.n	8001014 <HAL_RCC_OscConfig+0x258>
 8001006:	4b16      	ldr	r3, [pc, #88]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a15      	ldr	r2, [pc, #84]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 800100c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001010:	6013      	str	r3, [r2, #0]
 8001012:	e01d      	b.n	8001050 <HAL_RCC_OscConfig+0x294>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800101c:	d10c      	bne.n	8001038 <HAL_RCC_OscConfig+0x27c>
 800101e:	4b10      	ldr	r3, [pc, #64]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a0f      	ldr	r2, [pc, #60]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8001024:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001028:	6013      	str	r3, [r2, #0]
 800102a:	4b0d      	ldr	r3, [pc, #52]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a0c      	ldr	r2, [pc, #48]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8001030:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001034:	6013      	str	r3, [r2, #0]
 8001036:	e00b      	b.n	8001050 <HAL_RCC_OscConfig+0x294>
 8001038:	4b09      	ldr	r3, [pc, #36]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a08      	ldr	r2, [pc, #32]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 800103e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001042:	6013      	str	r3, [r2, #0]
 8001044:	4b06      	ldr	r3, [pc, #24]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a05      	ldr	r2, [pc, #20]	; (8001060 <HAL_RCC_OscConfig+0x2a4>)
 800104a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800104e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d01b      	beq.n	8001090 <HAL_RCC_OscConfig+0x2d4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001058:	f7ff fbaa 	bl	80007b0 <HAL_GetTick>
 800105c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800105e:	e010      	b.n	8001082 <HAL_RCC_OscConfig+0x2c6>
 8001060:	40021000 	.word	0x40021000
 8001064:	0000001c 	.word	0x0000001c
 8001068:	00000008 	.word	0x00000008
 800106c:	00000018 	.word	0x00000018
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001070:	f7ff fb9e 	bl	80007b0 <HAL_GetTick>
 8001074:	4602      	mov	r2, r0
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	2b64      	cmp	r3, #100	; 0x64
 800107c:	d901      	bls.n	8001082 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800107e:	2303      	movs	r3, #3
 8001080:	e2bd      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001082:	4baf      	ldr	r3, [pc, #700]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800108a:	2b00      	cmp	r3, #0
 800108c:	d0f0      	beq.n	8001070 <HAL_RCC_OscConfig+0x2b4>
 800108e:	e014      	b.n	80010ba <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001090:	f7ff fb8e 	bl	80007b0 <HAL_GetTick>
 8001094:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001096:	e008      	b.n	80010aa <HAL_RCC_OscConfig+0x2ee>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001098:	f7ff fb8a 	bl	80007b0 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	2b64      	cmp	r3, #100	; 0x64
 80010a4:	d901      	bls.n	80010aa <HAL_RCC_OscConfig+0x2ee>
          {
            return HAL_TIMEOUT;
 80010a6:	2303      	movs	r3, #3
 80010a8:	e2a9      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80010aa:	4ba5      	ldr	r3, [pc, #660]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d1f0      	bne.n	8001098 <HAL_RCC_OscConfig+0x2dc>
 80010b6:	e000      	b.n	80010ba <HAL_RCC_OscConfig+0x2fe>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f003 0302 	and.w	r3, r3, #2
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d060      	beq.n	8001188 <HAL_RCC_OscConfig+0x3cc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80010c6:	69bb      	ldr	r3, [r7, #24]
 80010c8:	2b04      	cmp	r3, #4
 80010ca:	d005      	beq.n	80010d8 <HAL_RCC_OscConfig+0x31c>
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	2b0c      	cmp	r3, #12
 80010d0:	d119      	bne.n	8001106 <HAL_RCC_OscConfig+0x34a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	d116      	bne.n	8001106 <HAL_RCC_OscConfig+0x34a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010d8:	4b99      	ldr	r3, [pc, #612]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d005      	beq.n	80010f0 <HAL_RCC_OscConfig+0x334>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d101      	bne.n	80010f0 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	e286      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010f0:	4b93      	ldr	r3, [pc, #588]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	691b      	ldr	r3, [r3, #16]
 80010fc:	061b      	lsls	r3, r3, #24
 80010fe:	4990      	ldr	r1, [pc, #576]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 8001100:	4313      	orrs	r3, r2
 8001102:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001104:	e040      	b.n	8001188 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d023      	beq.n	8001156 <HAL_RCC_OscConfig+0x39a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800110e:	4b8c      	ldr	r3, [pc, #560]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a8b      	ldr	r2, [pc, #556]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 8001114:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001118:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800111a:	f7ff fb49 	bl	80007b0 <HAL_GetTick>
 800111e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001120:	e008      	b.n	8001134 <HAL_RCC_OscConfig+0x378>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001122:	f7ff fb45 	bl	80007b0 <HAL_GetTick>
 8001126:	4602      	mov	r2, r0
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	2b02      	cmp	r3, #2
 800112e:	d901      	bls.n	8001134 <HAL_RCC_OscConfig+0x378>
          {
            return HAL_TIMEOUT;
 8001130:	2303      	movs	r3, #3
 8001132:	e264      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001134:	4b82      	ldr	r3, [pc, #520]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800113c:	2b00      	cmp	r3, #0
 800113e:	d0f0      	beq.n	8001122 <HAL_RCC_OscConfig+0x366>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001140:	4b7f      	ldr	r3, [pc, #508]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	691b      	ldr	r3, [r3, #16]
 800114c:	061b      	lsls	r3, r3, #24
 800114e:	497c      	ldr	r1, [pc, #496]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 8001150:	4313      	orrs	r3, r2
 8001152:	604b      	str	r3, [r1, #4]
 8001154:	e018      	b.n	8001188 <HAL_RCC_OscConfig+0x3cc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001156:	4b7a      	ldr	r3, [pc, #488]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a79      	ldr	r2, [pc, #484]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 800115c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001160:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001162:	f7ff fb25 	bl	80007b0 <HAL_GetTick>
 8001166:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001168:	e008      	b.n	800117c <HAL_RCC_OscConfig+0x3c0>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800116a:	f7ff fb21 	bl	80007b0 <HAL_GetTick>
 800116e:	4602      	mov	r2, r0
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	2b02      	cmp	r3, #2
 8001176:	d901      	bls.n	800117c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001178:	2303      	movs	r3, #3
 800117a:	e240      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800117c:	4b70      	ldr	r3, [pc, #448]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001184:	2b00      	cmp	r3, #0
 8001186:	d1f0      	bne.n	800116a <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 0308 	and.w	r3, r3, #8
 8001190:	2b00      	cmp	r3, #0
 8001192:	d03c      	beq.n	800120e <HAL_RCC_OscConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	695b      	ldr	r3, [r3, #20]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d01c      	beq.n	80011d6 <HAL_RCC_OscConfig+0x41a>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800119c:	4b68      	ldr	r3, [pc, #416]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 800119e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011a2:	4a67      	ldr	r2, [pc, #412]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011ac:	f7ff fb00 	bl	80007b0 <HAL_GetTick>
 80011b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011b2:	e008      	b.n	80011c6 <HAL_RCC_OscConfig+0x40a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011b4:	f7ff fafc 	bl	80007b0 <HAL_GetTick>
 80011b8:	4602      	mov	r2, r0
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_OscConfig+0x40a>
        {
          return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e21b      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011c6:	4b5e      	ldr	r3, [pc, #376]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80011c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011cc:	f003 0302 	and.w	r3, r3, #2
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d0ef      	beq.n	80011b4 <HAL_RCC_OscConfig+0x3f8>
 80011d4:	e01b      	b.n	800120e <HAL_RCC_OscConfig+0x452>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011d6:	4b5a      	ldr	r3, [pc, #360]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80011d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011dc:	4a58      	ldr	r2, [pc, #352]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80011de:	f023 0301 	bic.w	r3, r3, #1
 80011e2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011e6:	f7ff fae3 	bl	80007b0 <HAL_GetTick>
 80011ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011ec:	e008      	b.n	8001200 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011ee:	f7ff fadf 	bl	80007b0 <HAL_GetTick>
 80011f2:	4602      	mov	r2, r0
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d901      	bls.n	8001200 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80011fc:	2303      	movs	r3, #3
 80011fe:	e1fe      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001200:	4b4f      	ldr	r3, [pc, #316]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 8001202:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	2b00      	cmp	r3, #0
 800120c:	d1ef      	bne.n	80011ee <HAL_RCC_OscConfig+0x432>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0304 	and.w	r3, r3, #4
 8001216:	2b00      	cmp	r3, #0
 8001218:	f000 80a6 	beq.w	8001368 <HAL_RCC_OscConfig+0x5ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 800121c:	2300      	movs	r3, #0
 800121e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001220:	4b47      	ldr	r3, [pc, #284]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 8001222:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001224:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001228:	2b00      	cmp	r3, #0
 800122a:	d10d      	bne.n	8001248 <HAL_RCC_OscConfig+0x48c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800122c:	4b44      	ldr	r3, [pc, #272]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 800122e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001230:	4a43      	ldr	r2, [pc, #268]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 8001232:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001236:	6593      	str	r3, [r2, #88]	; 0x58
 8001238:	4b41      	ldr	r3, [pc, #260]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 800123a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800123c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001240:	60bb      	str	r3, [r7, #8]
 8001242:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001244:	2301      	movs	r3, #1
 8001246:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001248:	4b3e      	ldr	r3, [pc, #248]	; (8001344 <HAL_RCC_OscConfig+0x588>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001250:	2b00      	cmp	r3, #0
 8001252:	d118      	bne.n	8001286 <HAL_RCC_OscConfig+0x4ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001254:	4b3b      	ldr	r3, [pc, #236]	; (8001344 <HAL_RCC_OscConfig+0x588>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a3a      	ldr	r2, [pc, #232]	; (8001344 <HAL_RCC_OscConfig+0x588>)
 800125a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800125e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001260:	f7ff faa6 	bl	80007b0 <HAL_GetTick>
 8001264:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001266:	e008      	b.n	800127a <HAL_RCC_OscConfig+0x4be>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001268:	f7ff faa2 	bl	80007b0 <HAL_GetTick>
 800126c:	4602      	mov	r2, r0
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	2b02      	cmp	r3, #2
 8001274:	d901      	bls.n	800127a <HAL_RCC_OscConfig+0x4be>
        {
          return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e1c1      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800127a:	4b32      	ldr	r3, [pc, #200]	; (8001344 <HAL_RCC_OscConfig+0x588>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001282:	2b00      	cmp	r3, #0
 8001284:	d0f0      	beq.n	8001268 <HAL_RCC_OscConfig+0x4ac>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d108      	bne.n	80012a0 <HAL_RCC_OscConfig+0x4e4>
 800128e:	4b2c      	ldr	r3, [pc, #176]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 8001290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001294:	4a2a      	ldr	r2, [pc, #168]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800129e:	e024      	b.n	80012ea <HAL_RCC_OscConfig+0x52e>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	2b05      	cmp	r3, #5
 80012a6:	d110      	bne.n	80012ca <HAL_RCC_OscConfig+0x50e>
 80012a8:	4b25      	ldr	r3, [pc, #148]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80012aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012ae:	4a24      	ldr	r2, [pc, #144]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80012b0:	f043 0304 	orr.w	r3, r3, #4
 80012b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80012b8:	4b21      	ldr	r3, [pc, #132]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80012ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012be:	4a20      	ldr	r2, [pc, #128]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80012c0:	f043 0301 	orr.w	r3, r3, #1
 80012c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80012c8:	e00f      	b.n	80012ea <HAL_RCC_OscConfig+0x52e>
 80012ca:	4b1d      	ldr	r3, [pc, #116]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80012cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012d0:	4a1b      	ldr	r2, [pc, #108]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80012d2:	f023 0301 	bic.w	r3, r3, #1
 80012d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80012da:	4b19      	ldr	r3, [pc, #100]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80012dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012e0:	4a17      	ldr	r2, [pc, #92]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 80012e2:	f023 0304 	bic.w	r3, r3, #4
 80012e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d016      	beq.n	8001320 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012f2:	f7ff fa5d 	bl	80007b0 <HAL_GetTick>
 80012f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012f8:	e00a      	b.n	8001310 <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012fa:	f7ff fa59 	bl	80007b0 <HAL_GetTick>
 80012fe:	4602      	mov	r2, r0
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	f241 3288 	movw	r2, #5000	; 0x1388
 8001308:	4293      	cmp	r3, r2
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e176      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001310:	4b0b      	ldr	r3, [pc, #44]	; (8001340 <HAL_RCC_OscConfig+0x584>)
 8001312:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	2b00      	cmp	r3, #0
 800131c:	d0ed      	beq.n	80012fa <HAL_RCC_OscConfig+0x53e>
 800131e:	e01a      	b.n	8001356 <HAL_RCC_OscConfig+0x59a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001320:	f7ff fa46 	bl	80007b0 <HAL_GetTick>
 8001324:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001326:	e00f      	b.n	8001348 <HAL_RCC_OscConfig+0x58c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001328:	f7ff fa42 	bl	80007b0 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	f241 3288 	movw	r2, #5000	; 0x1388
 8001336:	4293      	cmp	r3, r2
 8001338:	d906      	bls.n	8001348 <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e15f      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
 800133e:	bf00      	nop
 8001340:	40021000 	.word	0x40021000
 8001344:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001348:	4baa      	ldr	r3, [pc, #680]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 800134a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800134e:	f003 0302 	and.w	r3, r3, #2
 8001352:	2b00      	cmp	r3, #0
 8001354:	d1e8      	bne.n	8001328 <HAL_RCC_OscConfig+0x56c>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001356:	7ffb      	ldrb	r3, [r7, #31]
 8001358:	2b01      	cmp	r3, #1
 800135a:	d105      	bne.n	8001368 <HAL_RCC_OscConfig+0x5ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800135c:	4ba5      	ldr	r3, [pc, #660]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 800135e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001360:	4aa4      	ldr	r2, [pc, #656]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 8001362:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001366:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 0320 	and.w	r3, r3, #32
 8001370:	2b00      	cmp	r3, #0
 8001372:	d03c      	beq.n	80013ee <HAL_RCC_OscConfig+0x632>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001378:	2b00      	cmp	r3, #0
 800137a:	d01c      	beq.n	80013b6 <HAL_RCC_OscConfig+0x5fa>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800137c:	4b9d      	ldr	r3, [pc, #628]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 800137e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001382:	4a9c      	ldr	r2, [pc, #624]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800138c:	f7ff fa10 	bl	80007b0 <HAL_GetTick>
 8001390:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001392:	e008      	b.n	80013a6 <HAL_RCC_OscConfig+0x5ea>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001394:	f7ff fa0c 	bl	80007b0 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_OscConfig+0x5ea>
        {
          return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e12b      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80013a6:	4b93      	ldr	r3, [pc, #588]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 80013a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d0ef      	beq.n	8001394 <HAL_RCC_OscConfig+0x5d8>
 80013b4:	e01b      	b.n	80013ee <HAL_RCC_OscConfig+0x632>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80013b6:	4b8f      	ldr	r3, [pc, #572]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 80013b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80013bc:	4a8d      	ldr	r2, [pc, #564]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 80013be:	f023 0301 	bic.w	r3, r3, #1
 80013c2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013c6:	f7ff f9f3 	bl	80007b0 <HAL_GetTick>
 80013ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80013cc:	e008      	b.n	80013e0 <HAL_RCC_OscConfig+0x624>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013ce:	f7ff f9ef 	bl	80007b0 <HAL_GetTick>
 80013d2:	4602      	mov	r2, r0
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d901      	bls.n	80013e0 <HAL_RCC_OscConfig+0x624>
        {
          return HAL_TIMEOUT;
 80013dc:	2303      	movs	r3, #3
 80013de:	e10e      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80013e0:	4b84      	ldr	r3, [pc, #528]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 80013e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d1ef      	bne.n	80013ce <HAL_RCC_OscConfig+0x612>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f000 8102 	beq.w	80015fc <HAL_RCC_OscConfig+0x840>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	f040 80c5 	bne.w	800158c <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001402:	4b7c      	ldr	r3, [pc, #496]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 8001404:	68db      	ldr	r3, [r3, #12]
 8001406:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	f003 0203 	and.w	r2, r3, #3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001412:	429a      	cmp	r2, r3
 8001414:	d12c      	bne.n	8001470 <HAL_RCC_OscConfig+0x6b4>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001420:	3b01      	subs	r3, #1
 8001422:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001424:	429a      	cmp	r2, r3
 8001426:	d123      	bne.n	8001470 <HAL_RCC_OscConfig+0x6b4>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001432:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001434:	429a      	cmp	r2, r3
 8001436:	d11b      	bne.n	8001470 <HAL_RCC_OscConfig+0x6b4>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001442:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001444:	429a      	cmp	r2, r3
 8001446:	d113      	bne.n	8001470 <HAL_RCC_OscConfig+0x6b4>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001452:	085b      	lsrs	r3, r3, #1
 8001454:	3b01      	subs	r3, #1
 8001456:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001458:	429a      	cmp	r2, r3
 800145a:	d109      	bne.n	8001470 <HAL_RCC_OscConfig+0x6b4>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001466:	085b      	lsrs	r3, r3, #1
 8001468:	3b01      	subs	r3, #1
 800146a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800146c:	429a      	cmp	r2, r3
 800146e:	d067      	beq.n	8001540 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	2b0c      	cmp	r3, #12
 8001474:	d062      	beq.n	800153c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001476:	4b5f      	ldr	r3, [pc, #380]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <HAL_RCC_OscConfig+0x6ca>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e0bb      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001486:	4b5b      	ldr	r3, [pc, #364]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a5a      	ldr	r2, [pc, #360]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 800148c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001490:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001492:	f7ff f98d 	bl	80007b0 <HAL_GetTick>
 8001496:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001498:	e008      	b.n	80014ac <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800149a:	f7ff f989 	bl	80007b0 <HAL_GetTick>
 800149e:	4602      	mov	r2, r0
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	1ad3      	subs	r3, r2, r3
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d901      	bls.n	80014ac <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80014a8:	2303      	movs	r3, #3
 80014aa:	e0a8      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014ac:	4b51      	ldr	r3, [pc, #324]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d1f0      	bne.n	800149a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014b8:	4b4e      	ldr	r3, [pc, #312]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 80014ba:	68da      	ldr	r2, [r3, #12]
 80014bc:	4b4e      	ldr	r3, [pc, #312]	; (80015f8 <HAL_RCC_OscConfig+0x83c>)
 80014be:	4013      	ands	r3, r2
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80014c8:	3a01      	subs	r2, #1
 80014ca:	0112      	lsls	r2, r2, #4
 80014cc:	4311      	orrs	r1, r2
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80014d2:	0212      	lsls	r2, r2, #8
 80014d4:	4311      	orrs	r1, r2
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80014da:	0852      	lsrs	r2, r2, #1
 80014dc:	3a01      	subs	r2, #1
 80014de:	0552      	lsls	r2, r2, #21
 80014e0:	4311      	orrs	r1, r2
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80014e6:	0852      	lsrs	r2, r2, #1
 80014e8:	3a01      	subs	r2, #1
 80014ea:	0652      	lsls	r2, r2, #25
 80014ec:	4311      	orrs	r1, r2
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80014f2:	06d2      	lsls	r2, r2, #27
 80014f4:	430a      	orrs	r2, r1
 80014f6:	493f      	ldr	r1, [pc, #252]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 80014f8:	4313      	orrs	r3, r2
 80014fa:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80014fc:	4b3d      	ldr	r3, [pc, #244]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a3c      	ldr	r2, [pc, #240]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 8001502:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001506:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001508:	4b3a      	ldr	r3, [pc, #232]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	4a39      	ldr	r2, [pc, #228]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 800150e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001512:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001514:	f7ff f94c 	bl	80007b0 <HAL_GetTick>
 8001518:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800151c:	f7ff f948 	bl	80007b0 <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b02      	cmp	r3, #2
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e067      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800152e:	4b31      	ldr	r3, [pc, #196]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d0f0      	beq.n	800151c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800153a:	e05f      	b.n	80015fc <HAL_RCC_OscConfig+0x840>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e05e      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001540:	4b2c      	ldr	r3, [pc, #176]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d157      	bne.n	80015fc <HAL_RCC_OscConfig+0x840>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800154c:	4b29      	ldr	r3, [pc, #164]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a28      	ldr	r2, [pc, #160]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 8001552:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001556:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001558:	4b26      	ldr	r3, [pc, #152]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	4a25      	ldr	r2, [pc, #148]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 800155e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001562:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001564:	f7ff f924 	bl	80007b0 <HAL_GetTick>
 8001568:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800156a:	e008      	b.n	800157e <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800156c:	f7ff f920 	bl	80007b0 <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	2b02      	cmp	r3, #2
 8001578:	d901      	bls.n	800157e <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e03f      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800157e:	4b1d      	ldr	r3, [pc, #116]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d0f0      	beq.n	800156c <HAL_RCC_OscConfig+0x7b0>
 800158a:	e037      	b.n	80015fc <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	2b0c      	cmp	r3, #12
 8001590:	d02d      	beq.n	80015ee <HAL_RCC_OscConfig+0x832>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001592:	4b18      	ldr	r3, [pc, #96]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a17      	ldr	r2, [pc, #92]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 8001598:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800159c:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800159e:	4b15      	ldr	r3, [pc, #84]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d105      	bne.n	80015b6 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80015aa:	4b12      	ldr	r3, [pc, #72]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	4a11      	ldr	r2, [pc, #68]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 80015b0:	f023 0303 	bic.w	r3, r3, #3
 80015b4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80015b6:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 80015b8:	68db      	ldr	r3, [r3, #12]
 80015ba:	4a0e      	ldr	r2, [pc, #56]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 80015bc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80015c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015c4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c6:	f7ff f8f3 	bl	80007b0 <HAL_GetTick>
 80015ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015cc:	e008      	b.n	80015e0 <HAL_RCC_OscConfig+0x824>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015ce:	f7ff f8ef 	bl	80007b0 <HAL_GetTick>
 80015d2:	4602      	mov	r2, r0
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d901      	bls.n	80015e0 <HAL_RCC_OscConfig+0x824>
          {
            return HAL_TIMEOUT;
 80015dc:	2303      	movs	r3, #3
 80015de:	e00e      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015e0:	4b04      	ldr	r3, [pc, #16]	; (80015f4 <HAL_RCC_OscConfig+0x838>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d1f0      	bne.n	80015ce <HAL_RCC_OscConfig+0x812>
 80015ec:	e006      	b.n	80015fc <HAL_RCC_OscConfig+0x840>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e005      	b.n	80015fe <HAL_RCC_OscConfig+0x842>
 80015f2:	bf00      	nop
 80015f4:	40021000 	.word	0x40021000
 80015f8:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3720      	adds	r7, #32
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop

08001608 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d101      	bne.n	800161c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e0ce      	b.n	80017ba <HAL_RCC_ClockConfig+0x1b2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800161c:	4b69      	ldr	r3, [pc, #420]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0307 	and.w	r3, r3, #7
 8001624:	683a      	ldr	r2, [r7, #0]
 8001626:	429a      	cmp	r2, r3
 8001628:	d910      	bls.n	800164c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800162a:	4b66      	ldr	r3, [pc, #408]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f023 0207 	bic.w	r2, r3, #7
 8001632:	4964      	ldr	r1, [pc, #400]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	4313      	orrs	r3, r2
 8001638:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800163a:	4b62      	ldr	r3, [pc, #392]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 0307 	and.w	r3, r3, #7
 8001642:	683a      	ldr	r2, [r7, #0]
 8001644:	429a      	cmp	r2, r3
 8001646:	d001      	beq.n	800164c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e0b6      	b.n	80017ba <HAL_RCC_ClockConfig+0x1b2>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 0301 	and.w	r3, r3, #1
 8001654:	2b00      	cmp	r3, #0
 8001656:	d04c      	beq.n	80016f2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	2b03      	cmp	r3, #3
 800165e:	d107      	bne.n	8001670 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001660:	4b59      	ldr	r3, [pc, #356]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001668:	2b00      	cmp	r3, #0
 800166a:	d121      	bne.n	80016b0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e0a4      	b.n	80017ba <HAL_RCC_ClockConfig+0x1b2>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	2b02      	cmp	r3, #2
 8001676:	d107      	bne.n	8001688 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001678:	4b53      	ldr	r3, [pc, #332]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001680:	2b00      	cmp	r3, #0
 8001682:	d115      	bne.n	80016b0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e098      	b.n	80017ba <HAL_RCC_ClockConfig+0x1b2>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d107      	bne.n	80016a0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001690:	4b4d      	ldr	r3, [pc, #308]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0302 	and.w	r3, r3, #2
 8001698:	2b00      	cmp	r3, #0
 800169a:	d109      	bne.n	80016b0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e08c      	b.n	80017ba <HAL_RCC_ClockConfig+0x1b2>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016a0:	4b49      	ldr	r3, [pc, #292]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d101      	bne.n	80016b0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e084      	b.n	80017ba <HAL_RCC_ClockConfig+0x1b2>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80016b0:	4b45      	ldr	r3, [pc, #276]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	f023 0203 	bic.w	r2, r3, #3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	4942      	ldr	r1, [pc, #264]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 80016be:	4313      	orrs	r3, r2
 80016c0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80016c2:	f7ff f875 	bl	80007b0 <HAL_GetTick>
 80016c6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016c8:	e00a      	b.n	80016e0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016ca:	f7ff f871 	bl	80007b0 <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80016d8:	4293      	cmp	r3, r2
 80016da:	d901      	bls.n	80016e0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80016dc:	2303      	movs	r3, #3
 80016de:	e06c      	b.n	80017ba <HAL_RCC_ClockConfig+0x1b2>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016e0:	4b39      	ldr	r3, [pc, #228]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	f003 020c 	and.w	r2, r3, #12
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d1eb      	bne.n	80016ca <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d008      	beq.n	8001710 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016fe:	4b32      	ldr	r3, [pc, #200]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	492f      	ldr	r1, [pc, #188]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 800170c:	4313      	orrs	r3, r2
 800170e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001710:	4b2c      	ldr	r3, [pc, #176]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0307 	and.w	r3, r3, #7
 8001718:	683a      	ldr	r2, [r7, #0]
 800171a:	429a      	cmp	r2, r3
 800171c:	d210      	bcs.n	8001740 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800171e:	4b29      	ldr	r3, [pc, #164]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f023 0207 	bic.w	r2, r3, #7
 8001726:	4927      	ldr	r1, [pc, #156]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	4313      	orrs	r3, r2
 800172c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800172e:	4b25      	ldr	r3, [pc, #148]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	683a      	ldr	r2, [r7, #0]
 8001738:	429a      	cmp	r2, r3
 800173a:	d001      	beq.n	8001740 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e03c      	b.n	80017ba <HAL_RCC_ClockConfig+0x1b2>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 0304 	and.w	r3, r3, #4
 8001748:	2b00      	cmp	r3, #0
 800174a:	d008      	beq.n	800175e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800174c:	4b1e      	ldr	r3, [pc, #120]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	491b      	ldr	r1, [pc, #108]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 800175a:	4313      	orrs	r3, r2
 800175c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0308 	and.w	r3, r3, #8
 8001766:	2b00      	cmp	r3, #0
 8001768:	d009      	beq.n	800177e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800176a:	4b17      	ldr	r3, [pc, #92]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	691b      	ldr	r3, [r3, #16]
 8001776:	00db      	lsls	r3, r3, #3
 8001778:	4913      	ldr	r1, [pc, #76]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 800177a:	4313      	orrs	r3, r2
 800177c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800177e:	f000 f82b 	bl	80017d8 <HAL_RCC_GetSysClockFreq>
 8001782:	4601      	mov	r1, r0
 8001784:	4b10      	ldr	r3, [pc, #64]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	091b      	lsrs	r3, r3, #4
 800178a:	f003 030f 	and.w	r3, r3, #15
 800178e:	4a0f      	ldr	r2, [pc, #60]	; (80017cc <HAL_RCC_ClockConfig+0x1c4>)
 8001790:	f859 2002 	ldr.w	r2, [r9, r2]
 8001794:	5cd3      	ldrb	r3, [r2, r3]
 8001796:	f003 031f 	and.w	r3, r3, #31
 800179a:	fa21 f303 	lsr.w	r3, r1, r3
 800179e:	4a0c      	ldr	r2, [pc, #48]	; (80017d0 <HAL_RCC_ClockConfig+0x1c8>)
 80017a0:	f859 2002 	ldr.w	r2, [r9, r2]
 80017a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80017a6:	4b0b      	ldr	r3, [pc, #44]	; (80017d4 <HAL_RCC_ClockConfig+0x1cc>)
 80017a8:	f859 3003 	ldr.w	r3, [r9, r3]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7fe ffa0 	bl	80006f4 <HAL_InitTick>
 80017b4:	4603      	mov	r3, r0
 80017b6:	72fb      	strb	r3, [r7, #11]

  return status;
 80017b8:	7afb      	ldrb	r3, [r7, #11]
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3710      	adds	r7, #16
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40022000 	.word	0x40022000
 80017c8:	40021000 	.word	0x40021000
 80017cc:	0000001c 	.word	0x0000001c
 80017d0:	00000008 	.word	0x00000008
 80017d4:	00000018 	.word	0x00000018

080017d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	b089      	sub	sp, #36	; 0x24
 80017dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80017de:	2300      	movs	r3, #0
 80017e0:	61fb      	str	r3, [r7, #28]
 80017e2:	2300      	movs	r3, #0
 80017e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017e6:	4b3f      	ldr	r3, [pc, #252]	; (80018e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	f003 030c 	and.w	r3, r3, #12
 80017ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017f0:	4b3c      	ldr	r3, [pc, #240]	; (80018e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	f003 0303 	and.w	r3, r3, #3
 80017f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d005      	beq.n	800180c <HAL_RCC_GetSysClockFreq+0x34>
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	2b0c      	cmp	r3, #12
 8001804:	d124      	bne.n	8001850 <HAL_RCC_GetSysClockFreq+0x78>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2b01      	cmp	r3, #1
 800180a:	d121      	bne.n	8001850 <HAL_RCC_GetSysClockFreq+0x78>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800180c:	4b35      	ldr	r3, [pc, #212]	; (80018e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0308 	and.w	r3, r3, #8
 8001814:	2b00      	cmp	r3, #0
 8001816:	d107      	bne.n	8001828 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001818:	4b32      	ldr	r3, [pc, #200]	; (80018e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800181a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800181e:	0a1b      	lsrs	r3, r3, #8
 8001820:	f003 030f 	and.w	r3, r3, #15
 8001824:	61fb      	str	r3, [r7, #28]
 8001826:	e005      	b.n	8001834 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001828:	4b2e      	ldr	r3, [pc, #184]	; (80018e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	091b      	lsrs	r3, r3, #4
 800182e:	f003 030f 	and.w	r3, r3, #15
 8001832:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001834:	4b2e      	ldr	r3, [pc, #184]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x118>)
 8001836:	f859 3003 	ldr.w	r3, [r9, r3]
 800183a:	461a      	mov	r2, r3
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001842:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d10d      	bne.n	8001866 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800184e:	e00a      	b.n	8001866 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	2b04      	cmp	r3, #4
 8001854:	d102      	bne.n	800185c <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001856:	4b24      	ldr	r3, [pc, #144]	; (80018e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001858:	61bb      	str	r3, [r7, #24]
 800185a:	e004      	b.n	8001866 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	2b08      	cmp	r3, #8
 8001860:	d101      	bne.n	8001866 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001862:	4b22      	ldr	r3, [pc, #136]	; (80018ec <HAL_RCC_GetSysClockFreq+0x114>)
 8001864:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	2b0c      	cmp	r3, #12
 800186a:	d134      	bne.n	80018d6 <HAL_RCC_GetSysClockFreq+0xfe>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800186c:	4b1d      	ldr	r3, [pc, #116]	; (80018e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	f003 0303 	and.w	r3, r3, #3
 8001874:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	2b02      	cmp	r3, #2
 800187a:	d003      	beq.n	8001884 <HAL_RCC_GetSysClockFreq+0xac>
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	2b03      	cmp	r3, #3
 8001880:	d003      	beq.n	800188a <HAL_RCC_GetSysClockFreq+0xb2>
 8001882:	e005      	b.n	8001890 <HAL_RCC_GetSysClockFreq+0xb8>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001884:	4b18      	ldr	r3, [pc, #96]	; (80018e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001886:	617b      	str	r3, [r7, #20]
      break;
 8001888:	e005      	b.n	8001896 <HAL_RCC_GetSysClockFreq+0xbe>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800188a:	4b18      	ldr	r3, [pc, #96]	; (80018ec <HAL_RCC_GetSysClockFreq+0x114>)
 800188c:	617b      	str	r3, [r7, #20]
      break;
 800188e:	e002      	b.n	8001896 <HAL_RCC_GetSysClockFreq+0xbe>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	617b      	str	r3, [r7, #20]
      break;
 8001894:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001896:	4b13      	ldr	r3, [pc, #76]	; (80018e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	091b      	lsrs	r3, r3, #4
 800189c:	f003 0307 	and.w	r3, r3, #7
 80018a0:	3301      	adds	r3, #1
 80018a2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80018a4:	4b0f      	ldr	r3, [pc, #60]	; (80018e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	0a1b      	lsrs	r3, r3, #8
 80018aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80018ae:	697a      	ldr	r2, [r7, #20]
 80018b0:	fb02 f203 	mul.w	r2, r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ba:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80018bc:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	0e5b      	lsrs	r3, r3, #25
 80018c2:	f003 0303 	and.w	r3, r3, #3
 80018c6:	3301      	adds	r3, #1
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80018cc:	697a      	ldr	r2, [r7, #20]
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80018d4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80018d6:	69bb      	ldr	r3, [r7, #24]
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3724      	adds	r7, #36	; 0x24
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	40021000 	.word	0x40021000
 80018e8:	00f42400 	.word	0x00f42400
 80018ec:	007a1200 	.word	0x007a1200
 80018f0:	00000004 	.word	0x00000004

080018f4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80018fc:	2300      	movs	r3, #0
 80018fe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001900:	4b2a      	ldr	r3, [pc, #168]	; (80019ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001904:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001908:	2b00      	cmp	r3, #0
 800190a:	d003      	beq.n	8001914 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800190c:	f7ff f9f0 	bl	8000cf0 <HAL_PWREx_GetVoltageRange>
 8001910:	6178      	str	r0, [r7, #20]
 8001912:	e014      	b.n	800193e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001914:	4b25      	ldr	r3, [pc, #148]	; (80019ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001916:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001918:	4a24      	ldr	r2, [pc, #144]	; (80019ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800191a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800191e:	6593      	str	r3, [r2, #88]	; 0x58
 8001920:	4b22      	ldr	r3, [pc, #136]	; (80019ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001924:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001928:	60fb      	str	r3, [r7, #12]
 800192a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800192c:	f7ff f9e0 	bl	8000cf0 <HAL_PWREx_GetVoltageRange>
 8001930:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001932:	4b1e      	ldr	r3, [pc, #120]	; (80019ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001936:	4a1d      	ldr	r2, [pc, #116]	; (80019ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001938:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800193c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001944:	d10b      	bne.n	800195e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2b80      	cmp	r3, #128	; 0x80
 800194a:	d919      	bls.n	8001980 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2ba0      	cmp	r3, #160	; 0xa0
 8001950:	d902      	bls.n	8001958 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001952:	2302      	movs	r3, #2
 8001954:	613b      	str	r3, [r7, #16]
 8001956:	e013      	b.n	8001980 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001958:	2301      	movs	r3, #1
 800195a:	613b      	str	r3, [r7, #16]
 800195c:	e010      	b.n	8001980 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2b80      	cmp	r3, #128	; 0x80
 8001962:	d902      	bls.n	800196a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001964:	2303      	movs	r3, #3
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	e00a      	b.n	8001980 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2b80      	cmp	r3, #128	; 0x80
 800196e:	d102      	bne.n	8001976 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001970:	2302      	movs	r3, #2
 8001972:	613b      	str	r3, [r7, #16]
 8001974:	e004      	b.n	8001980 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2b70      	cmp	r3, #112	; 0x70
 800197a:	d101      	bne.n	8001980 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800197c:	2301      	movs	r3, #1
 800197e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001980:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f023 0207 	bic.w	r2, r3, #7
 8001988:	4909      	ldr	r1, [pc, #36]	; (80019b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	4313      	orrs	r3, r2
 800198e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001990:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0307 	and.w	r3, r3, #7
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	429a      	cmp	r2, r3
 800199c:	d001      	beq.n	80019a2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e000      	b.n	80019a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80019a2:	2300      	movs	r3, #0
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3718      	adds	r7, #24
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40021000 	.word	0x40021000
 80019b0:	40022000 	.word	0x40022000

080019b4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80019b8:	4b05      	ldr	r3, [pc, #20]	; (80019d0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a04      	ldr	r2, [pc, #16]	; (80019d0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80019be:	f043 0304 	orr.w	r3, r3, #4
 80019c2:	6013      	str	r3, [r2, #0]
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	40021000 	.word	0x40021000

080019d4 <memset>:
 80019d4:	4402      	add	r2, r0
 80019d6:	4603      	mov	r3, r0
 80019d8:	4293      	cmp	r3, r2
 80019da:	d100      	bne.n	80019de <memset+0xa>
 80019dc:	4770      	bx	lr
 80019de:	f803 1b01 	strb.w	r1, [r3], #1
 80019e2:	e7f9      	b.n	80019d8 <memset+0x4>

080019e4 <_init>:
 80019e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019e6:	bf00      	nop
 80019e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019ea:	bc08      	pop	{r3}
 80019ec:	469e      	mov	lr, r3
 80019ee:	4770      	bx	lr

080019f0 <_fini>:
 80019f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019f2:	bf00      	nop
 80019f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019f6:	bc08      	pop	{r3}
 80019f8:	469e      	mov	lr, r3
 80019fa:	4770      	bx	lr
