

================================================================
== Vitis HLS Report for 'Rodrigues_5_Pipeline_12'
================================================================
* Date:           Sun Feb  5 17:05:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.306 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|       56|  3.360 us|  3.360 us|   56|   56|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       54|       54|         1|          1|          1|    54|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      39|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|        8|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        8|      75|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_4486_fu_100_p2  |         +|   0|  0|  13|           6|           1|
    |exitcond96_fu_106_p2  |      icmp|   0|  0|  10|           6|           5|
    |empty_4485_fu_78_p2   |       shl|   0|  0|  16|           4|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  39|          16|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i74_load  |   9|          2|    6|         12|
    |loop_index_i74_fu_38                  |   9|          2|    6|         12|
    |ref_tmp67_we0                         |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  36|          8|   21|         42|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  1|   0|    1|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |loop_index_i74_fu_38  |  6|   0|    6|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 |  8|   0|    8|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_12|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_12|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_12|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_12|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_12|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Rodrigues.5_Pipeline_12|  return value|
|ref_tmp67_address0  |  out|    5|   ap_memory|                ref_tmp67|         array|
|ref_tmp67_ce0       |  out|    1|   ap_memory|                ref_tmp67|         array|
|ref_tmp67_we0       |  out|    8|   ap_memory|                ref_tmp67|         array|
|ref_tmp67_d0        |  out|   64|   ap_memory|                ref_tmp67|         array|
+--------------------+-----+-----+------------+-------------------------+--------------+

