
;; Function HAL_FLASHEx_EnableRunPowerDown (HAL_FLASHEx_EnableRunPowerDown, funcdef_no=329, decl_uid=8848, cgraph_uid=330, symbol_order=329)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 114 uninteresting
Found def insn 16 for 113 to be not moveable
Ignoring reg 116 with equiv init insn
Ignoring reg 117 with equiv init insn
Ignoring reg 119 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 116: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 117: (insn_list:REG_DEP_TRUE 8 (nil))
init_insns for 119: (insn_list:REG_DEP_TRUE 12 (nil))

Pass 1 for finding pseudo/allocno costs

    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r117,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 27(l0): point = 0
   Insn 19(l0): point = 2
   Insn 17(l0): point = 4
   Insn 26(l0): point = 6
   Insn 16(l0): point = 8
   Insn 13(l0): point = 10
   Insn 9(l0): point = 12
   Insn 12(l0): point = 14
   Insn 8(l0): point = 16
   Insn 7(l0): point = 18
 a0(r116): [3..18]
 a1(r114): [3..4]
 a2(r113): [5..8]
 a3(r119): [11..14]
 a4(r117): [13..16]
Compressing live ranges: from 21 to 6 - 28%
Ranges after the compression:
 a0(r116): [0..5]
 a1(r114): [0..1]
 a2(r113): [2..3]
 a3(r119): [4..5]
 a4(r117): [4..5]
+++Allocating 40 bytes for conflict table (uncompressed size 40)
;; a0(r116,l0) conflicts: a1(r114,l0) a2(r113,l0) a3(r119,l0) a4(r117,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r114,l0) conflicts: a0(r116,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r113,l0) conflicts: a0(r116,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts: a0(r116,l0) a4(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r117,l0) conflicts: a0(r116,l0) a3(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=6
    allocnos=5 (big 0), copies=1, conflicts=0, ranges=5

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r116 1r114 2r113 3r119 4r117
    modified regnos: 113 114 116 117 119
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@80000
          2:( 1-12 14)@180000
      Allocno a0r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a4(r117,l0)(cost 0)
      Pushing a3(r119,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Popping a0(r116,l0)  -- assign reg 3
      Popping a1(r114,l0)  -- assign reg 2
      Popping a2(r113,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 2
      Popping a4(r117,l0)  -- assign reg 1
Disposition:
    2:r113 l0     2    1:r114 l0     2    0:r116 l0     3    4:r117 l0     1
    3:r119 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_FLASHEx_EnableRunPowerDown

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,4u} r117={1d,1u} r119={1d,1u} 
;;    total ref usage 48{31d,17u,0e} in 16{16 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 22 2 NOTE_INSN_FUNCTION_BEG)
(note 22 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 22 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":95:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":95:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 116)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":95:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073881088 [0x40022000])
        (nil)))
(insn 8 7 12 2 (set (reg:SI 117)
        (const_int 68494903 [0x4152637])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":95:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 68494903 [0x4152637])
        (nil)))
(insn 12 8 9 2 (set (reg:SI 119)
        (const_int -84148995 [0xfffffffffafbfcfd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":95:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -84148995 [0xfffffffffafbfcfd])
        (nil)))
(insn 9 12 10 2 (set (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 4 [0x4])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PDKEYR+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":95:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(debug_insn 10 9 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":95:3 -1
     (nil))
(insn 13 10 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 4 [0x4])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PDKEYR+0 S4 A32])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":95:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":95:3 -1
     (nil))
(insn 16 14 26 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 116) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":95:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 16 17 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":99:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 17 26 19 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":95:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 19 17 20 2 (set (mem/v:SI (reg/f:SI 116) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":95:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":95:3 -1
     (nil))
(debug_insn 21 20 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":97:3 -1
     (nil))
(insn 27 21 32 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":99:1 -1
     (nil))
(note 32 27 0 NOTE_INSN_DELETED)

;; Function HAL_FLASHEx_DisableRunPowerDown (HAL_FLASHEx_DisableRunPowerDown, funcdef_no=330, decl_uid=8850, cgraph_uid=331, symbol_order=330)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 114 uninteresting
Found def insn 16 for 113 to be not moveable
Ignoring reg 116 with equiv init insn
Ignoring reg 117 with equiv init insn
Ignoring reg 119 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 116: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 117: (insn_list:REG_DEP_TRUE 8 (nil))
init_insns for 119: (insn_list:REG_DEP_TRUE 12 (nil))

Pass 1 for finding pseudo/allocno costs

    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r117,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 27(l0): point = 0
   Insn 19(l0): point = 2
   Insn 17(l0): point = 4
   Insn 26(l0): point = 6
   Insn 16(l0): point = 8
   Insn 13(l0): point = 10
   Insn 9(l0): point = 12
   Insn 12(l0): point = 14
   Insn 8(l0): point = 16
   Insn 7(l0): point = 18
 a0(r116): [3..18]
 a1(r114): [3..4]
 a2(r113): [5..8]
 a3(r119): [11..14]
 a4(r117): [13..16]
Compressing live ranges: from 21 to 6 - 28%
Ranges after the compression:
 a0(r116): [0..5]
 a1(r114): [0..1]
 a2(r113): [2..3]
 a3(r119): [4..5]
 a4(r117): [4..5]
+++Allocating 40 bytes for conflict table (uncompressed size 40)
;; a0(r116,l0) conflicts: a1(r114,l0) a2(r113,l0) a3(r119,l0) a4(r117,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r114,l0) conflicts: a0(r116,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r113,l0) conflicts: a0(r116,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts: a0(r116,l0) a4(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r117,l0) conflicts: a0(r116,l0) a3(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=6
    allocnos=5 (big 0), copies=1, conflicts=0, ranges=5

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r116 1r114 2r113 3r119 4r117
    modified regnos: 113 114 116 117 119
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@80000
          2:( 1-12 14)@180000
      Allocno a0r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a4(r117,l0)(cost 0)
      Pushing a3(r119,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Popping a0(r116,l0)  -- assign reg 3
      Popping a1(r114,l0)  -- assign reg 2
      Popping a2(r113,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 2
      Popping a4(r117,l0)  -- assign reg 1
Disposition:
    2:r113 l0     2    1:r114 l0     2    0:r116 l0     3    4:r117 l0     1
    3:r119 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_FLASHEx_DisableRunPowerDown

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,4u} r117={1d,1u} r119={1d,1u} 
;;    total ref usage 48{31d,17u,0e} in 16{16 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 22 2 NOTE_INSN_FUNCTION_BEG)
(note 22 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 22 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":109:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":109:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 116)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":109:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073881088 [0x40022000])
        (nil)))
(insn 8 7 12 2 (set (reg:SI 117)
        (const_int 68494903 [0x4152637])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":109:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 68494903 [0x4152637])
        (nil)))
(insn 12 8 9 2 (set (reg:SI 119)
        (const_int -84148995 [0xfffffffffafbfcfd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":109:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -84148995 [0xfffffffffafbfcfd])
        (nil)))
(insn 9 12 10 2 (set (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 4 [0x4])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PDKEYR+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":109:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(debug_insn 10 9 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":109:3 -1
     (nil))
(insn 13 10 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 4 [0x4])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PDKEYR+0 S4 A32])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":109:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":109:3 -1
     (nil))
(insn 16 14 26 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 116) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":109:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 16 17 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":112:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 17 26 19 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":109:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 19 17 20 2 (set (mem/v:SI (reg/f:SI 116) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":109:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":109:3 -1
     (nil))
(debug_insn 21 20 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":111:3 -1
     (nil))
(insn 27 21 32 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":112:1 -1
     (nil))
(note 32 27 0 NOTE_INSN_DELETED)

;; Function HAL_FLASHEx_OB_DBankConfig (HAL_FLASHEx_OB_DBankConfig, funcdef_no=331, decl_uid=8852, cgraph_uid=332, symbol_order=331)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 34 count 25 (    1)
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
;;
;; Loop 1
;;  header 18, latch 19
;;  depth 1, outer 0
;;  nodes: 18 19
;; 2 succs { 22 3 }
;; 3 succs { 4 21 }
;; 4 succs { 5 21 }
;; 5 succs { 6 7 }
;; 6 succs { 7 }
;; 7 succs { 8 9 }
;; 8 succs { 9 }
;; 9 succs { 10 11 }
;; 10 succs { 11 }
;; 11 succs { 12 13 }
;; 12 succs { 13 }
;; 13 succs { 14 15 }
;; 14 succs { 15 }
;; 15 succs { 16 17 }
;; 16 succs { 17 }
;; 17 succs { 18 }
;; 18 succs { 20 19 }
;; 19 succs { 18 20 }
;; 20 succs { 21 }
;; 21 succs { 23 }
;; 22 succs { 23 }
;; 23 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 256: def dominates all uses has unique first use
Reg 259: local to bb 2 def dominates all uses has unique first use
Reg 181: local to bb 2 def dominates all uses has unique first use
Reg 179: def dominates all uses has unique first use
Reg 185: def dominates all uses has unique first use
Reg 183 uninteresting
Reg 172: local to bb 3 def dominates all uses has unique first use
Reg 114 uninteresting
Reg 173: local to bb 4 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
Reg 118 uninteresting
Reg 120 uninteresting
Reg 121 uninteresting
Reg 122 uninteresting
Reg 123 uninteresting
Reg 124 uninteresting
Reg 125 uninteresting
Reg 199 uninteresting
Reg 126 uninteresting
Reg 128 uninteresting
Reg 129 uninteresting
Reg 130 uninteresting
Reg 131 uninteresting
Reg 132 uninteresting
Reg 133 uninteresting
Reg 207 uninteresting
Reg 174 uninteresting
Reg 208: local to bb 9 def dominates all uses has unique first use
Reg 210 uninteresting
Reg 137 uninteresting
Reg 212 uninteresting
Reg 139 uninteresting
Reg 214 uninteresting
Reg 175 uninteresting
Reg 215: local to bb 11 def dominates all uses has unique first use
Reg 217 uninteresting
Reg 143 uninteresting
Reg 219 uninteresting
Reg 145 uninteresting
Reg 221 uninteresting
Reg 176 uninteresting
Reg 222: local to bb 13 def dominates all uses has unique first use
Reg 224 uninteresting
Reg 149 uninteresting
Reg 226 uninteresting
Reg 151 uninteresting
Reg 228 uninteresting
Reg 177 uninteresting
Reg 229: local to bb 15 def dominates all uses has unique first use
Reg 231 uninteresting
Reg 155 uninteresting
Reg 233 uninteresting
Reg 157 uninteresting
Reg 235: def dominates all uses has unique first use
Reg 240: local to bb 17 def dominates all uses has unique first use
Reg 158 uninteresting
Reg 236 uninteresting
Reg 160 uninteresting
Reg 161: local to bb 17 def dominates all uses has unique first use
Reg 244: local to bb 17 def dominates all uses has unique first use
Reg 162 uninteresting
Reg 243 uninteresting
Reg 245 uninteresting
Reg 165: local to bb 19 def dominates all uses has unique first use
Reg 248 uninteresting
Reg 167 uninteresting
Reg 168 uninteresting
Reg 169 uninteresting
Reg 170 uninteresting
Reg 253 uninteresting
Found def insn 197 for 161 to be not moveable
Found def insn 222 for 165 to be not moveable
Found def insn 26 for 172 to be not moveable
Found def insn 36 for 173 to be not moveable
Reg 179 not local to one basic block
Found def insn 14 for 181 to be not moveable
Reg 185 not local to one basic block
Examining insn 113, def for 208
  all ok
Examining insn 133, def for 215
  all ok
Examining insn 153, def for 222
  all ok
Examining insn 173, def for 229
  all ok
Reg 235 not local to one basic block
Ignoring reg 240 with equiv init insn
Ignoring reg 244 with equiv init insn
Reg 256 not local to one basic block
Found def insn 292 for 259 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
;;
;; Loop 1
;;  header 18, latch 19
;;  depth 1, outer 0
;;  nodes: 18 19
;; 2 succs { 22 3 }
;; 3 succs { 4 21 }
;; 4 succs { 5 21 }
;; 5 succs { 6 7 }
;; 6 succs { 7 }
;; 7 succs { 8 9 }
;; 8 succs { 9 }
;; 9 succs { 10 11 }
;; 10 succs { 11 }
;; 11 succs { 12 13 }
;; 12 succs { 13 }
;; 13 succs { 14 15 }
;; 14 succs { 15 }
;; 15 succs { 16 17 }
;; 16 succs { 17 }
;; 17 succs { 18 }
;; 18 succs { 20 19 }
;; 19 succs { 18 20 }
;; 20 succs { 21 }
;; 21 succs { 23 }
;; 22 succs { 23 }
;; 23 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 183: (insn_list:REG_DEP_TRUE 20 (nil))
init_insns for 185: (insn_list:REG_DEP_TRUE 25 (nil))
init_insns for 199: (insn_list:REG_DEP_TRUE 80 (nil))
init_insns for 207: (insn_list:REG_DEP_TRUE 109 (nil))
init_insns for 214: (insn_list:REG_DEP_TRUE 129 (nil))
init_insns for 221: (insn_list:REG_DEP_TRUE 149 (nil))
init_insns for 228: (insn_list:REG_DEP_TRUE 169 (nil))
init_insns for 235: (insn_list:REG_DEP_TRUE 189 (nil))
init_insns for 240: (insn_list:REG_DEP_TRUE 202 (nil))
init_insns for 244: (insn_list:REG_DEP_TRUE 204 (nil))
init_insns for 245: (insn_list:REG_DEP_TRUE 207 (nil))
init_insns for 248: (insn_list:REG_DEP_TRUE 230 (nil))
init_insns for 253: (insn_list:REG_DEP_TRUE 246 (nil))
init_insns for 256: (insn_list:REG_DEP_TRUE 13 (nil))

Pass 1 for finding pseudo/allocno costs

    r259: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r256: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a77 (r256,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r253: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r248: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r245: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r244: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r243: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r242: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r241: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r240: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r236: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a76 (r235,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r233: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r231: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r229: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r228: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r226: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r224: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r222: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r221: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r215: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r214: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r210: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r207: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r178,l0) costs: GENERAL_REGS:978,978 VFP_D0_D7_REGS:21990,21990 VFP_LO_REGS:21990,21990 ALL_REGS:14655,14655 MEM:14660,14660
  a1(r256,l0) costs: LO_REGS:0,0 HI_REGS:978,978 CALLER_SAVE_REGS:978,978 EVEN_REG:978,978 GENERAL_REGS:978,978 VFP_D0_D7_REGS:27480,27480 VFP_LO_REGS:27480,27480 ALL_REGS:27480,27480 MEM:18320,18320
  a2(r253,l0) costs: GENERAL_REGS:0,0 MEM:8540,8540
  a3(r248,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:8025,8025 VFP_LO_REGS:8025,8025 ALL_REGS:8025,8025 MEM:5350,5350
  a4(r170,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a5(r169,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a6(r168,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a7(r167,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a8(r171,l0) costs: LO_REGS:0,0 HI_REGS:0,2000 CALLER_SAVE_REGS:0,2000 EVEN_REG:0,2000 GENERAL_REGS:0,2000 VFP_D0_D7_REGS:1605,44955 VFP_LO_REGS:1605,44955 ALL_REGS:1605,44955 MEM:1070,29970
  a9(r241,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a10(r245,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a11(r243,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a12(r244,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a13(r242,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a14(r240,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a15(r235,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:8025,22200 VFP_LO_REGS:8025,22200 ALL_REGS:8025,22200 MEM:5350,14800
  a16(r162,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a17(r161,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a18(r160,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a19(r179,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8940,8940 VFP_LO_REGS:8940,8940 ALL_REGS:8940,8940 MEM:5960,5960
  a20(r236,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a21(r158,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a22(r228,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:4800,4800 VFP_LO_REGS:4800,4800 ALL_REGS:4800,4800 MEM:3200,3200
  a23(r157,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a24(r233,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a25(r155,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a26(r231,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a27(r229,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a28(r177,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:4815,4815 VFP_LO_REGS:4815,4815 ALL_REGS:4815,4815 MEM:3210,3210
  a29(r221,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:4800,4800 VFP_LO_REGS:4800,4800 ALL_REGS:4800,4800 MEM:3200,3200
  a30(r151,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a31(r226,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a32(r149,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a33(r224,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a34(r222,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a35(r176,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:4815,4815 VFP_LO_REGS:4815,4815 ALL_REGS:4815,4815 MEM:3210,3210
  a36(r214,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:4800,4800 VFP_LO_REGS:4800,4800 ALL_REGS:4800,4800 MEM:3200,3200
  a37(r145,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a38(r219,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a39(r143,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a40(r217,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a41(r215,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a42(r175,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:4815,4815 VFP_LO_REGS:4815,4815 ALL_REGS:4815,4815 MEM:3210,3210
  a43(r207,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:4800,4800 VFP_LO_REGS:4800,4800 ALL_REGS:4800,4800 MEM:3200,3200
  a44(r139,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a45(r212,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a46(r137,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a47(r210,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a48(r208,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a49(r174,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:4815,4815 VFP_LO_REGS:4815,4815 ALL_REGS:4815,4815 MEM:3210,3210
  a50(r199,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:7980,7980 VFP_LO_REGS:7980,7980 ALL_REGS:7980,7980 MEM:5320,5320
  a51(r133,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a52(r132,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a53(r131,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a54(r130,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a55(r129,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a56(r128,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a57(r126,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a58(r185,l0) costs: LO_REGS:0,0 HI_REGS:854,854 CALLER_SAVE_REGS:854,854 EVEN_REG:854,854 GENERAL_REGS:854,854 VFP_D0_D7_REGS:35220,35220 VFP_LO_REGS:35220,35220 ALL_REGS:35220,35220 MEM:23480,23480
  a59(r125,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a60(r124,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a61(r123,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a62(r122,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a63(r121,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a64(r120,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a65(r118,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a66(r117,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a67(r116,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a68(r173,l0) costs: LO_REGS:0,0 HI_REGS:428,428 CALLER_SAVE_REGS:428,428 EVEN_REG:428,428 GENERAL_REGS:428,428 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:6420,6420 MEM:4280,4280
  a69(r115,l0) costs: LO_REGS:0,0 HI_REGS:428,428 CALLER_SAVE_REGS:428,428 EVEN_REG:428,428 GENERAL_REGS:428,428 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:6420,6420 MEM:4280,4280
  a70(r172,l0) costs: LO_REGS:0,0 HI_REGS:854,854 CALLER_SAVE_REGS:854,854 EVEN_REG:854,854 GENERAL_REGS:854,854 VFP_D0_D7_REGS:12810,12810 VFP_LO_REGS:12810,12810 ALL_REGS:12810,12810 MEM:8540,8540
  a71(r114,l0) costs: LO_REGS:0,0 HI_REGS:854,854 CALLER_SAVE_REGS:854,854 EVEN_REG:854,854 GENERAL_REGS:854,854 VFP_D0_D7_REGS:12810,12810 VFP_LO_REGS:12810,12810 ALL_REGS:12810,12810 MEM:8540,8540
  a72(r183,l0) costs: GENERAL_REGS:0,0 MEM:8540,8540
  a73(r181,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14670,14670 VFP_LO_REGS:14670,14670 ALL_REGS:14670,14670 MEM:9780,9780
  a74(r259,l0) costs: GENERAL_REGS:978,978 VFP_D0_D7_REGS:22005,22005 VFP_LO_REGS:22005,22005 ALL_REGS:14670,14670 MEM:14670,14670
  a75(r171,l1) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:43350,43350 VFP_LO_REGS:43350,43350 ALL_REGS:43350,43350 MEM:28900,28900
  a76(r235,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:14175,14175 VFP_LO_REGS:14175,14175 ALL_REGS:14175,14175 MEM:9450,9450
  a77(r256,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a78(r165,l1) costs: LO_REGS:0,0 HI_REGS:1890,1890 CALLER_SAVE_REGS:1890,1890 EVEN_REG:1890,1890 GENERAL_REGS:1890,1890 VFP_D0_D7_REGS:28350,28350 VFP_LO_REGS:28350,28350 ALL_REGS:28350,28350 MEM:18900,18900

   Insn 258(l0): point = 0
   Insn 257(l0): point = 2
   Insn 5(l0): point = 5
   Insn 293(l0): point = 8
   Insn 4(l0): point = 10
   Insn 248(l0): point = 12
   Insn 246(l0): point = 14
   Insn 240(l0): point = 17
   Insn 238(l0): point = 19
   Insn 237(l0): point = 21
   Insn 234(l0): point = 23
   Insn 232(l0): point = 25
   Insn 231(l0): point = 27
   Insn 230(l0): point = 29
   Insn 208(l0): point = 32
   Insn 207(l0): point = 34
   Insn 206(l0): point = 36
   Insn 205(l0): point = 38
   Insn 203(l0): point = 40
   Insn 200(l0): point = 42
   Insn 198(l0): point = 44
   Insn 204(l0): point = 46
   Insn 197(l0): point = 48
   Insn 194(l0): point = 50
   Insn 192(l0): point = 52
   Insn 191(l0): point = 54
   Insn 190(l0): point = 56
   Insn 202(l0): point = 58
   Insn 189(l0): point = 60
   Insn 185(l0): point = 63
   Insn 183(l0): point = 65
   Insn 182(l0): point = 67
   Insn 181(l0): point = 69
   Insn 177(l0): point = 72
   Insn 176(l0): point = 74
   Insn 175(l0): point = 76
   Insn 173(l0): point = 78
   Insn 170(l0): point = 80
   Insn 169(l0): point = 82
   Insn 165(l0): point = 85
   Insn 163(l0): point = 87
   Insn 162(l0): point = 89
   Insn 161(l0): point = 91
   Insn 157(l0): point = 94
   Insn 156(l0): point = 96
   Insn 155(l0): point = 98
   Insn 153(l0): point = 100
   Insn 150(l0): point = 102
   Insn 149(l0): point = 104
   Insn 145(l0): point = 107
   Insn 143(l0): point = 109
   Insn 142(l0): point = 111
   Insn 141(l0): point = 113
   Insn 137(l0): point = 116
   Insn 136(l0): point = 118
   Insn 135(l0): point = 120
   Insn 133(l0): point = 122
   Insn 130(l0): point = 124
   Insn 129(l0): point = 126
   Insn 125(l0): point = 129
   Insn 123(l0): point = 131
   Insn 122(l0): point = 133
   Insn 121(l0): point = 135
   Insn 117(l0): point = 138
   Insn 116(l0): point = 140
   Insn 115(l0): point = 142
   Insn 113(l0): point = 144
   Insn 110(l0): point = 146
   Insn 109(l0): point = 148
   Insn 104(l0): point = 151
   Insn 102(l0): point = 153
   Insn 101(l0): point = 155
   Insn 98(l0): point = 157
   Insn 96(l0): point = 159
   Insn 95(l0): point = 161
   Insn 91(l0): point = 163
   Insn 89(l0): point = 165
   Insn 88(l0): point = 167
   Insn 84(l0): point = 170
   Insn 83(l0): point = 172
   Insn 81(l0): point = 174
   Insn 80(l0): point = 176
   Insn 75(l0): point = 179
   Insn 73(l0): point = 181
   Insn 72(l0): point = 183
   Insn 69(l0): point = 185
   Insn 67(l0): point = 187
   Insn 66(l0): point = 189
   Insn 62(l0): point = 191
   Insn 60(l0): point = 193
   Insn 59(l0): point = 195
   Insn 55(l0): point = 198
   Insn 54(l0): point = 200
   Insn 52(l0): point = 202
   Insn 49(l0): point = 204
   Insn 47(l0): point = 206
   Insn 46(l0): point = 208
   Insn 42(l0): point = 211
   Insn 41(l0): point = 213
   Insn 40(l0): point = 215
   Insn 36(l0): point = 217
   Insn 32(l0): point = 220
   Insn 31(l0): point = 222
   Insn 30(l0): point = 224
   Insn 26(l0): point = 226
   Insn 22(l0): point = 228
   Insn 20(l0): point = 230
   Insn 25(l0): point = 232
   Insn 16(l0): point = 235
   Insn 15(l0): point = 237
   Insn 2(l0): point = 239
   Insn 14(l0): point = 241
   Insn 292(l0): point = 243
   Insn 13(l0): point = 245
   Insn 215(l1): point = 248
   Insn 226(l1): point = 251
   Insn 225(l1): point = 253
   Insn 218(l1): point = 255
   Insn 222(l1): point = 257
 a0(r178): [8..10] [3..5]
 a1(r256): [13..245]
 a2(r253): [13..14]
 a3(r248): [18..29]
 a4(r170): [18..19]
 a5(r169): [20..21]
 a6(r168): [24..25]
 a7(r167): [26..27]
 a8(r171): [32..32]
 a9(r241): [33..36]
 a10(r245): [33..34]
 a11(r243): [37..38]
 a12(r244): [39..46]
 a13(r242): [39..40]
 a14(r240): [41..58]
 a15(r235): [32..60]
 a16(r162): [43..44]
 a17(r161): [45..48]
 a18(r160): [51..52]
 a19(r179): [53..239]
 a20(r236): [53..54]
 a21(r158): [55..56]
 a22(r228): [64..82]
 a23(r157): [64..65]
 a24(r233): [66..67]
 a25(r155): [68..69]
 a26(r231): [75..76]
 a27(r229): [75..78]
 a28(r177): [77..80]
 a29(r221): [86..104]
 a30(r151): [86..87]
 a31(r226): [88..89]
 a32(r149): [90..91]
 a33(r224): [97..98]
 a34(r222): [97..100]
 a35(r176): [99..102]
 a36(r214): [108..126]
 a37(r145): [108..109]
 a38(r219): [110..111]
 a39(r143): [112..113]
 a40(r217): [119..120]
 a41(r215): [119..122]
 a42(r175): [121..124]
 a43(r207): [130..148]
 a44(r139): [130..131]
 a45(r212): [132..133]
 a46(r137): [134..135]
 a47(r210): [141..142]
 a48(r208): [141..144]
 a49(r174): [143..146]
 a50(r199): [152..176]
 a51(r133): [152..153]
 a52(r132): [154..155]
 a53(r131): [158..159]
 a54(r130): [160..161]
 a55(r129): [164..165]
 a56(r128): [166..167]
 a57(r126): [173..174]
 a58(r185): [180..232]
 a59(r125): [180..181]
 a60(r124): [182..183]
 a61(r123): [186..187]
 a62(r122): [188..189]
 a63(r121): [192..193]
 a64(r120): [194..195]
 a65(r118): [201..202]
 a66(r117): [205..206]
 a67(r116): [207..208]
 a68(r173): [214..217]
 a69(r115): [214..215]
 a70(r172): [223..226]
 a71(r114): [223..224]
 a72(r183): [229..230]
 a73(r181): [238..241]
 a74(r259): [240..243]
 a75(r171): [248..259]
 a76(r235): [248..259]
 a77(r256): [248..259]
 a78(r165): [254..257]
      Moving ranges of a77r256 to a1r256:  [248..259]
      Moving ranges of a76r235 to a15r235:  [248..259]
      Moving ranges of a75r171 to a8r171:  [248..259]
 Rebuilding regno allocno list for 165
Compressing live ranges: from 260 to 115 - 44%
Ranges after the compression:
 a0(r178): [0..3]
 a1(r256): [4..114]
 a2(r253): [4..5]
 a3(r248): [6..13]
 a4(r170): [6..7]
 a5(r169): [8..9]
 a6(r168): [10..11]
 a7(r167): [12..13]
 a8(r171): [113..114] [14..14]
 a9(r241): [15..16]
 a10(r245): [15..16]
 a11(r243): [17..18]
 a12(r244): [19..24]
 a13(r242): [19..20]
 a14(r240): [21..30]
 a15(r235): [113..114] [14..30]
 a16(r162): [21..22]
 a17(r161): [23..24]
 a18(r160): [25..26]
 a19(r179): [27..110]
 a20(r236): [27..28]
 a21(r158): [29..30]
 a22(r228): [31..40]
 a23(r157): [31..32]
 a24(r233): [33..34]
 a25(r155): [35..36]
 a26(r231): [37..38]
 a27(r229): [37..40]
 a28(r177): [39..40]
 a29(r221): [41..50]
 a30(r151): [41..42]
 a31(r226): [43..44]
 a32(r149): [45..46]
 a33(r224): [47..48]
 a34(r222): [47..50]
 a35(r176): [49..50]
 a36(r214): [51..60]
 a37(r145): [51..52]
 a38(r219): [53..54]
 a39(r143): [55..56]
 a40(r217): [57..58]
 a41(r215): [57..60]
 a42(r175): [59..60]
 a43(r207): [61..70]
 a44(r139): [61..62]
 a45(r212): [63..64]
 a46(r137): [65..66]
 a47(r210): [67..68]
 a48(r208): [67..70]
 a49(r174): [69..70]
 a50(r199): [71..84]
 a51(r133): [71..72]
 a52(r132): [73..74]
 a53(r131): [75..76]
 a54(r130): [77..78]
 a55(r129): [79..80]
 a56(r128): [81..82]
 a57(r126): [83..84]
 a58(r185): [85..108]
 a59(r125): [85..86]
 a60(r124): [87..88]
 a61(r123): [89..90]
 a62(r122): [91..92]
 a63(r121): [93..94]
 a64(r120): [95..96]
 a65(r118): [97..98]
 a66(r117): [99..100]
 a67(r116): [101..102]
 a68(r173): [103..104]
 a69(r115): [103..104]
 a70(r172): [105..106]
 a71(r114): [105..106]
 a72(r183): [107..108]
 a73(r181): [109..112]
 a74(r259): [111..112]
 a78(r165): [113..114]
+++Allocating 712 bytes for conflict table (uncompressed size 1264)
;; a0(r178,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r256,l0) conflicts: a2(r253,l0) a4(r170,l0) a3(r248,l0) a5(r169,l0) a6(r168,l0) a7(r167,l0) a8(r171,l0) a15(r235,l0) a9(r241,l0) a10(r245,l0) a11(r243,l0) a13(r242,l0) a12(r244,l0) a16(r162,l0) a14(r240,l0) a17(r161,l0) a18(r160,l0) a20(r236,l0) a19(r179,l0) a21(r158,l0) a23(r157,l0) a22(r228,l0) a24(r233,l0) a25(r155,l0) a26(r231,l0) a27(r229,l0) a28(r177,l0) a30(r151,l0) a29(r221,l0) a31(r226,l0) a32(r149,l0) a33(r224,l0) a34(r222,l0) a35(r176,l0) a37(r145,l0) a36(r214,l0) a38(r219,l0) a39(r143,l0) a40(r217,l0) a41(r215,l0) a42(r175,l0) a44(r139,l0) a43(r207,l0) a45(r212,l0) a46(r137,l0) a47(r210,l0) a48(r208,l0) a49(r174,l0) a51(r133,l0) a50(r199,l0) a52(r132,l0) a53(r131,l0) a54(r130,l0) a55(r129,l0) a56(r128,l0) a57(r126,l0) a59(r125,l0) a58(r185,l0) a60(r124,l0) a61(r123,l0) a62(r122,l0) a63(r121,l0) a64(r120,l0) a65(r118,l0) a66(r117,l0) a67(r116,l0) a68(r173,l0) a69(r115,l0) a70(r172,l0) a71(r114,l0) a72(r183,l0) a73(r181,l0) a74(r259,l0) a78(r165,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r253,l0) conflicts: a1(r256,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r248,l0) conflicts: a1(r256,l0) a4(r170,l0) a5(r169,l0) a6(r168,l0) a7(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r170,l0) conflicts: a1(r256,l0) a3(r248,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r169,l0) conflicts: a1(r256,l0) a3(r248,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r168,l0) conflicts: a1(r256,l0) a3(r248,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r167,l0) conflicts: a1(r256,l0) a3(r248,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r171,l0) conflicts: a1(r256,l0) a15(r235,l0) a78(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r241,l0) conflicts: a1(r256,l0) a15(r235,l0) a10(r245,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r245,l0) conflicts: a1(r256,l0) a15(r235,l0) a9(r241,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r243,l0) conflicts: a1(r256,l0) a15(r235,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r244,l0) conflicts: a1(r256,l0) a15(r235,l0) a13(r242,l0) a16(r162,l0) a14(r240,l0) a17(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r242,l0) conflicts: a1(r256,l0) a15(r235,l0) a12(r244,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r240,l0) conflicts: a1(r256,l0) a15(r235,l0) a12(r244,l0) a16(r162,l0) a17(r161,l0) a18(r160,l0) a20(r236,l0) a19(r179,l0) a21(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r235,l0) conflicts: a1(r256,l0) a8(r171,l0) a9(r241,l0) a10(r245,l0) a11(r243,l0) a13(r242,l0) a12(r244,l0) a16(r162,l0) a14(r240,l0) a17(r161,l0) a18(r160,l0) a20(r236,l0) a19(r179,l0) a21(r158,l0) a78(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r162,l0) conflicts: a1(r256,l0) a15(r235,l0) a12(r244,l0) a14(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r161,l0) conflicts: a1(r256,l0) a15(r235,l0) a12(r244,l0) a14(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r160,l0) conflicts: a1(r256,l0) a15(r235,l0) a14(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r179,l0) conflicts: a1(r256,l0) a15(r235,l0) a14(r240,l0) a20(r236,l0) a21(r158,l0) a23(r157,l0) a22(r228,l0) a24(r233,l0) a25(r155,l0) a26(r231,l0) a27(r229,l0) a28(r177,l0) a30(r151,l0) a29(r221,l0) a31(r226,l0) a32(r149,l0) a33(r224,l0) a34(r222,l0) a35(r176,l0) a37(r145,l0) a36(r214,l0) a38(r219,l0) a39(r143,l0) a40(r217,l0) a41(r215,l0) a42(r175,l0) a44(r139,l0) a43(r207,l0) a45(r212,l0) a46(r137,l0) a47(r210,l0) a48(r208,l0) a49(r174,l0) a51(r133,l0) a50(r199,l0) a52(r132,l0) a53(r131,l0) a54(r130,l0) a55(r129,l0) a56(r128,l0) a57(r126,l0) a59(r125,l0) a58(r185,l0) a60(r124,l0) a61(r123,l0) a62(r122,l0) a63(r121,l0) a64(r120,l0) a65(r118,l0) a66(r117,l0) a67(r116,l0) a68(r173,l0) a69(r115,l0) a70(r172,l0) a71(r114,l0) a72(r183,l0) a73(r181,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r236,l0) conflicts: a1(r256,l0) a15(r235,l0) a14(r240,l0) a19(r179,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r158,l0) conflicts: a1(r256,l0) a15(r235,l0) a14(r240,l0) a19(r179,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r228,l0) conflicts: a1(r256,l0) a19(r179,l0) a23(r157,l0) a24(r233,l0) a25(r155,l0) a26(r231,l0) a27(r229,l0) a28(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r157,l0) conflicts: a1(r256,l0) a19(r179,l0) a22(r228,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r233,l0) conflicts: a1(r256,l0) a19(r179,l0) a22(r228,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r155,l0) conflicts: a1(r256,l0) a19(r179,l0) a22(r228,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r231,l0) conflicts: a1(r256,l0) a19(r179,l0) a22(r228,l0) a27(r229,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r229,l0) conflicts: a1(r256,l0) a19(r179,l0) a22(r228,l0) a26(r231,l0) a28(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r177,l0) conflicts: a1(r256,l0) a19(r179,l0) a22(r228,l0) a27(r229,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r221,l0) conflicts: a1(r256,l0) a19(r179,l0) a30(r151,l0) a31(r226,l0) a32(r149,l0) a33(r224,l0) a34(r222,l0) a35(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r151,l0) conflicts: a1(r256,l0) a19(r179,l0) a29(r221,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r226,l0) conflicts: a1(r256,l0) a19(r179,l0) a29(r221,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r149,l0) conflicts: a1(r256,l0) a19(r179,l0) a29(r221,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r224,l0) conflicts: a1(r256,l0) a19(r179,l0) a29(r221,l0) a34(r222,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r222,l0) conflicts: a1(r256,l0) a19(r179,l0) a29(r221,l0) a33(r224,l0) a35(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r176,l0) conflicts: a1(r256,l0) a19(r179,l0) a29(r221,l0) a34(r222,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r214,l0) conflicts: a1(r256,l0) a19(r179,l0) a37(r145,l0) a38(r219,l0) a39(r143,l0) a40(r217,l0) a41(r215,l0) a42(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r145,l0) conflicts: a1(r256,l0) a19(r179,l0) a36(r214,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r219,l0) conflicts: a1(r256,l0) a19(r179,l0) a36(r214,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r143,l0) conflicts: a1(r256,l0) a19(r179,l0) a36(r214,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r217,l0) conflicts: a1(r256,l0) a19(r179,l0) a36(r214,l0) a41(r215,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r215,l0) conflicts: a1(r256,l0) a19(r179,l0) a36(r214,l0) a40(r217,l0) a42(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a42(r175,l0) conflicts: a1(r256,l0) a19(r179,l0) a36(r214,l0) a41(r215,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r207,l0) conflicts: a1(r256,l0) a19(r179,l0) a44(r139,l0) a45(r212,l0) a46(r137,l0) a47(r210,l0) a48(r208,l0) a49(r174,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r139,l0) conflicts: a1(r256,l0) a19(r179,l0) a43(r207,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a45(r212,l0) conflicts: a1(r256,l0) a19(r179,l0) a43(r207,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a46(r137,l0) conflicts: a1(r256,l0) a19(r179,l0) a43(r207,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r210,l0) conflicts: a1(r256,l0) a19(r179,l0) a43(r207,l0) a48(r208,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a48(r208,l0) conflicts: a1(r256,l0) a19(r179,l0) a43(r207,l0) a47(r210,l0) a49(r174,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a49(r174,l0) conflicts: a1(r256,l0) a19(r179,l0) a43(r207,l0) a48(r208,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a50(r199,l0) conflicts: a1(r256,l0) a19(r179,l0) a51(r133,l0) a52(r132,l0) a53(r131,l0) a54(r130,l0) a55(r129,l0) a56(r128,l0) a57(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a51(r133,l0) conflicts: a1(r256,l0) a19(r179,l0) a50(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a52(r132,l0) conflicts: a1(r256,l0) a19(r179,l0) a50(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a53(r131,l0) conflicts: a1(r256,l0) a19(r179,l0) a50(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a54(r130,l0) conflicts: a1(r256,l0) a19(r179,l0) a50(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a55(r129,l0) conflicts: a1(r256,l0) a19(r179,l0) a50(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a56(r128,l0) conflicts: a1(r256,l0) a19(r179,l0) a50(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a57(r126,l0) conflicts: a1(r256,l0) a19(r179,l0) a50(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a58(r185,l0) conflicts: a1(r256,l0) a19(r179,l0) a59(r125,l0) a60(r124,l0) a61(r123,l0) a62(r122,l0) a63(r121,l0) a64(r120,l0) a65(r118,l0) a66(r117,l0) a67(r116,l0) a68(r173,l0) a69(r115,l0) a70(r172,l0) a71(r114,l0) a72(r183,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a59(r125,l0) conflicts: a1(r256,l0) a19(r179,l0) a58(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a60(r124,l0) conflicts: a1(r256,l0) a19(r179,l0) a58(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a61(r123,l0) conflicts: a1(r256,l0) a19(r179,l0) a58(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a62(r122,l0) conflicts: a1(r256,l0) a19(r179,l0) a58(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a63(r121,l0) conflicts: a1(r256,l0) a19(r179,l0) a58(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a64(r120,l0) conflicts: a1(r256,l0) a19(r179,l0) a58(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a65(r118,l0) conflicts: a1(r256,l0) a19(r179,l0) a58(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a66(r117,l0) conflicts: a1(r256,l0) a19(r179,l0) a58(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a67(r116,l0) conflicts: a1(r256,l0) a19(r179,l0) a58(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a68(r173,l0) conflicts: a1(r256,l0) a19(r179,l0) a58(r185,l0) a69(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a69(r115,l0) conflicts: a1(r256,l0) a19(r179,l0) a58(r185,l0) a68(r173,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a70(r172,l0) conflicts: a1(r256,l0) a19(r179,l0) a58(r185,l0) a71(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a71(r114,l0) conflicts: a1(r256,l0) a19(r179,l0) a58(r185,l0) a70(r172,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a72(r183,l0) conflicts: a1(r256,l0) a19(r179,l0) a58(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a73(r181,l0) conflicts: a1(r256,l0) a19(r179,l0) a74(r259,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a74(r259,l0) conflicts: a1(r256,l0) a73(r181,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a78(r165,l0) conflicts: a1(r256,l0) a8(r171,l0) a15(r235,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a6(r168)<->a7(r167)@13:shuffle
  cp1:a4(r170)<->a5(r169)@13:shuffle
  cp2:a20(r236)<->a21(r158)@13:shuffle
  cp3:a18(r160)<->a20(r236)@13:shuffle
  cp4:a18(r160)<->a19(r179)@13:shuffle
  cp5:a16(r162)<->a17(r161)@13:shuffle
  cp6:a11(r243)<->a13(r242)@13:shuffle
  cp7:a11(r243)<->a12(r244)@13:shuffle
  cp8:a9(r241)<->a11(r243)@13:shuffle
  cp9:a8(r171)<->a9(r241)@13:shuffle
  cp10:a8(r171)<->a10(r245)@13:shuffle
  cp11:a24(r233)<->a25(r155)@6:shuffle
  cp12:a23(r157)<->a24(r233)@6:shuffle
  cp13:a26(r231)<->a28(r177)@13:shuffle
  cp14:a31(r226)<->a32(r149)@6:shuffle
  cp15:a30(r151)<->a31(r226)@6:shuffle
  cp16:a33(r224)<->a35(r176)@13:shuffle
  cp17:a38(r219)<->a39(r143)@6:shuffle
  cp18:a37(r145)<->a38(r219)@6:shuffle
  cp19:a40(r217)<->a42(r175)@13:shuffle
  cp20:a45(r212)<->a46(r137)@6:shuffle
  cp21:a44(r139)<->a45(r212)@6:shuffle
  cp22:a47(r210)<->a49(r174)@13:shuffle
  cp23:a55(r129)<->a56(r128)@6:shuffle
  cp24:a53(r131)<->a54(r130)@6:shuffle
  cp25:a51(r133)<->a52(r132)@6:shuffle
  cp26:a63(r121)<->a64(r120)@6:shuffle
  cp27:a61(r123)<->a62(r122)@6:shuffle
  cp28:a59(r125)<->a60(r124)@6:shuffle
  cp29:a66(r117)<->a67(r116)@13:shuffle
  cp30:a19(r179)<->a74(r259)@489:move
  pref0:a0(r178)<-hr0@978
  pref1:a74(r259)<-hr0@978
  regions=2, blocks=24, points=115
    allocnos=79 (big 0), copies=31, conflicts=0, ranges=78

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r178 1r256 2r253 3r248 4r170 5r169 6r168 7r167 8r171 9r241 10r245 11r243 12r244 13r242 14r240 15r235 16r162 17r161 18r160 19r179 20r236 21r158 22r228 23r157 24r233 25r155 26r231 27r229 28r177 29r221 30r151 31r226 32r149 33r224 34r222 35r176 36r214 37r145 38r219 39r143 40r217 41r215 42r175 43r207 44r139 45r212 46r137 47r210 48r208 49r174 50r199 51r133 52r132 53r131 54r130 55r129 56r128 57r126 58r185 59r125 60r124 61r123 62r122 63r121 64r120 65r118 66r117 67r116 68r173 69r115 70r172 71r114 72r183 73r181 74r259 78r165
    modified regnos: 114 115 116 117 118 120 121 122 123 124 125 126 128 129 130 131 132 133 137 139 143 145 149 151 155 157 158 160 161 162 165 167 168 169 170 171 172 173 174 175 176 177 178 179 181 183 185 199 207 208 210 212 214 215 217 219 221 222 224 226 228 229 231 233 235 236 240 241 242 243 244 245 248 253 256 259
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@643708
          2:( 1-12 14)@36640
      Allocno a0r178 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r256 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r253 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r248 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r169 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r171 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r241 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r245 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r243 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r244 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r242 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r240 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r235 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r179 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r236 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r228 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r233 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r231 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r229 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r177 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r221 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r226 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r224 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r222 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a35r176 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a36r214 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a38r219 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a39r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r217 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a41r215 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a42r175 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a43r207 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a44r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a45r212 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a46r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a47r210 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a48r208 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a49r174 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a50r199 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a51r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a52r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a53r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a54r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a55r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a56r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a57r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a58r185 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a59r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a60r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a61r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a62r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a63r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a64r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a65r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a66r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a67r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a68r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a69r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a70r172 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a71r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a72r183 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a73r181 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a74r259 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a78r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a6r168-a7r167 (freq=13):
        Result (freq=428): a6r168(214) a7r167(214)
      Forming thread by copy 1:a4r170-a5r169 (freq=13):
        Result (freq=428): a4r170(214) a5r169(214)
      Forming thread by copy 2:a20r236-a21r158 (freq=13):
        Result (freq=428): a20r236(214) a21r158(214)
      Forming thread by copy 3:a18r160-a20r236 (freq=13):
        Result (freq=642): a18r160(214) a20r236(214) a21r158(214)
      Forming thread by copy 5:a16r162-a17r161 (freq=13):
        Result (freq=428): a16r162(214) a17r161(214)
      Forming thread by copy 6:a11r243-a13r242 (freq=13):
        Result (freq=428): a11r243(214) a13r242(214)
      Forming thread by copy 8:a9r241-a11r243 (freq=13):
        Result (freq=642): a9r241(214) a11r243(214) a13r242(214)
      Forming thread by copy 9:a8r171-a9r241 (freq=13):
        Result (freq=3639): a8r171(2997) a9r241(214) a11r243(214) a13r242(214)
      Forming thread by copy 13:a26r231-a28r177 (freq=13):
        Result (freq=535): a26r231(214) a28r177(321)
      Forming thread by copy 16:a33r224-a35r176 (freq=13):
        Result (freq=535): a33r224(214) a35r176(321)
      Forming thread by copy 19:a40r217-a42r175 (freq=13):
        Result (freq=535): a40r217(214) a42r175(321)
      Forming thread by copy 22:a47r210-a49r174 (freq=13):
        Result (freq=535): a47r210(214) a49r174(321)
      Forming thread by copy 29:a66r117-a67r116 (freq=13):
        Result (freq=428): a66r117(214) a67r116(214)
      Forming thread by copy 11:a24r233-a25r155 (freq=6):
        Result (freq=212): a24r233(106) a25r155(106)
      Forming thread by copy 12:a23r157-a24r233 (freq=6):
        Result (freq=318): a23r157(106) a24r233(106) a25r155(106)
      Forming thread by copy 14:a31r226-a32r149 (freq=6):
        Result (freq=212): a31r226(106) a32r149(106)
      Forming thread by copy 15:a30r151-a31r226 (freq=6):
        Result (freq=318): a30r151(106) a31r226(106) a32r149(106)
      Forming thread by copy 17:a38r219-a39r143 (freq=6):
        Result (freq=212): a38r219(106) a39r143(106)
      Forming thread by copy 18:a37r145-a38r219 (freq=6):
        Result (freq=318): a37r145(106) a38r219(106) a39r143(106)
      Forming thread by copy 20:a45r212-a46r137 (freq=6):
        Result (freq=212): a45r212(106) a46r137(106)
      Forming thread by copy 21:a44r139-a45r212 (freq=6):
        Result (freq=318): a44r139(106) a45r212(106) a46r137(106)
      Forming thread by copy 23:a55r129-a56r128 (freq=6):
        Result (freq=212): a55r129(106) a56r128(106)
      Forming thread by copy 24:a53r131-a54r130 (freq=6):
        Result (freq=212): a53r131(106) a54r130(106)
      Forming thread by copy 25:a51r133-a52r132 (freq=6):
        Result (freq=212): a51r133(106) a52r132(106)
      Forming thread by copy 26:a63r121-a64r120 (freq=6):
        Result (freq=212): a63r121(106) a64r120(106)
      Forming thread by copy 27:a61r123-a62r122 (freq=6):
        Result (freq=212): a61r123(106) a62r122(106)
      Forming thread by copy 28:a59r125-a60r124 (freq=6):
        Result (freq=212): a59r125(106) a60r124(106)
      Pushing a64(r120,l0)(cost 0)
      Pushing a63(r121,l0)(cost 0)
      Pushing a62(r122,l0)(cost 0)
        Making a58(r185,l0) colorable
      Pushing a61(r123,l0)(cost 0)
      Pushing a60(r124,l0)(cost 0)
      Pushing a59(r125,l0)(cost 0)
      Pushing a56(r128,l0)(cost 0)
      Pushing a55(r129,l0)(cost 0)
      Pushing a54(r130,l0)(cost 0)
      Pushing a53(r131,l0)(cost 0)
      Pushing a52(r132,l0)(cost 0)
      Pushing a51(r133,l0)(cost 0)
      Pushing a65(r118,l0)(cost 0)
      Pushing a57(r126,l0)(cost 0)
      Pushing a48(r208,l0)(cost 0)
      Pushing a41(r215,l0)(cost 0)
      Pushing a34(r222,l0)(cost 0)
      Pushing a27(r229,l0)(cost 0)
      Pushing a14(r240,l0)(cost 0)
      Pushing a12(r244,l0)(cost 0)
        Making a15(r235,l0) colorable
      Pushing a10(r245,l0)(cost 0)
      Pushing a46(r137,l0)(cost 0)
      Pushing a45(r212,l0)(cost 0)
      Pushing a44(r139,l0)(cost 0)
      Pushing a39(r143,l0)(cost 0)
      Pushing a38(r219,l0)(cost 0)
      Pushing a37(r145,l0)(cost 0)
      Pushing a32(r149,l0)(cost 0)
      Pushing a31(r226,l0)(cost 0)
      Pushing a30(r151,l0)(cost 0)
      Pushing a25(r155,l0)(cost 0)
      Pushing a24(r233,l0)(cost 0)
      Pushing a23(r157,l0)(cost 0)
      Pushing a43(r207,l0)(cost 0)
      Pushing a36(r214,l0)(cost 0)
      Pushing a29(r221,l0)(cost 0)
      Pushing a22(r228,l0)(cost 0)
      Pushing a69(r115,l0)(cost 0)
      Pushing a68(r173,l0)(cost 0)
      Pushing a67(r116,l0)(cost 0)
      Pushing a66(r117,l0)(cost 0)
      Pushing a17(r161,l0)(cost 0)
      Pushing a16(r162,l0)(cost 0)
      Pushing a7(r167,l0)(cost 0)
      Pushing a6(r168,l0)(cost 0)
      Pushing a5(r169,l0)(cost 0)
      Pushing a4(r170,l0)(cost 0)
      Pushing a50(r199,l0)(cost 0)
      Pushing a47(r210,l0)(cost 0)
      Pushing a49(r174,l0)(cost 0)
      Pushing a40(r217,l0)(cost 0)
      Pushing a42(r175,l0)(cost 0)
      Forming thread by copy 30:a19r179-a74r259 (freq=489):
        Result (freq=1574): a19r179(596) a74r259(978)
        Making a19(r179,l0) colorable
      Pushing a33(r224,l0)(cost 0)
      Pushing a35(r176,l0)(cost 0)
      Pushing a26(r231,l0)(cost 0)
      Pushing a28(r177,l0)(cost 0)
      Pushing a3(r248,l0)(cost 0)
      Pushing a21(r158,l0)(cost 0)
      Pushing a20(r236,l0)(cost 0)
      Pushing a18(r160,l0)(cost 0)
      Pushing a72(r183,l0)(cost 0)
      Pushing a71(r114,l0)(cost 0)
        Making a1(r256,l0) colorable
      Pushing a70(r172,l0)(cost 0)
      Pushing a2(r253,l0)(cost 0)
      Pushing a0(r178,l0)(cost 0)
      Pushing a19(r179,l0)(cost 5960)
      Pushing a74(r259,l0)(cost 0)
      Pushing a73(r181,l0)(cost 0)
      Pushing a15(r235,l0)(cost 14800)
      Pushing a1(r256,l0)(cost 18320)
      Pushing a78(r165,l0)(cost 0)
      Pushing a58(r185,l0)(cost 23480)
      Pushing a13(r242,l0)(cost 0)
      Pushing a11(r243,l0)(cost 0)
      Pushing a9(r241,l0)(cost 0)
      Pushing a8(r171,l0)(cost 0)
      Popping a8(r171,l0)  -- assign reg 3
      Popping a9(r241,l0)  -- assign reg 3
      Popping a11(r243,l0)  -- assign reg 3
      Popping a13(r242,l0)  -- assign reg 3
      Popping a58(r185,l0)  -- assign reg 3
      Popping a78(r165,l0)  -- assign reg 2
      Popping a1(r256,l0)  -- assign reg 1
      Popping a15(r235,l0)  -- assign reg 4
      Popping a73(r181,l0)  -- assign reg 3
      Popping a74(r259,l0)  -- assign reg 0
      Popping a19(r179,l0)  -- assign reg 0
      Popping a0(r178,l0)  -- assign reg 0
      Popping a2(r253,l0)  -- assign reg 3
      Popping a70(r172,l0)  -- assign reg 2
      Popping a71(r114,l0)  -- assign reg 4
      Popping a72(r183,l0)  -- assign reg 2
      Popping a18(r160,l0)  -- assign reg 0
      Popping a20(r236,l0)  -- assign reg 3
      Popping a21(r158,l0)  -- assign reg 3
      Popping a3(r248,l0)  -- assign reg 3
      Popping a28(r177,l0)  -- assign reg 3
      Popping a26(r231,l0)  -- assign reg 3
      Popping a35(r176,l0)  -- assign reg 3
      Popping a33(r224,l0)  -- assign reg 3
      Popping a42(r175,l0)  -- assign reg 3
      Popping a40(r217,l0)  -- assign reg 3
      Popping a49(r174,l0)  -- assign reg 3
      Popping a47(r210,l0)  -- assign reg 3
      Popping a50(r199,l0)  -- assign reg 3
      Popping a4(r170,l0)  -- assign reg 2
      Popping a5(r169,l0)  -- assign reg 2
      Popping a6(r168,l0)  -- assign reg 2
      Popping a7(r167,l0)  -- assign reg 2
      Popping a16(r162,l0)  -- assign reg 2
      Popping a17(r161,l0)  -- assign reg 2
      Popping a66(r117,l0)  -- assign reg 2
      Popping a67(r116,l0)  -- assign reg 2
      Popping a68(r173,l0)  -- assign reg 2
      Popping a69(r115,l0)  -- assign reg 4
      Popping a22(r228,l0)  -- assign reg 2
      Popping a29(r221,l0)  -- assign reg 2
      Popping a36(r214,l0)  -- assign reg 2
      Popping a43(r207,l0)  -- assign reg 2
      Popping a23(r157,l0)  -- assign reg 3
      Popping a24(r233,l0)  -- assign reg 3
      Popping a25(r155,l0)  -- assign reg 3
      Popping a30(r151,l0)  -- assign reg 3
      Popping a31(r226,l0)  -- assign reg 3
      Popping a32(r149,l0)  -- assign reg 3
      Popping a37(r145,l0)  -- assign reg 3
      Popping a38(r219,l0)  -- assign reg 3
      Popping a39(r143,l0)  -- assign reg 3
      Popping a44(r139,l0)  -- assign reg 3
      Popping a45(r212,l0)  -- assign reg 3
      Popping a46(r137,l0)  -- assign reg 3
      Popping a10(r245,l0)  -- assign reg 2
      Popping a12(r244,l0)  -- assign reg 0
      Popping a14(r240,l0)  -- assign reg 5
      Popping a27(r229,l0)  -- assign reg 4
      Popping a34(r222,l0)  -- assign reg 4
      Popping a41(r215,l0)  -- assign reg 4
      Popping a48(r208,l0)  -- assign reg 4
      Popping a57(r126,l0)  -- assign reg 2
      Popping a65(r118,l0)  -- assign reg 2
      Popping a51(r133,l0)  -- assign reg 2
      Popping a52(r132,l0)  -- assign reg 2
      Popping a53(r131,l0)  -- assign reg 2
      Popping a54(r130,l0)  -- assign reg 2
      Popping a55(r129,l0)  -- assign reg 2
      Popping a56(r128,l0)  -- assign reg 2
      Popping a59(r125,l0)  -- assign reg 2
      Popping a60(r124,l0)  -- assign reg 2
      Popping a61(r123,l0)  -- assign reg 2
      Popping a62(r122,l0)  -- assign reg 2
      Popping a63(r121,l0)  -- assign reg 2
      Popping a64(r120,l0)  -- assign reg 2
Disposition:
   71:r114 l0     4   69:r115 l0     4   67:r116 l0     2   66:r117 l0     2
   65:r118 l0     2   64:r120 l0     2   63:r121 l0     2   62:r122 l0     2
   61:r123 l0     2   60:r124 l0     2   59:r125 l0     2   57:r126 l0     2
   56:r128 l0     2   55:r129 l0     2   54:r130 l0     2   53:r131 l0     2
   52:r132 l0     2   51:r133 l0     2   46:r137 l0     3   44:r139 l0     3
   39:r143 l0     3   37:r145 l0     3   32:r149 l0     3   30:r151 l0     3
   25:r155 l0     3   23:r157 l0     3   21:r158 l0     3   18:r160 l0     0
   17:r161 l0     2   16:r162 l0     2   78:r165 l0     2    7:r167 l0     2
    6:r168 l0     2    5:r169 l0     2    4:r170 l0     2    8:r171 l0     3
   70:r172 l0     2   68:r173 l0     2   49:r174 l0     3   42:r175 l0     3
   35:r176 l0     3   28:r177 l0     3    0:r178 l0     0   19:r179 l0     0
   73:r181 l0     3   72:r183 l0     2   58:r185 l0     3   50:r199 l0     3
   43:r207 l0     2   48:r208 l0     4   47:r210 l0     3   45:r212 l0     3
   36:r214 l0     2   41:r215 l0     4   40:r217 l0     3   38:r219 l0     3
   29:r221 l0     2   34:r222 l0     4   33:r224 l0     3   31:r226 l0     3
   22:r228 l0     2   27:r229 l0     4   26:r231 l0     3   24:r233 l0     3
   15:r235 l0     4   20:r236 l0     3   14:r240 l0     5    9:r241 l0     3
   13:r242 l0     3   11:r243 l0     3   12:r244 l0     0   10:r245 l0     2
    3:r248 l0     3    2:r253 l0     3    1:r256 l0     1   74:r259 l0     0
New iteration of spill/restore move
+++Costs: overall -27384, reg -27384, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_FLASHEx_OB_DBankConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,10u} r102={1d,23u} r103={1d,22u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r137={1d,1u} r139={1d,1u} r143={1d,1u} r145={1d,1u} r149={1d,1u} r151={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={2d,5u} r172={1d,2u} r173={1d,2u} r174={1d,3u} r175={1d,3u} r176={1d,3u} r177={1d,3u} r178={2d,1u} r179={1d,1u} r181={1d,1u} r183={1d,1u} r185={1d,13u} r199={1d,7u} r207={1d,3u} r208={1d,1u} r210={1d,1u} r212={1d,1u} r214={1d,3u} r215={1d,1u} r217={1d,1u} r219={1d,1u} r221={1d,3u} r222={1d,1u} r224={1d,1u} r226={1d,1u} r228={1d,3u} r229={1d,1u} r231={1d,1u} r233={1d,1u} r235={1d,5u} r236={1d,1u} r240={1d,1u} r241={1d,1u,1e} r242={1d,1u,1e} r243={1d,1u} r244={1d,1u} r245={1d,1u} r248={1d,4u} r253={1d,1u} r256={1d,3u} r259={1d,1u} 
;;    total ref usage 346{115d,229u,2e} in 177{177 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":132:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":133:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":133:21 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":136:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":136:3 -1
     (nil))
(insn 13 12 292 2 (set (reg/f:SI 256)
        (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 0000000006b41000 pFlash>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":136:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 0000000006b41000 pFlash>)
        (nil)))
(insn 292 13 14 2 (set (reg:SI 259)
        (reg:SI 0 r0 [ DBankConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":131:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ DBankConfig ])
        (nil)))
(insn 14 292 2 2 (set (reg:SI 181 [ pFlash.Lock ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 256) [0 pFlash.Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":136:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 0000000006b41000 pFlash>) [0 pFlash.Lock+0 S1 A32]))
        (nil)))
(insn 2 14 15 2 (set (reg/v:SI 179 [ DBankConfig ])
        (reg:SI 259)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":131:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 259)
        (nil)))
(insn 15 2 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 181 [ pFlash.Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":136:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ pFlash.Lock ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 263)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":136:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 263)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":136:3 -1
     (nil))
(insn 25 18 20 3 (set (reg/f:SI 185)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":139:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073881088 [0x40022000])
        (nil)))
(insn 20 25 22 3 (set (reg:SI 183)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":136:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 22 20 23 3 (set (mem/c:QI (reg/f:SI 256) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 183) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":136:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":136:3 -1
     (nil))
(debug_insn 24 23 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":139:3 -1
     (nil))
(insn 26 24 27 3 (set (reg/v:SI 172 [ reg ])
        (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 36 [0x24])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":139:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 26 28 3 (var_location:SI reg (reg/v:SI 172 [ reg ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":139:7 -1
     (nil))
(debug_insn 28 27 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":140:3 -1
     (nil))
(insn 30 28 31 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":140:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (reg/v:SI 172 [ reg ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":140:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 172 [ reg ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(jump_insn 32 31 33 3 (set (pc)
        (if_then_else (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":140:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 241)
(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":142:5 -1
     (nil))
(insn 36 34 37 4 (set (reg/v:SI 173 [ reg ])
        (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 68 [0x44])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":142:9 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 37 36 38 4 (var_location:SI reg (reg/v:SI 173 [ reg ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":142:9 -1
     (nil))
(debug_insn 38 37 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":143:5 -1
     (nil))
(insn 40 38 41 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 72 [0x48])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":143:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (reg/v:SI 173 [ reg ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":143:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 173 [ reg ])
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(jump_insn 42 41 43 4 (set (pc)
        (if_then_else (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":143:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 241)
(note 43 42 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 53 43 44 5 NOTE_INSN_DELETED)
(debug_insn 44 53 46 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":146:7 -1
     (nil))
(insn 46 44 47 5 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (reg/f:SI 185) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 49 5 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":146:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 49 47 50 5 (set (mem/v:SI (reg/f:SI 185) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":146:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 50 49 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":148:7 -1
     (nil))
(insn 52 50 54 5 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 185) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":148:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 52 55 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 118 [ _6 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":148:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":148:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 76)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":151:9 -1
     (nil))
(insn 59 57 60 6 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (reg/f:SI 185) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":151:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 62 6 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":151:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 62 60 63 6 (set (mem/v:SI (reg/f:SI 185) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":151:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 63 62 64 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":154:9 -1
     (nil))
(debug_insn 64 63 66 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":154:9 -1
     (nil))
(insn 66 64 67 6 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (reg/f:SI 185) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":154:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 69 6 (set (reg:SI 123 [ _11 ])
        (ior:SI (reg:SI 122 [ _10 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":154:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 69 67 70 6 (set (mem/v:SI (reg/f:SI 185) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":154:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(debug_insn 70 69 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":154:9 -1
     (nil))
(insn 72 70 73 6 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (reg/f:SI 185) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":154:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 75 6 (set (reg:SI 125 [ _13 ])
        (and:SI (reg:SI 124 [ _12 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":154:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 75 73 76 6 (set (mem/v:SI (reg/f:SI 185) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":154:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 185)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(code_label 76 75 77 7 11 (nil) [1 uses])
(note 77 76 82 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 82 77 78 7 NOTE_INSN_DELETED)
(debug_insn 78 82 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":154:9 -1
     (nil))
(debug_insn 79 78 80 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":157:7 -1
     (nil))
(insn 80 79 81 7 (set (reg/f:SI 199)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":157:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073881088 [0x40022000])
        (nil)))
(insn 81 80 83 7 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (reg/f:SI 199) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":157:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 81 84 7 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 126 [ _14 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":157:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(jump_insn 84 83 85 7 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 105)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":157:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 105)
(note 85 84 86 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 86 85 88 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":160:9 -1
     (nil))
(insn 88 86 89 8 (set (reg:SI 128 [ _16 ])
        (mem/v:SI (reg/f:SI 199) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":160:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 91 8 (set (reg:SI 129 [ _17 ])
        (and:SI (reg:SI 128 [ _16 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":160:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(insn 91 89 92 8 (set (mem/v:SI (reg/f:SI 199) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":160:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(debug_insn 92 91 93 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":163:9 -1
     (nil))
(debug_insn 93 92 95 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":163:9 -1
     (nil))
(insn 95 93 96 8 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (reg/f:SI 199) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":163:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 98 8 (set (reg:SI 131 [ _19 ])
        (ior:SI (reg:SI 130 [ _18 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":163:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(insn 98 96 99 8 (set (mem/v:SI (reg/f:SI 199) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 131 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":163:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(debug_insn 99 98 101 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":163:9 -1
     (nil))
(insn 101 99 102 8 (set (reg:SI 132 [ _20 ])
        (mem/v:SI (reg/f:SI 199) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":163:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 101 104 8 (set (reg:SI 133 [ _21 ])
        (and:SI (reg:SI 132 [ _20 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":163:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(insn 104 102 105 8 (set (mem/v:SI (reg/f:SI 199) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 133 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":163:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
            (nil))))
(code_label 105 104 106 9 12 (nil) [1 uses])
(note 106 105 114 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 114 106 107 9 NOTE_INSN_DELETED)
(debug_insn 107 114 108 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":163:9 -1
     (nil))
(debug_insn 108 107 109 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":167:7 -1
     (nil))
(insn 109 108 110 9 (set (reg/f:SI 207)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":167:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073881088 [0x40022000])
        (nil)))
(insn 110 109 111 9 (set (reg/v:SI 174 [ reg ])
        (mem/v:SI (plus:SI (reg/f:SI 207)
                (const_int 44 [0x2c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1AR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":167:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 111 110 112 9 (var_location:SI reg (reg/v:SI 174 [ reg ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":167:11 -1
     (nil))
(debug_insn 112 111 113 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":168:7 -1
     (nil))
(insn 113 112 115 9 (set (reg:SI 208)
        (and:SI (reg/v:SI 174 [ reg ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":168:44 90 {*arm_andsi3_insn}
     (nil))
(insn 115 113 116 9 (set (reg:SI 210)
        (zero_extract:SI (reg/v:SI 174 [ reg ])
            (const_int 7 [0x7])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":169:43 161 {extzv_t2}
     (expr_list:REG_DEAD (reg/v:SI 174 [ reg ])
        (nil)))
(insn 116 115 117 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 208)
            (reg:SI 210))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":168:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 210)
        (expr_list:REG_DEAD (reg:SI 208)
            (nil))))
(jump_insn 117 116 118 9 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":168:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 126)
(note 118 117 119 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 119 118 121 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":171:9 -1
     (nil))
(insn 121 119 122 10 (set (reg:SI 137 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 207)
                (const_int 44 [0x2c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1AR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":171:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 123 10 (set (reg:SI 212)
        (and:SI (reg:SI 137 [ _25 ])
            (const_int -8323200 [0xffffffffff80ff80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":171:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (nil)))
(insn 123 122 125 10 (set (reg:SI 139 [ _27 ])
        (ior:SI (reg:SI 212)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":171:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
(insn 125 123 126 10 (set (mem/v:SI (plus:SI (reg/f:SI 207)
                (const_int 44 [0x2c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1AR+0 S4 A32])
        (reg:SI 139 [ _27 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":171:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 207)
        (expr_list:REG_DEAD (reg:SI 139 [ _27 ])
            (nil))))
(code_label 126 125 127 11 13 (nil) [1 uses])
(note 127 126 134 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 134 127 128 11 NOTE_INSN_DELETED)
(debug_insn 128 134 129 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":175:7 -1
     (nil))
(insn 129 128 130 11 (set (reg/f:SI 214)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":175:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073881088 [0x40022000])
        (nil)))
(insn 130 129 131 11 (set (reg/v:SI 175 [ reg ])
        (mem/v:SI (plus:SI (reg/f:SI 214)
                (const_int 48 [0x30])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1BR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":175:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 131 130 132 11 (var_location:SI reg (reg/v:SI 175 [ reg ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":175:11 -1
     (nil))
(debug_insn 132 131 133 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":176:7 -1
     (nil))
(insn 133 132 135 11 (set (reg:SI 215)
        (and:SI (reg/v:SI 175 [ reg ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":176:44 90 {*arm_andsi3_insn}
     (nil))
(insn 135 133 136 11 (set (reg:SI 217)
        (zero_extract:SI (reg/v:SI 175 [ reg ])
            (const_int 7 [0x7])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":177:43 161 {extzv_t2}
     (expr_list:REG_DEAD (reg/v:SI 175 [ reg ])
        (nil)))
(insn 136 135 137 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 215)
            (reg:SI 217))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":176:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (expr_list:REG_DEAD (reg:SI 215)
            (nil))))
(jump_insn 137 136 138 11 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":176:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 146)
(note 138 137 139 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 141 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":179:9 -1
     (nil))
(insn 141 139 142 12 (set (reg:SI 143 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 214)
                (const_int 48 [0x30])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1BR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":179:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 141 143 12 (set (reg:SI 219)
        (and:SI (reg:SI 143 [ _31 ])
            (const_int -8323200 [0xffffffffff80ff80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":179:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ _31 ])
        (nil)))
(insn 143 142 145 12 (set (reg:SI 145 [ _33 ])
        (ior:SI (reg:SI 219)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":179:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 219)
        (nil)))
(insn 145 143 146 12 (set (mem/v:SI (plus:SI (reg/f:SI 214)
                (const_int 48 [0x30])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1BR+0 S4 A64])
        (reg:SI 145 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":179:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 214)
        (expr_list:REG_DEAD (reg:SI 145 [ _33 ])
            (nil))))
(code_label 146 145 147 13 14 (nil) [1 uses])
(note 147 146 154 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 154 147 148 13 NOTE_INSN_DELETED)
(debug_insn 148 154 149 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":183:7 -1
     (nil))
(insn 149 148 150 13 (set (reg/f:SI 221)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":183:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073881088 [0x40022000])
        (nil)))
(insn 150 149 151 13 (set (reg/v:SI 176 [ reg ])
        (mem/v:SI (plus:SI (reg/f:SI 221)
                (const_int 76 [0x4c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2AR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":183:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 151 150 152 13 (var_location:SI reg (reg/v:SI 176 [ reg ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":183:11 -1
     (nil))
(debug_insn 152 151 153 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":184:7 -1
     (nil))
(insn 153 152 155 13 (set (reg:SI 222)
        (and:SI (reg/v:SI 176 [ reg ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":184:44 90 {*arm_andsi3_insn}
     (nil))
(insn 155 153 156 13 (set (reg:SI 224)
        (zero_extract:SI (reg/v:SI 176 [ reg ])
            (const_int 7 [0x7])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":185:43 161 {extzv_t2}
     (expr_list:REG_DEAD (reg/v:SI 176 [ reg ])
        (nil)))
(insn 156 155 157 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 222)
            (reg:SI 224))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":184:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 224)
        (expr_list:REG_DEAD (reg:SI 222)
            (nil))))
(jump_insn 157 156 158 13 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 166)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":184:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 166)
(note 158 157 159 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 159 158 161 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":187:9 -1
     (nil))
(insn 161 159 162 14 (set (reg:SI 149 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 221)
                (const_int 76 [0x4c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2AR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":187:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 162 161 163 14 (set (reg:SI 226)
        (and:SI (reg:SI 149 [ _37 ])
            (const_int -8323200 [0xffffffffff80ff80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":187:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _37 ])
        (nil)))
(insn 163 162 165 14 (set (reg:SI 151 [ _39 ])
        (ior:SI (reg:SI 226)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":187:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 226)
        (nil)))
(insn 165 163 166 14 (set (mem/v:SI (plus:SI (reg/f:SI 221)
                (const_int 76 [0x4c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2AR+0 S4 A32])
        (reg:SI 151 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":187:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 221)
        (expr_list:REG_DEAD (reg:SI 151 [ _39 ])
            (nil))))
(code_label 166 165 167 15 15 (nil) [1 uses])
(note 167 166 174 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 174 167 168 15 NOTE_INSN_DELETED)
(debug_insn 168 174 169 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":191:7 -1
     (nil))
(insn 169 168 170 15 (set (reg/f:SI 228)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":191:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073881088 [0x40022000])
        (nil)))
(insn 170 169 171 15 (set (reg/v:SI 177 [ reg ])
        (mem/v:SI (plus:SI (reg/f:SI 228)
                (const_int 80 [0x50])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2BR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":191:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 171 170 172 15 (var_location:SI reg (reg/v:SI 177 [ reg ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":191:11 -1
     (nil))
(debug_insn 172 171 173 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":192:7 -1
     (nil))
(insn 173 172 175 15 (set (reg:SI 229)
        (and:SI (reg/v:SI 177 [ reg ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":192:44 90 {*arm_andsi3_insn}
     (nil))
(insn 175 173 176 15 (set (reg:SI 231)
        (zero_extract:SI (reg/v:SI 177 [ reg ])
            (const_int 7 [0x7])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":193:43 161 {extzv_t2}
     (expr_list:REG_DEAD (reg/v:SI 177 [ reg ])
        (nil)))
(insn 176 175 177 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 229)
            (reg:SI 231))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":192:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 231)
        (expr_list:REG_DEAD (reg:SI 229)
            (nil))))
(jump_insn 177 176 178 15 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 186)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":192:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 186)
(note 178 177 179 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 181 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":195:9 -1
     (nil))
(insn 181 179 182 16 (set (reg:SI 155 [ _43 ])
        (mem/v:SI (plus:SI (reg/f:SI 228)
                (const_int 80 [0x50])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2BR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":195:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 182 181 183 16 (set (reg:SI 233)
        (and:SI (reg:SI 155 [ _43 ])
            (const_int -8323200 [0xffffffffff80ff80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":195:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ _43 ])
        (nil)))
(insn 183 182 185 16 (set (reg:SI 157 [ _45 ])
        (ior:SI (reg:SI 233)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":195:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 233)
        (nil)))
(insn 185 183 186 16 (set (mem/v:SI (plus:SI (reg/f:SI 228)
                (const_int 80 [0x50])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2BR+0 S4 A64])
        (reg:SI 157 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":195:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 228)
        (expr_list:REG_DEAD (reg:SI 157 [ _45 ])
            (nil))))
(code_label 186 185 187 17 16 (nil) [1 uses])
(note 187 186 188 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":199:7 -1
     (nil))
(insn 189 188 202 17 (set (reg/f:SI 235)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":199:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073881088 [0x40022000])
        (nil)))
(insn 202 189 190 17 (set (reg/f:SI 240)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f9bc60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":206:59 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f9bc60 SystemCoreClock>)
        (nil)))
(insn 190 202 191 17 (set (reg:SI 158 [ _46 ])
        (mem/v:SI (plus:SI (reg/f:SI 235)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":199:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 17 (set (reg:SI 236)
        (and:SI (reg:SI 158 [ _46 ])
            (const_int -4194305 [0xffffffffffbfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":199:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ _46 ])
        (nil)))
(insn 192 191 194 17 (set (reg:SI 160 [ _48 ])
        (ior:SI (reg:SI 236)
            (reg/v:SI 179 [ DBankConfig ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":199:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 236)
        (expr_list:REG_DEAD (reg/v:SI 179 [ DBankConfig ])
            (nil))))
(insn 194 192 195 17 (set (mem/v:SI (plus:SI (reg/f:SI 235)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])
        (reg:SI 160 [ _48 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":199:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160 [ _48 ])
        (nil)))
(debug_insn 195 194 197 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":202:7 -1
     (nil))
(insn 197 195 204 17 (set (reg:SI 161 [ _49 ])
        (mem/v:SI (plus:SI (reg/f:SI 235)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":202:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 204 197 198 17 (set (reg:SI 244)
        (const_int 274877907 [0x10624dd3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":206:59 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 274877907 [0x10624dd3])
        (nil)))
(insn 198 204 200 17 (set (reg:SI 162 [ _50 ])
        (ior:SI (reg:SI 161 [ _49 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":202:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ _49 ])
        (nil)))
(insn 200 198 201 17 (set (mem/v:SI (plus:SI (reg/f:SI 235)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 162 [ _50 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":202:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162 [ _50 ])
        (nil)))
(debug_insn 201 200 203 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":206:7 -1
     (nil))
(insn 203 201 205 17 (set (reg:SI 242 [ SystemCoreClock ])
        (mem/c:SI (reg/f:SI 240) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":206:59 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 240)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f9bc60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
            (nil))))
(insn 205 203 206 17 (parallel [
            (set (reg:SI 243)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 242 [ SystemCoreClock ]))
                            (zero_extend:DI (reg:SI 244)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":206:59 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 244)
        (expr_list:REG_DEAD (reg:SI 242 [ SystemCoreClock ])
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 242 [ SystemCoreClock ]))
                            (const_int 274877907 [0x10624dd3]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 206 205 207 17 (set (reg:SI 241)
        (lshiftrt:SI (reg:SI 243)
            (const_int 9 [0x9]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":206:59 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 243)
        (nil)))
(insn 207 206 208 17 (set (reg:SI 245)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":206:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1000 [0x3e8])
        (nil)))
(insn 208 207 209 17 (set (reg/v:SI 171 [ count ])
        (mult:SI (reg:SI 245)
            (reg:SI 241))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":206:13 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg:SI 241)
            (expr_list:REG_EQUAL (mult:SI (reg:SI 241)
                    (const_int 1000 [0x3e8]))
                (nil)))))
(debug_insn 209 208 223 17 (var_location:SI count (reg/v:SI 171 [ count ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":206:13 -1
     (nil))
(code_label 223 209 210 18 18 (nil) [1 uses])
(note 210 223 214 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 214 210 211 18 NOTE_INSN_DELETED)
(debug_insn 211 214 212 18 (var_location:SI count (reg/v:SI 171 [ count ])) -1
     (nil))
(debug_insn 212 211 213 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":207:7 -1
     (nil))
(debug_insn 213 212 217 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":209:9 -1
     (nil))
(debug_insn 217 213 215 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":213:9 -1
     (nil))
(jump_insn 215 217 216 18 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 171 [ count ])
                        (const_int 0 [0]))
                    (label_ref:SI 227)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":209:12 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 227)
(note 216 215 224 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 224 216 222 19 NOTE_INSN_DELETED)
(insn 222 224 218 19 (set (reg:SI 165 [ _53 ])
        (mem/v:SI (plus:SI (reg/f:SI 235)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":215:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 218 222 219 19 (set (reg/v:SI 171 [ count ])
        (plus:SI (reg/v:SI 171 [ count ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":213:14 7 {*arm_addsi3}
     (nil))
(debug_insn 219 218 220 19 (var_location:SI count (reg/v:SI 171 [ count ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":213:14 -1
     (nil))
(debug_insn 220 219 225 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":215:13 -1
     (nil))
(insn 225 220 226 19 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 165 [ _53 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":215:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 165 [ _53 ])
        (nil)))
(jump_insn 226 225 227 19 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":215:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 223)
(code_label 227 226 228 20 17 (nil) [1 uses])
(note 228 227 229 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 229 228 230 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":218:7 -1
     (nil))
(insn 230 229 231 20 (set (reg/f:SI 248)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":218:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073881088 [0x40022000])
        (nil)))
(insn 231 230 232 20 (set (reg:SI 167 [ _55 ])
        (mem/v:SI (plus:SI (reg/f:SI 248)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":218:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 232 231 234 20 (set (reg:SI 168 [ _56 ])
        (and:SI (reg:SI 167 [ _55 ])
            (const_int -131073 [0xfffffffffffdffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":218:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167 [ _55 ])
        (nil)))
(insn 234 232 235 20 (set (mem/v:SI (plus:SI (reg/f:SI 248)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 168 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":218:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168 [ _56 ])
        (nil)))
(debug_insn 235 234 237 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":221:7 -1
     (nil))
(insn 237 235 238 20 (set (reg:SI 169 [ _57 ])
        (mem/v:SI (plus:SI (reg/f:SI 248)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":221:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 238 237 240 20 (set (reg:SI 170 [ _58 ])
        (ior:SI (reg:SI 169 [ _57 ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":221:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ _57 ])
        (nil)))
(insn 240 238 241 20 (set (mem/v:SI (plus:SI (reg/f:SI 248)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 170 [ _58 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":221:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 248)
        (expr_list:REG_DEAD (reg:SI 170 [ _58 ])
            (nil))))
(code_label 241 240 242 21 10 (nil) [2 uses])
(note 242 241 243 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 243 242 244 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":226:3 -1
     (nil))
(debug_insn 244 243 246 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":226:3 -1
     (nil))
(insn 246 244 248 21 (set (reg:SI 253)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":226:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 248 246 249 21 (set (mem/c:QI (reg/f:SI 256) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 253) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":226:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 256)
        (expr_list:REG_DEAD (reg:SI 253)
            (nil))))
(debug_insn 249 248 250 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":226:3 -1
     (nil))
(debug_insn 250 249 4 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":228:3 -1
     (nil))
(insn 4 250 293 21 (set (reg:SI 178 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":228:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 293 4 294 21 (set (pc)
        (label_ref 251)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":228:10 284 {*arm_jump}
     (nil)
 -> 251)
(barrier 294 293 263)
(code_label 263 294 262 22 19 (nil) [1 uses])
(note 262 263 5 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 5 262 251 22 (set (reg:SI 178 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":136:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(code_label 251 5 252 23 9 (nil) [1 uses])
(note 252 251 257 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 257 252 258 23 (set (reg/i:SI 0 r0)
        (reg:SI 178 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":229:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 178 [ <retval> ])
        (nil)))
(insn 258 257 304 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c":229:1 -1
     (nil))
(note 304 258 0 NOTE_INSN_DELETED)
