// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module udp_portTable (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        app2portTable_port_rel_V_V_dout,
        app2portTable_port_rel_V_V_empty_n,
        app2portTable_port_rel_V_V_read,
        app2portTable_port_req_V_V_dout,
        app2portTable_port_req_V_V_empty_n,
        app2portTable_port_req_V_V_read,
        rxEng2portTable_check_req_V_V_dout,
        rxEng2portTable_check_req_V_V_empty_n,
        rxEng2portTable_check_req_V_V_read,
        portTable2app_port_assign_V_din,
        portTable2app_port_assign_V_full_n,
        portTable2app_port_assign_V_write,
        portTable2rxEng_assign_V_din,
        portTable2rxEng_assign_V_full_n,
        portTable2rxEng_assign_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st3_fsm2_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_ST_st0_fsm2_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] app2portTable_port_rel_V_V_dout;
input   app2portTable_port_rel_V_V_empty_n;
output   app2portTable_port_rel_V_V_read;
input  [15:0] app2portTable_port_req_V_V_dout;
input   app2portTable_port_req_V_V_empty_n;
output   app2portTable_port_req_V_V_read;
input  [15:0] rxEng2portTable_check_req_V_V_dout;
input   rxEng2portTable_check_req_V_V_empty_n;
output   rxEng2portTable_check_req_V_V_read;
output   portTable2app_port_assign_V_din;
input   portTable2app_port_assign_V_full_n;
output   portTable2app_port_assign_V_write;
output  [0:0] portTable2rxEng_assign_V_din;
input   portTable2rxEng_assign_V_full_n;
output   portTable2rxEng_assign_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg app2portTable_port_rel_V_V_read;
reg app2portTable_port_req_V_V_read;
reg rxEng2portTable_check_req_V_V_read;
reg portTable2app_port_assign_V_din;
reg portTable2app_port_assign_V_write;
reg portTable2rxEng_assign_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_26;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_37;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm2 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm2_0;
reg    ap_sig_bdd_45;
wire   [0:0] tmp_nbreadreq_fu_72_p3;
wire   [0:0] tmp_2_nbreadreq_fu_80_p3;
wire   [0:0] tmp_3_nbreadreq_fu_88_p3;
reg    ap_sig_bdd_86;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_92;
reg   [0:0] tmp_reg_179;
reg   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it1;
reg   [0:0] tmp_2_reg_183;
reg   [0:0] ap_reg_ppstg_tmp_2_reg_183_pp0_it1;
reg   [0:0] portTable_1_load_reg_202;
reg    ap_sig_bdd_124;
reg    ap_sig_cseq_ST_st3_fsm2_1;
reg    ap_sig_bdd_129;
reg   [15:0] portTable_1_address0;
reg    portTable_1_ce0;
reg    portTable_1_we0;
wire   [0:0] portTable_1_d0;
wire   [0:0] portTable_1_q0;
reg   [15:0] portTable_1_address1;
reg    portTable_1_ce1;
reg    portTable_1_we1;
wire   [0:0] portTable_1_d1;
wire   [0:0] portTable_1_q1;
wire   [0:0] ap_reg_ppstg_tmp_reg_179_pp0_it0;
wire   [0:0] ap_reg_ppstg_tmp_2_reg_183_pp0_it0;
reg   [15:0] portTable_1_addr_reg_191;
reg   [15:0] tmp_V_reg_197;
wire   [63:0] tmp_7_fu_165_p1;
wire   [63:0] tmp_s_fu_170_p1;
wire   [63:0] tmp_8_fu_175_p1;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg   [1:0] ap_NS_fsm2;
reg    ap_sig_bdd_258;
reg    ap_sig_bdd_261;
reg    ap_sig_bdd_260;
reg    ap_sig_bdd_178;


udp_portTable_portTable_1 #(
    .DataWidth( 1 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
portTable_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( portTable_1_address0 ),
    .ce0( portTable_1_ce0 ),
    .we0( portTable_1_we0 ),
    .d0( portTable_1_d0 ),
    .q0( portTable_1_q0 ),
    .address1( portTable_1_address1 ),
    .ce1( portTable_1_ce1 ),
    .we1( portTable_1_we1 ),
    .d1( portTable_1_d1 ),
    .q1( portTable_1_q1 )
);



/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// the current state (ap_CS_fsm2) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm2
    if (ap_rst == 1'b1) begin
        ap_CS_fsm2 <= ap_ST_st0_fsm2_0;
    end else begin
        ap_CS_fsm2 <= ap_NS_fsm2;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_124))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        ap_reg_ppstg_tmp_2_reg_183_pp0_it1 <= tmp_2_reg_183;
        ap_reg_ppstg_tmp_reg_179_pp0_it1 <= tmp_reg_179;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_nbreadreq_fu_72_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_86 | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        portTable_1_addr_reg_191 <= tmp_s_fu_170_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_179_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_183_pp0_it0))) begin
        portTable_1_load_reg_202 <= portTable_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_nbreadreq_fu_72_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_86 | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        tmp_2_reg_183 <= tmp_2_nbreadreq_fu_80_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_72_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_86 | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        tmp_V_reg_197 <= rxEng2portTable_check_req_V_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_86 | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        tmp_reg_179 <= tmp_nbreadreq_fu_72_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_124)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0 or ap_sig_cseq_ST_st0_fsm2_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_86 or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_86 | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_37)
begin
    if (ap_sig_bdd_37) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm2_0 assign process. ///
always @ (ap_sig_bdd_45)
begin
    if (ap_sig_bdd_45) begin
        ap_sig_cseq_ST_st0_fsm2_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm2_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_26)
begin
    if (ap_sig_bdd_26) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_92)
begin
    if (ap_sig_bdd_92) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm2_1 assign process. ///
always @ (ap_sig_bdd_129)
begin
    if (ap_sig_bdd_129) begin
        ap_sig_cseq_ST_st3_fsm2_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm2_1 = ap_const_logic_0;
    end
end

/// app2portTable_port_rel_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_72_p3 or tmp_2_nbreadreq_fu_80_p3 or tmp_3_nbreadreq_fu_88_p3 or ap_sig_bdd_86 or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_nbreadreq_fu_72_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_88_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_86 | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        app2portTable_port_rel_V_V_read = ap_const_logic_1;
    end else begin
        app2portTable_port_rel_V_V_read = ap_const_logic_0;
    end
end

/// app2portTable_port_req_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_72_p3 or tmp_2_nbreadreq_fu_80_p3 or ap_sig_bdd_86 or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_nbreadreq_fu_72_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_86 | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        app2portTable_port_req_V_V_read = ap_const_logic_1;
    end else begin
        app2portTable_port_req_V_V_read = ap_const_logic_0;
    end
end

/// portTable2app_port_assign_V_din assign process. ///
always @ (portTable_1_load_reg_202 or ap_sig_bdd_258)
begin
    if (ap_sig_bdd_258) begin
        if (~(ap_const_lv1_0 == portTable_1_load_reg_202)) begin
            portTable2app_port_assign_V_din = ap_const_lv1_0;
        end else if ((ap_const_lv1_0 == portTable_1_load_reg_202)) begin
            portTable2app_port_assign_V_din = ap_const_lv1_1;
        end else begin
            portTable2app_port_assign_V_din = 'bx;
        end
    end else begin
        portTable2app_port_assign_V_din = 'bx;
    end
end

/// portTable2app_port_assign_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_tmp_reg_179_pp0_it1 or ap_reg_ppstg_tmp_2_reg_183_pp0_it1 or portTable_1_load_reg_202 or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_179_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_183_pp0_it1) & (ap_const_lv1_0 == portTable_1_load_reg_202) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_124)) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_179_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_183_pp0_it1) & ~(ap_const_lv1_0 == portTable_1_load_reg_202) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_124)))) begin
        portTable2app_port_assign_V_write = ap_const_logic_1;
    end else begin
        portTable2app_port_assign_V_write = ap_const_logic_0;
    end
end

/// portTable2rxEng_assign_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_tmp_reg_179_pp0_it1 or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_179_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_124))) begin
        portTable2rxEng_assign_V_write = ap_const_logic_1;
    end else begin
        portTable2rxEng_assign_V_write = ap_const_logic_0;
    end
end

/// portTable_1_address0 assign process. ///
always @ (tmp_2_nbreadreq_fu_80_p3 or tmp_7_fu_165_p1 or tmp_s_fu_170_p1 or ap_sig_bdd_261 or ap_sig_bdd_260)
begin
    if (ap_sig_bdd_260) begin
        if (ap_sig_bdd_261) begin
            portTable_1_address0 = tmp_7_fu_165_p1;
        end else if (~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3)) begin
            portTable_1_address0 = tmp_s_fu_170_p1;
        end else begin
            portTable_1_address0 = 'bx;
        end
    end else begin
        portTable_1_address0 = 'bx;
    end
end

/// portTable_1_address1 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm1_1 or ap_reg_ppstg_tmp_reg_179_pp0_it0 or portTable_1_addr_reg_191 or tmp_8_fu_175_p1 or ap_sig_bdd_178)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) begin
        if (ap_sig_bdd_178) begin
            portTable_1_address1 = portTable_1_addr_reg_191;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_179_pp0_it0)) begin
            portTable_1_address1 = tmp_8_fu_175_p1;
        end else begin
            portTable_1_address1 = 'bx;
        end
    end else begin
        portTable_1_address1 = 'bx;
    end
end

/// portTable_1_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_72_p3 or tmp_2_nbreadreq_fu_80_p3 or tmp_3_nbreadreq_fu_88_p3 or ap_sig_bdd_86 or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_nbreadreq_fu_72_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_86 | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_nbreadreq_fu_72_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_88_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_86 | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))))) begin
        portTable_1_ce0 = ap_const_logic_1;
    end else begin
        portTable_1_ce0 = ap_const_logic_0;
    end
end

/// portTable_1_ce1 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1 or ap_reg_ppstg_tmp_reg_179_pp0_it0 or ap_reg_ppstg_tmp_2_reg_183_pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_179_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_183_pp0_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_179_pp0_it0)))) begin
        portTable_1_ce1 = ap_const_logic_1;
    end else begin
        portTable_1_ce1 = ap_const_logic_0;
    end
end

/// portTable_1_we0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_72_p3 or tmp_2_nbreadreq_fu_80_p3 or tmp_3_nbreadreq_fu_88_p3 or ap_sig_bdd_86 or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_nbreadreq_fu_72_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_88_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_86 | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        portTable_1_we0 = ap_const_logic_1;
    end else begin
        portTable_1_we0 = ap_const_logic_0;
    end
end

/// portTable_1_we1 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1 or ap_reg_ppstg_tmp_reg_179_pp0_it0 or ap_reg_ppstg_tmp_2_reg_183_pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_179_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_183_pp0_it0))) begin
        portTable_1_we1 = ap_const_logic_1;
    end else begin
        portTable_1_we1 = ap_const_logic_0;
    end
end

/// rxEng2portTable_check_req_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_72_p3 or ap_sig_bdd_86 or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_72_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_86 | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        rxEng2portTable_check_req_V_V_read = ap_const_logic_1;
    end else begin
        rxEng2portTable_check_req_V_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm2) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm2 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    case (ap_CS_fsm2)
        ap_ST_st3_fsm2_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_124))) begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_124) & ~(ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) begin
                ap_NS_fsm2 = ap_ST_st0_fsm2_0;
            end else begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end
        end
        ap_ST_st0_fsm2_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end else begin
                ap_NS_fsm2 = ap_ST_st0_fsm2_0;
            end
        end
        default : 
        begin
            ap_NS_fsm2 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_86 or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_86 or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & ~ap_sig_bdd_86)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_86)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_86 | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

assign ap_reg_ppstg_tmp_2_reg_183_pp0_it0 = tmp_2_reg_183;
assign ap_reg_ppstg_tmp_reg_179_pp0_it0 = tmp_reg_179;

/// ap_sig_bdd_124 assign process. ///
always @ (portTable2app_port_assign_V_full_n or ap_reg_ppstg_tmp_reg_179_pp0_it1 or ap_reg_ppstg_tmp_2_reg_183_pp0_it1 or portTable_1_load_reg_202 or portTable2rxEng_assign_V_full_n)
begin
    ap_sig_bdd_124 = (((portTable2app_port_assign_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_179_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_183_pp0_it1) & (ap_const_lv1_0 == portTable_1_load_reg_202)) | ((portTable2app_port_assign_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_179_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_183_pp0_it1) & ~(ap_const_lv1_0 == portTable_1_load_reg_202)) | ((portTable2rxEng_assign_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_179_pp0_it1)));
end

/// ap_sig_bdd_129 assign process. ///
always @ (ap_CS_fsm2)
begin
    ap_sig_bdd_129 = (ap_const_lv1_1 == ap_CS_fsm2[ap_const_lv32_1]);
end

/// ap_sig_bdd_178 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_179_pp0_it0 or ap_reg_ppstg_tmp_2_reg_183_pp0_it0)
begin
    ap_sig_bdd_178 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_179_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_183_pp0_it0));
end

/// ap_sig_bdd_258 assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_tmp_reg_179_pp0_it1 or ap_reg_ppstg_tmp_2_reg_183_pp0_it1 or ap_sig_bdd_124 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    ap_sig_bdd_258 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_179_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_183_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_124));
end

/// ap_sig_bdd_26 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_26 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_260 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_72_p3)
begin
    ap_sig_bdd_260 = ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_nbreadreq_fu_72_p3 == ap_const_lv1_0));
end

/// ap_sig_bdd_261 assign process. ///
always @ (tmp_2_nbreadreq_fu_80_p3 or tmp_3_nbreadreq_fu_88_p3)
begin
    ap_sig_bdd_261 = ((ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_88_p3));
end

/// ap_sig_bdd_37 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_37 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_45 assign process. ///
always @ (ap_CS_fsm2)
begin
    ap_sig_bdd_45 = (ap_const_lv1_1 == ap_CS_fsm2[ap_const_lv32_0]);
end

/// ap_sig_bdd_86 assign process. ///
always @ (ap_start or ap_done_reg or app2portTable_port_rel_V_V_empty_n or tmp_nbreadreq_fu_72_p3 or tmp_2_nbreadreq_fu_80_p3 or tmp_3_nbreadreq_fu_88_p3 or app2portTable_port_req_V_V_empty_n or rxEng2portTable_check_req_V_V_empty_n)
begin
    ap_sig_bdd_86 = (((app2portTable_port_rel_V_V_empty_n == ap_const_logic_0) & (tmp_nbreadreq_fu_72_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_88_p3)) | ((tmp_nbreadreq_fu_72_p3 == ap_const_lv1_0) & (app2portTable_port_req_V_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_80_p3)) | ((rxEng2portTable_check_req_V_V_empty_n == ap_const_logic_0) & ~(tmp_nbreadreq_fu_72_p3 == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_92 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_92 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end
assign portTable2rxEng_assign_V_din = portTable_1_q1;
assign portTable_1_d0 = ap_const_lv1_0;
assign portTable_1_d1 = ap_const_lv1_1;
assign tmp_2_nbreadreq_fu_80_p3 = app2portTable_port_req_V_V_empty_n;
assign tmp_3_nbreadreq_fu_88_p3 = app2portTable_port_rel_V_V_empty_n;
assign tmp_7_fu_165_p1 = app2portTable_port_rel_V_V_dout;
assign tmp_8_fu_175_p1 = tmp_V_reg_197;
assign tmp_nbreadreq_fu_72_p3 = rxEng2portTable_check_req_V_V_empty_n;
assign tmp_s_fu_170_p1 = app2portTable_port_req_V_V_dout;


endmodule //udp_portTable

