static inline void F_1 ( int V_1 )\r\n{\r\nF_2 ( V_2 [ V_1 ] . V_3 , V_1 ) ;\r\nF_3 ( V_2 [ V_1 ] . V_4 , V_1 ) ;\r\nF_4 ( V_2 [ V_1 ] . V_5 , V_1 ) ;\r\n}\r\nstatic T_1 F_5 ( T_2 V_6 , T_3 V_7 )\r\n{\r\nunsigned long V_8 = V_6 * V_7 ;\r\nunsigned long V_9 = ( V_8 / V_10 ) +\r\n( V_8 % V_10 != 0 ) ;\r\nreturn V_9 * V_10 / V_7 ;\r\n}\r\nstatic inline T_1 F_6 ( T_2 V_11 , T_3 V_7 )\r\n{\r\nreturn ( V_12 - V_11 ) * V_13 *\r\nV_7 ;\r\n}\r\nvoid F_7 ( void )\r\n{\r\nint V_14 ;\r\nunsigned long V_15 = V_16 ;\r\nfor ( V_14 = F_8 ( V_15 ) ; V_14 ; V_14 = F_8 ( V_15 ) ) {\r\nV_14 -- ;\r\nV_15 &= ~ ( 1 << V_14 ) ;\r\nF_1 ( V_14 ) ;\r\n}\r\n}\r\nvoid F_9 ( T_2 * V_6 , T_2 * V_17 ,\r\nT_3 V_7 )\r\n{\r\n* V_6 = F_10 ( * V_6 * V_7 , V_10 ) / V_7 ;\r\n* V_17 = F_10 ( * V_17 , V_13 ) ;\r\n}\r\nT_1 F_11 ( T_2 V_6 , T_2 V_17 , T_3 V_7 )\r\n{\r\nunsigned long V_11 = F_5 ( V_6 ,\r\nV_7 ) ;\r\nif ( V_11 > V_12 )\r\nreturn 0 ;\r\nreturn ( V_6 * V_17 * V_7 ) + F_6 (\r\nV_11 , V_7 ) ;\r\n}\r\nT_2 F_12 ( T_1 V_18 , T_2 V_6 , T_3 V_7 )\r\n{\r\nunsigned long V_11 = F_5 ( V_6 ,\r\nV_7 ) ;\r\nunsigned long V_17 ;\r\nunsigned long V_19 ;\r\nif ( V_11 > V_12 )\r\nreturn 0 ;\r\nV_19 = F_6 ( V_11 , V_7 ) ;\r\nif ( V_18 < V_19 )\r\nreturn 0 ;\r\nV_17 = ( V_18 - V_19 ) / ( V_6 * V_7 ) ;\r\nreturn F_13 (unsigned long, height, 2048 ) ;\r\n}\r\nvoid F_14 ( struct V_20 * V_20 , unsigned long V_21 ,\r\nT_2 V_6 , T_2 V_17 ,\r\nunsigned V_7 , bool V_22 )\r\n{\r\nunsigned V_23 ;\r\nT_2 V_24 ;\r\nT_2 V_25 ;\r\nT_3 V_1 = V_20 -> V_26 ;\r\nT_1 V_4 ;\r\nT_1 V_3 ;\r\nF_15 ( L_1 , V_1 , V_21 ,\r\nV_6 , V_17 , V_7 , V_22 ) ;\r\nif ( V_22 ) {\r\nV_7 *= 2 ;\r\nV_6 /= 2 ;\r\n}\r\nif ( V_7 == 4 )\r\nV_23 = 2 ;\r\nelse if ( V_7 == 2 )\r\nV_23 = 1 ;\r\nelse {\r\nF_16 () ;\r\nreturn;\r\n}\r\nV_24 = F_10 ( V_6 * V_7 , V_10 ) / V_7 ;\r\nV_25 = F_10 ( V_17 , V_13 ) ;\r\nF_15 ( L_2 , V_24 , V_25 , V_7 ) ;\r\nV_4 = V_24 << V_27 ;\r\nV_4 |= V_25 << V_28 ;\r\nV_3 = V_23 << V_29 ;\r\nV_3 |= V_30 << V_31 ;\r\nV_3 |= V_32 << V_33 ;\r\nV_2 [ V_1 ] . V_5 = V_21 ;\r\nV_2 [ V_1 ] . V_4 = V_4 ;\r\nV_2 [ V_1 ] . V_3 = V_3 ;\r\nF_4 ( V_21 , V_1 ) ;\r\nF_3 ( V_4 , V_1 ) ;\r\nF_2 ( V_3 , V_1 ) ;\r\nF_15 ( L_3 ,\r\nV_24 - V_6 , V_25 - V_17 ) ;\r\nV_20 -> V_34 = V_6 ;\r\nV_20 -> V_35 = V_17 ;\r\nV_20 -> V_36 = V_24 - V_6 ;\r\nV_20 -> V_37 = V_25 - V_17 ;\r\nV_20 -> V_7 = V_7 ;\r\nV_20 -> V_22 = V_22 ;\r\n}\r\nint F_17 ( struct V_20 * V_20 , T_2 V_17 , T_3 V_38 )\r\n{\r\nunsigned long V_4 = V_17 * V_12 * V_20 -> V_7 ;\r\nV_20 -> V_39 [ V_38 ] = F_18 ( V_20 -> V_21 [ V_38 ] , V_4 ) ;\r\nif ( ! V_20 -> V_39 [ V_38 ] ) {\r\nF_19 ( V_40 L_4 ) ;\r\nreturn - V_41 ;\r\n}\r\nF_15 ( L_5 , V_38 , V_4 ,\r\nV_20 -> V_39 [ V_38 ] ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_20 ( struct V_20 * V_20 )\r\n{\r\nint V_38 ;\r\nint V_1 = V_20 -> V_26 ;\r\nif ( V_1 == 0xff )\r\nreturn;\r\nF_15 ( L_6 , V_1 ) ;\r\nF_21 ( & V_42 ) ;\r\nF_22 ( ! ( V_16 & ( 1 << V_1 ) ) ) ;\r\nF_23 ( V_1 , & V_16 ) ;\r\nfor ( V_38 = 0 ; V_38 < 4 ; ++ V_38 ) {\r\nif ( V_20 -> V_21 [ V_38 ] ) {\r\nF_24 ( V_20 -> V_21 [ V_38 ] , V_43 ) ;\r\nV_20 -> V_21 [ V_38 ] = 0 ;\r\n}\r\n}\r\nV_20 -> V_26 = 0xff ;\r\nF_25 ( & V_42 ) ;\r\n}\r\nint F_26 ( struct V_20 * V_20 )\r\n{\r\nint V_38 ;\r\nT_1 V_21 ;\r\nT_3 V_1 ;\r\nint V_44 ;\r\nF_15 ( L_7 ) ;\r\nF_21 ( & V_42 ) ;\r\nfor ( V_1 = 0 ; V_1 < V_45 ; ++ V_1 )\r\nif ( ( V_16 & ( 1 << V_1 ) ) == 0 )\r\nbreak;\r\nif ( V_1 == V_45 ) {\r\nF_27 ( L_8 ) ;\r\nV_44 = - V_46 ;\r\ngoto V_47;\r\n}\r\nF_15 ( L_9 , V_1 ) ;\r\nF_28 ( V_1 , & V_16 ) ;\r\nmemset ( V_20 , 0 , sizeof( * V_20 ) ) ;\r\nV_20 -> V_26 = V_1 ;\r\nfor ( V_38 = 0 ; V_38 < 4 ; ++ V_38 ) {\r\nV_21 = F_29 ( V_1 , V_38 ) ;\r\nif ( ! F_30 ( V_21 , V_43 , L_10 ) ) {\r\nF_27 ( L_11\r\nL_12 ,\r\nV_1 , V_38 * 90 ) ;\r\nF_20 ( V_20 ) ;\r\nV_44 = - V_41 ;\r\ngoto V_47;\r\n}\r\nV_20 -> V_21 [ V_38 ] = V_21 ;\r\nF_15 ( L_13 , V_1 , V_38 * 90 , V_20 -> V_21 [ V_38 ] ) ;\r\n}\r\nV_44 = 0 ;\r\nV_47:\r\nF_25 ( & V_42 ) ;\r\nreturn V_44 ;\r\n}
