$date
	Thu Sep 21 23:09:26 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testFullAdder $end
$var reg 1 ! a $end
$upscope $end
$scope module testFullAdder $end
$var reg 1 " b $end
$upscope $end
$scope module testFullAdder $end
$var reg 1 # carryin $end
$upscope $end
$scope module testFullAdder $end
$var wire 1 $ carryout $end
$upscope $end
$scope module testFullAdder $end
$var wire 1 % sum $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
0#
0"
0!
$end
#100000
0%
0$
#1000000
1!
#1100000
1%
#2000000
1"
0!
#3000000
1!
#3100000
1$
0%
#4000000
1#
0"
0!
#4050000
1%
#4150000
0$
#5000000
1!
#5100000
0%
#5150000
1$
#6000000
1"
0!
#7000000
1!
#7100000
1%
#8000000
