Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fa1b1a1b7015460c8b0aa932fcf5055f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_test_behav xil_defaultlib.addsub_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv:29]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv:30]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub_test.sv:32]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/aajos/Documents/GitHub/Lab05/sv_files/addsub.sv:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
