{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "experiment1b_cpu_0:cpu_0\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"experiment1b_cpu_0:cpu_0\|Add17\"" {  } { { "experiment1b/synthesis/submodules/experiment1b_cpu_0.v" "Add17" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/experiment1b_cpu_0.v" 8664 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0 1516914533681 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0 1516914533681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "experiment1b_cpu_0:cpu_0\|lpm_add_sub:Add17 " "Elaborated megafunction instantiation \"experiment1b_cpu_0:cpu_0\|lpm_add_sub:Add17\"" {  } { { "experiment1b/synthesis/submodules/experiment1b_cpu_0.v" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/experiment1b_cpu_0.v" 8664 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0 1516914533904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "experiment1b_cpu_0:cpu_0\|lpm_add_sub:Add17 " "Instantiated megafunction \"experiment1b_cpu_0:cpu_0\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0 1516914533904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0 1516914533904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0 1516914533904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0 1516914533904 ""}  } { { "experiment1b/synthesis/submodules/experiment1b_cpu_0.v" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/experiment1b_cpu_0.v" 8664 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0 1516914533904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 0 1516914534010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0 1516914534010 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "" 0 0 1516914534952 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "experiment1b/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "experiment1b/synthesis/submodules/experiment1b_cpu_0.v" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/experiment1b_cpu_0.v" 5847 -1 0 } } { "experiment1b/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/altera_merlin_slave_translator.sv" 277 -1 0 } } { "experiment1b/synthesis/submodules/experiment1b_jtag_uart_0.v" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/experiment1b_jtag_uart_0.v" 561 -1 0 } } { "experiment1b/synthesis/submodules/experiment1b_cpu_0.v" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/experiment1b_cpu_0.v" 5487 -1 0 } } { "experiment1b/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "experiment1b/synthesis/submodules/experiment1b_cpu_0.v" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/experiment1b_cpu_0.v" 5884 -1 0 } } { "experiment1b/synthesis/submodules/experiment1b_jtag_uart_0.v" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/experiment1b_jtag_uart_0.v" 606 -1 0 } } { "experiment1b/synthesis/submodules/experiment1b_cpu_0.v" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/experiment1b_cpu_0.v" 5916 -1 0 } } { "experiment1b/synthesis/submodules/experiment1b_cpu_0.v" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/experiment1b_cpu_0.v" 9186 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "experiment1b/synthesis/submodules/experiment1b_cpu_0.v" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/experiment1b_cpu_0.v" 9335 -1 0 } } { "experiment1b/synthesis/submodules/experiment1b_cpu_0.v" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/experiment1b_cpu_0.v" 982 -1 0 } } { "experiment1b/synthesis/submodules/custom_counter_unit.sv" "" { Text "/home/ECE/azharam/Desktop/coe4ds4_lab3_2018/experiment1b/experiment1b/synthesis/submodules/custom_counter_unit.sv" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 0 1516914535169 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0 1516914535169 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "173 " "173 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 0 1516914540282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4238 " "Implemented 4238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "63 " "Implemented 63 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 0 1516914540392 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 0 1516914540392 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0 1516914540392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3841 " "Implemented 3841 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 0 1516914540392 ""} { "Info" "ICUT_CUT_TM_RAMS" "239 " "Implemented 239 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 0 1516914540392 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 0 1516914540392 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "" 0 0 1516914540392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0 1516914540392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0 1516914540731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 16:09:00 2018 " "Processing ended: Thu Jan 25 16:09:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0 1516914540731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0 1516914540731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0 1516914540731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0 1516914540731 ""}
