{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660202289185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660202289187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 11 10:18:09 2022 " "Processing started: Thu Aug 11 10:18:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660202289187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202289187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicroProcessorUnit -c MicroProcessorUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off MicroProcessorUnit -c MicroProcessorUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202289187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660202290044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660202290044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-one " "Found design unit 1: ProgramCounter-one" {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/ProgramCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302152 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/ProgramCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202302152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramMemory-arc " "Found design unit 1: ProgramMemory-arc" {  } { { "ProgramMemory.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/ProgramMemory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302152 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramMemory " "Found entity 1: ProgramMemory" {  } { { "ProgramMemory.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/ProgramMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202302152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetchunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchUnit-one " "Found design unit 1: FetchUnit-one" {  } { { "FetchUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/FetchUnit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302167 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchUnit " "Found entity 1: FetchUnit" {  } { { "FetchUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/FetchUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202302167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-one " "Found design unit 1: Reg-one" {  } { { "Reg.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/Reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302167 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202302167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers-one " "Found design unit 1: Registers-one" {  } { { "Registers.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/Registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302167 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/Registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202302167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-one " "Found design unit 1: ALU-one" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302183 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202302183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit-one " "Found design unit 1: Control_Unit-one" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/Control_Unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/Control_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202302183 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1660202302183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-one " "Found design unit 1: mux-one" {  } { { "mux.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302183 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202302183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MPU-one " "Found design unit 1: MPU-one" {  } { { "MPU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/MPU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302183 ""} { "Info" "ISGN_ENTITY_NAME" "1 MPU " "Found entity 1: MPU" {  } { { "MPU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/MPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202302183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-one " "Found design unit 1: mux2_1-one" {  } { { "mux2_1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/mux2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302199 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202302199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MPU " "Elaborating entity \"MPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660202302386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchUnit FetchUnit:U1 " "Elaborating entity \"FetchUnit\" for hierarchy \"FetchUnit:U1\"" {  } { { "MPU.vhd" "U1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/MPU.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter FetchUnit:U1\|ProgramCounter:U1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"FetchUnit:U1\|ProgramCounter:U1\"" {  } { { "FetchUnit.vhd" "U1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/FetchUnit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramMemory FetchUnit:U1\|ProgramMemory:U2 " "Elaborating entity \"ProgramMemory\" for hierarchy \"FetchUnit:U1\|ProgramMemory:U2\"" {  } { { "FetchUnit.vhd" "U2" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/FetchUnit.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\"" {  } { { "ProgramMemory.vhd" "u1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/ProgramMemory.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1 " "Elaborated megafunction instantiation \"FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\"" {  } { { "ProgramMemory.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/ProgramMemory.vhd" 16 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1 " "Instantiated megafunction \"FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660202302535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 4 " "Parameter \"LPM_WIDTHAD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660202302535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660202302535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660202302535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660202302535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660202302535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE Program.mif " "Parameter \"LPM_FILE\" = \"Program.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660202302535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660202302535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660202302535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660202302535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660202302535 ""}  } { { "ProgramMemory.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/ProgramMemory.vhd" 16 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660202302535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302550 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } } { "ProgramMemory.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/ProgramMemory.vhd" 16 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202302581 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\|altram:sram FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1 " "Elaborated megafunction instantiation \"FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\|altram:sram\", which is child of megafunction instantiation \"FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } } { "ProgramMemory.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/ProgramMemory.vhd" 16 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302613 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1 " "Elaborated megafunction instantiation \"FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "ProgramMemory.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/ProgramMemory.vhd" 16 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lu91 " "Found entity 1: altsyncram_lu91" {  } { { "db/altsyncram_lu91.tdf" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/db/altsyncram_lu91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660202302660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202302660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lu91 FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block\|altsyncram_lu91:auto_generated " "Elaborating entity \"altsyncram_lu91\" for hierarchy \"FetchUnit:U1\|ProgramMemory:U2\|LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block\|altsyncram_lu91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:U2 " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:U2\"" {  } { { "MPU.vhd" "U2" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/MPU.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:U3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:U3\"" {  } { { "MPU.vhd" "U3" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/MPU.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:U4 " "Elaborating entity \"Registers\" for hierarchy \"Registers:U4\"" {  } { { "MPU.vhd" "U4" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/MPU.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Registers:U4\|Reg:\\Gen:0:R " "Elaborating entity \"Reg\" for hierarchy \"Registers:U4\|Reg:\\Gen:0:R\"" {  } { { "Registers.vhd" "\\Gen:0:R" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/Registers.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Registers:U4\|mux:U1 " "Elaborating entity \"mux\" for hierarchy \"Registers:U4\|mux:U1\"" {  } { { "Registers.vhd" "U1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/Registers.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:U5 " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:U5\"" {  } { { "MPU.vhd" "U5" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis - Quartus/MPU.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202302722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1660202303162 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660202303599 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660202303599 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660202303709 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660202303709 ""} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Implemented 116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660202303709 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1660202303709 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660202303709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660202303726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 11 10:18:23 2022 " "Processing ended: Thu Aug 11 10:18:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660202303726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660202303726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660202303726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660202303726 ""}
