module STOPWATCH(clk, reset, start, up, plus_min2, speedup, slowdown, seven_segment_flag, force_reset, SS0, SS1, MM0, MM1);

input logic clk, reset, force_reset, start, up, plus_min2, speedup, slowdown, seven_segment_flag;
output reg [3:0] SS0, SS1, MM0, MM1;
wire flag;
assign flag = 1;
//wires
wire ups, sig_S1_S0, sig_S0_S1, comp_sig_S1_S0, sig_S1_M0, sig_M0_M1, sig_M1_M0, sig_M0_S1;
//wire clk;
wire [3:0] out_S0, out_S1, out_M0, out_M1;

//clock_dividor H1(in_clk,speedup,slowdown,clk);

// UP*
//D_FF_SyncR H2(clk, reset, ~start, up, ups);

//JK_FF(clk,reset,EN,J,K,Q);
//DFF_mod( clk, reset, set, EN, D, Q);


DFF_mod H2(clk, reset, up, ~start, up, ups);


S0_block H3(clk, reset, start, ups, sig_S1_S0, comp_sig_S1_S0, sig_S0_S1, SS0);
S1_block H4(clk, reset, start, ups, force_reset, sig_S0_S1, sig_M0_S1, sig_S1_S0, comp_sig_S1_S0, sig_S1_M0, SS1);
M0_block H5(clk, reset, start, ups, plus_min2, force_reset, sig_S1_M0, sig_M1_M0, sig_M0_S1, sig_M0_M1, MM0);
M1_block H6(clk, reset, start, ups, plus_min2, force_reset, sig_M0_M1, sig_M1_M0, MM1);


// M1_block(clk, reset, start, ups, plus_min2, force_reset, in_sig_M0, out_sig_M0, out_M1);


//M0_block(clk, reset, start, ups, plus_min2, force_reset, in_sig_S1, in_sig_M1, out_sig_S1, out_sig_M1, out_M0);


//M1_block H6(clk, reset, start, ups, plus_min2, sig_M0_M1, sig_M1_M0, MM1);

//S0_block H3(clk, reset, start, ups, sig_S1_S0, comp_sig_S1_S0, sig_S0_S1, SS0);
//S1_block H4(clk, reset, start, ups, sig_S0_S1, sig_M0_S1, sig_S1_S0, comp_sig_S1_S0, sig_S1_M0, SS1);
//M0_block H5(clk, reset, start, ups, plus_min2, sig_S1_M0, sig_M1_M0, sig_M0_S1, sig_M0_M1, MM0);
//M1_block H6(clk, reset, start, ups, plus_min2, sig_M0_M1, sig_M1_M0, out_M1);




//Error1_out H7(clk, reset, up, start, seven_segment_flag, out_S0, out_S1, out_M0, out_M1, SS0, SS1, MM0, MM1);

endmodule

