Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Mon Oct 28 21:33:06 2024
| Host             : Thunderbolt-King running 64-bit major release  (build 9200)
| Command          : report_power -file pcreg_power_routed.rpt -pb pcreg_power_summary_routed.pb -rpx pcreg_power_routed.rpx
| Design           : pcreg
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 24.413 (Junction temp exceeded!) |
| Dynamic (W)              | 23.609                           |
| Device Static (W)        | 0.804                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------+-----------+----------+-----------+-----------------+
| On-Chip      | Power (W) | Used     | Available | Utilization (%) |
+--------------+-----------+----------+-----------+-----------------+
| Slice Logic  |     0.015 |       33 |       --- |             --- |
|   Register   |     0.009 |       32 |    126800 |            0.03 |
|   BUFG       |     0.006 |        1 |        32 |            3.13 |
| Signals      |     0.377 |       68 |       --- |             --- |
| I/O          |    23.217 |       67 |       210 |           31.90 |
| Static Power |     0.804 |          |           |                 |
| Total        |    24.413 |          |           |                 |
+--------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.087 |       0.524 |      0.563 |
| Vccaux    |       1.800 |     0.939 |       0.846 |      0.093 |
| Vcco33    |       3.300 |     6.538 |       6.534 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| pcreg              |    23.609 |
|   pc_bits[0].u_ff  |     0.003 |
|   pc_bits[10].u_ff |     0.004 |
|   pc_bits[11].u_ff |     0.004 |
|   pc_bits[12].u_ff |     0.004 |
|   pc_bits[13].u_ff |     0.004 |
|   pc_bits[14].u_ff |     0.004 |
|   pc_bits[15].u_ff |     0.004 |
|   pc_bits[16].u_ff |     0.004 |
|   pc_bits[17].u_ff |     0.004 |
|   pc_bits[18].u_ff |     0.005 |
|   pc_bits[19].u_ff |     0.005 |
|   pc_bits[1].u_ff  |     0.003 |
|   pc_bits[20].u_ff |     0.005 |
|   pc_bits[21].u_ff |     0.005 |
|   pc_bits[22].u_ff |     0.005 |
|   pc_bits[23].u_ff |     0.005 |
|   pc_bits[24].u_ff |     0.005 |
|   pc_bits[25].u_ff |     0.006 |
|   pc_bits[26].u_ff |     0.005 |
|   pc_bits[27].u_ff |     0.005 |
|   pc_bits[28].u_ff |     0.006 |
|   pc_bits[29].u_ff |     0.005 |
|   pc_bits[2].u_ff  |     0.003 |
|   pc_bits[30].u_ff |     0.006 |
|   pc_bits[31].u_ff |     0.006 |
|   pc_bits[3].u_ff  |     0.003 |
|   pc_bits[4].u_ff  |     0.004 |
|   pc_bits[5].u_ff  |     0.003 |
|   pc_bits[6].u_ff  |     0.004 |
|   pc_bits[7].u_ff  |     0.004 |
|   pc_bits[8].u_ff  |     0.004 |
|   pc_bits[9].u_ff  |     0.004 |
+--------------------+-----------+


