<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.vho"
   type="VHDL"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0_rsp_mux.vho"
   type="VHDL"
   library="rsp_mux" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0_rsp_demux.vho"
   type="VHDL"
   library="rsp_demux" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0_cmd_mux.vho"
   type="VHDL"
   library="cmd_mux" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0_cmd_demux.vho"
   type="VHDL"
   library="cmd_demux" />
 <file
   path="simulation/submodules/mentor/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_data_master_limiter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_data_master_limiter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_data_master_limiter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_data_master_limiter"
   simulator="riviera" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0_router_002.vho"
   type="VHDL"
   library="router_002" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0_router.vho"
   type="VHDL"
   library="router" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0_ADC_adc_slave_agent_rsp_fifo.vho"
   type="VHDL"
   library="ADC_adc_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ADC_adc_slave_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ADC_adc_slave_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ADC_adc_slave_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ADC_adc_slave_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_data_master_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_data_master_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ADC_adc_slave_translator"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ADC_adc_slave_translator"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_data_master_translator"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_data_master_translator"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="simulation/submodules/adc_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0_adc_adc_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0_cpu_jtag_debug_module_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0_onchip_mem_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0_leds_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0_cpu_data_master_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/adc_mm_interconnect_0_cpu_instruction_master_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/adc_onchip_mem.hex"
   type="HEX"
   library="onchip_mem" />
 <file
   path="simulation/submodules/adc_onchip_mem.vhd"
   type="VHDL"
   library="onchip_mem" />
 <file path="simulation/submodules/adc_cpu.ocp" type="OTHER" library="cpu" />
 <file path="simulation/submodules/adc_cpu.sdc" type="SDC" library="cpu" />
 <file
   path="simulation/submodules/adc_cpu.vhd"
   type="VHDL_ENCRYPT"
   library="cpu" />
 <file path="simulation/submodules/adc_cpu.vho" type="VHDL" library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_dc_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_dc_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_dc_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_jtag_debug_module_sysclk.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_jtag_debug_module_tck.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_jtag_debug_module_wrapper.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_mult_cell.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_oci_test_bench.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/adc_cpu_test_bench.vhd"
   type="VHDL"
   library="cpu" />
 <file path="simulation/submodules/adc_LEDs.vhd" type="VHDL" library="LEDs" />
 <file path="simulation/adc.vhd" type="VHDL" />
 <topLevel name="adc" />
 <deviceFamily name="cyclonev" />
 <modelMap controllerPath="adc.onchip_mem" modelPath="adc.onchip_mem" />
</simPackage>
