{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640405830415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640405830415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 25 12:17:10 2021 " "Processing started: Sat Dec 25 12:17:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640405830415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640405830415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off latch_74HC373 -c latch_74HC373 " "Command: quartus_map --read_settings_files=on --write_settings_files=off latch_74HC373 -c latch_74HC373" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640405830415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640405830721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640405830721 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "latch_74HC373.v(7) " "Verilog HDL warning at latch_74HC373.v(7): extended using \"x\" or \"z\"" {  } { { "latch_74HC373.v" "" { Text "E:/assignment/DESIM/Ch6/74HC373/latch_74HC373.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1640405837671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_74hc373.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_74hc373.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_74HC373 " "Found entity 1: latch_74HC373" {  } { { "latch_74HC373.v" "" { Text "E:/assignment/DESIM/Ch6/74HC373/latch_74HC373.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640405837672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640405837672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "latch_74HC373 " "Elaborating entity \"latch_74HC373\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640405837696 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q latch_74HC373.v(6) " "Verilog HDL Always Construct warning at latch_74HC373.v(6): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "latch_74HC373.v" "" { Text "E:/assignment/DESIM/Ch6/74HC373/latch_74HC373.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640405837697 "|latch_74HC373"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] latch_74HC373.v(8) " "Inferred latch for \"Q\[0\]\" at latch_74HC373.v(8)" {  } { { "latch_74HC373.v" "" { Text "E:/assignment/DESIM/Ch6/74HC373/latch_74HC373.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640405837697 "|latch_74HC373"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] latch_74HC373.v(8) " "Inferred latch for \"Q\[1\]\" at latch_74HC373.v(8)" {  } { { "latch_74HC373.v" "" { Text "E:/assignment/DESIM/Ch6/74HC373/latch_74HC373.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640405837697 "|latch_74HC373"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] latch_74HC373.v(8) " "Inferred latch for \"Q\[2\]\" at latch_74HC373.v(8)" {  } { { "latch_74HC373.v" "" { Text "E:/assignment/DESIM/Ch6/74HC373/latch_74HC373.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640405837697 "|latch_74HC373"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] latch_74HC373.v(8) " "Inferred latch for \"Q\[3\]\" at latch_74HC373.v(8)" {  } { { "latch_74HC373.v" "" { Text "E:/assignment/DESIM/Ch6/74HC373/latch_74HC373.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640405837697 "|latch_74HC373"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] latch_74HC373.v(8) " "Inferred latch for \"Q\[4\]\" at latch_74HC373.v(8)" {  } { { "latch_74HC373.v" "" { Text "E:/assignment/DESIM/Ch6/74HC373/latch_74HC373.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640405837697 "|latch_74HC373"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] latch_74HC373.v(8) " "Inferred latch for \"Q\[5\]\" at latch_74HC373.v(8)" {  } { { "latch_74HC373.v" "" { Text "E:/assignment/DESIM/Ch6/74HC373/latch_74HC373.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640405837697 "|latch_74HC373"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] latch_74HC373.v(8) " "Inferred latch for \"Q\[6\]\" at latch_74HC373.v(8)" {  } { { "latch_74HC373.v" "" { Text "E:/assignment/DESIM/Ch6/74HC373/latch_74HC373.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640405837697 "|latch_74HC373"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] latch_74HC373.v(8) " "Inferred latch for \"Q\[7\]\" at latch_74HC373.v(8)" {  } { { "latch_74HC373.v" "" { Text "E:/assignment/DESIM/Ch6/74HC373/latch_74HC373.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640405837697 "|latch_74HC373"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640405838060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/assignment/DESIM/Ch6/74HC373/output_files/latch_74HC373.map.smsg " "Generated suppressed messages file E:/assignment/DESIM/Ch6/74HC373/output_files/latch_74HC373.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640405838139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640405838200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640405838200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640405838219 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640405838219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640405838219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640405838219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640405838228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 25 12:17:18 2021 " "Processing ended: Sat Dec 25 12:17:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640405838228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640405838228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640405838228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640405838228 ""}
