{
  "module_name": "pxa3xx-regs.h",
  "hash_id": "d27d888c2f825ac1b54325488fc5d8083acaae7d634a8d90915a3a2fc2ca9f9d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/pxa3xx-regs.h",
  "human_readable_source": " \n#ifndef __ASM_ARCH_REGS_LCD_H\n#define __ASM_ARCH_REGS_LCD_H\n\n \n#define LCCR0\t\t(0x000)\t \n#define LCCR1\t\t(0x004)\t \n#define LCCR2\t\t(0x008)\t \n#define LCCR3\t\t(0x00C)\t \n#define LCCR4\t\t(0x010)\t \n#define LCCR5\t\t(0x014)\t \n#define LCSR\t\t(0x038)\t \n#define LCSR1\t\t(0x034)\t \n#define LIIDR\t\t(0x03C)\t \n#define TMEDRGBR\t(0x040)\t \n#define TMEDCR\t\t(0x044)\t \n\n#define FBR0\t\t(0x020)\t \n#define FBR1\t\t(0x024)\t \n#define FBR2\t\t(0x028)  \n#define FBR3\t\t(0x02C)  \n#define FBR4\t\t(0x030)  \n#define FBR5\t\t(0x110)  \n#define FBR6\t\t(0x114)  \n\n#define OVL1C1\t\t(0x050)\t \n#define OVL1C2\t\t(0x060)\t \n#define OVL2C1\t\t(0x070)\t \n#define OVL2C2\t\t(0x080)\t \n\n#define CMDCR\t\t(0x100)\t \n#define PRSR\t\t(0x104)\t \n\n#define LCCR3_BPP(x)\t((((x) & 0x7) << 24) | (((x) & 0x8) ? (1 << 29) : 0))\n\n#define LCCR3_PDFOR_0\t(0 << 30)\n#define LCCR3_PDFOR_1\t(1 << 30)\n#define LCCR3_PDFOR_2\t(2 << 30)\n#define LCCR3_PDFOR_3\t(3 << 30)\n\n#define LCCR4_PAL_FOR_0\t(0 << 15)\n#define LCCR4_PAL_FOR_1\t(1 << 15)\n#define LCCR4_PAL_FOR_2\t(2 << 15)\n#define LCCR4_PAL_FOR_3\t(3 << 15)\n#define LCCR4_PAL_FOR_MASK\t(3 << 15)\n\n#define FDADR0\t\t(0x200)\t \n#define FDADR1\t\t(0x210)\t \n#define FDADR2\t\t(0x220)\t \n#define FDADR3\t\t(0x230)\t \n#define FDADR4\t\t(0x240)\t \n#define FDADR5\t\t(0x250)\t \n#define FDADR6\t\t(0x260)  \n\n#define LCCR0_ENB\t(1 << 0)\t \n#define LCCR0_CMS\t(1 << 1)\t \n#define LCCR0_Color\t(LCCR0_CMS*0)\t \n#define LCCR0_Mono\t(LCCR0_CMS*1)\t \n#define LCCR0_SDS\t(1 << 2)\t \n#define LCCR0_Sngl\t(LCCR0_SDS*0)\t \n#define LCCR0_Dual\t(LCCR0_SDS*1)\t \n\n#define LCCR0_LDM\t(1 << 3)\t \n#define LCCR0_SFM\t(1 << 4)\t \n#define LCCR0_IUM\t(1 << 5)\t \n#define LCCR0_EFM\t(1 << 6)\t \n#define LCCR0_PAS\t(1 << 7)\t \n#define LCCR0_Pas\t(LCCR0_PAS*0)\t \n#define LCCR0_Act\t(LCCR0_PAS*1)\t \n#define LCCR0_DPD\t(1 << 9)\t \n#define LCCR0_4PixMono\t(LCCR0_DPD*0)\t \n#define LCCR0_8PixMono\t(LCCR0_DPD*1)\t \n#define LCCR0_DIS\t(1 << 10)\t \n#define LCCR0_QDM\t(1 << 11)\t \n#define LCCR0_PDD\t(0xff << 12)\t \n#define LCCR0_PDD_S\t12\n#define LCCR0_BM\t(1 << 20)\t \n#define LCCR0_OUM\t(1 << 21)\t \n#define LCCR0_LCDT\t(1 << 22)\t \n#define LCCR0_RDSTM\t(1 << 23)\t \n#define LCCR0_CMDIM\t(1 << 24)\t \n#define LCCR0_OUC\t(1 << 25)\t \n#define LCCR0_LDDALT\t(1 << 26)\t \n\n#define Fld(Size, Shft)\t(((Size) << 16) + (Shft))\n#define FShft(Field)\t((Field) & 0x0000FFFF)\n\n#define LCCR1_PPL\tFld (10, 0)\t \n#define LCCR1_DisWdth(Pixel)\t(((Pixel) - 1) << FShft (LCCR1_PPL))\n\n#define LCCR1_HSW\tFld (6, 10)\t \n#define LCCR1_HorSnchWdth(Tpix)\t(((Tpix) - 1) << FShft (LCCR1_HSW))\n\n#define LCCR1_ELW\tFld (8, 16)\t \n#define LCCR1_EndLnDel(Tpix)\t(((Tpix) - 1) << FShft (LCCR1_ELW))\n\n#define LCCR1_BLW\tFld (8, 24)\t \n#define LCCR1_BegLnDel(Tpix)\t(((Tpix) - 1) << FShft (LCCR1_BLW))\n\n#define LCCR2_LPP\tFld (10, 0)\t \n#define LCCR2_DisHght(Line)\t(((Line) - 1) << FShft (LCCR2_LPP))\n\n#define LCCR2_VSW\tFld (6, 10)\t \n#define LCCR2_VrtSnchWdth(Tln)\t(((Tln) - 1) << FShft (LCCR2_VSW))\n\n#define LCCR2_EFW\tFld (8, 16)\t \n#define LCCR2_EndFrmDel(Tln)\t((Tln) << FShft (LCCR2_EFW))\n\n#define LCCR2_BFW\tFld (8, 24)\t \n#define LCCR2_BegFrmDel(Tln)\t((Tln) << FShft (LCCR2_BFW))\n\n#define LCCR3_API\t(0xf << 16)\t \n#define LCCR3_API_S\t16\n#define LCCR3_VSP\t(1 << 20)\t \n#define LCCR3_HSP\t(1 << 21)\t \n#define LCCR3_PCP\t(1 << 22)\t \n#define LCCR3_PixRsEdg\t(LCCR3_PCP*0)\t \n#define LCCR3_PixFlEdg\t(LCCR3_PCP*1)\t \n\n#define LCCR3_OEP\t(1 << 23)\t \n#define LCCR3_OutEnH\t(LCCR3_OEP*0)\t \n#define LCCR3_OutEnL\t(LCCR3_OEP*1)\t \n\n#define LCCR3_DPC\t(1 << 27)\t \n#define LCCR3_PCD\tFld (8, 0)\t \n#define LCCR3_PixClkDiv(Div)\t(((Div) << FShft (LCCR3_PCD)))\n\n#define LCCR3_ACB\tFld (8, 8)\t \n#define LCCR3_Acb(Acb)\t(((Acb) << FShft (LCCR3_ACB)))\n\n#define LCCR3_HorSnchH\t(LCCR3_HSP*0)\t \n#define LCCR3_HorSnchL\t(LCCR3_HSP*1)\t \n\n#define LCCR3_VrtSnchH\t(LCCR3_VSP*0)\t \n#define LCCR3_VrtSnchL\t(LCCR3_VSP*1)\t \n\n#define LCCR5_IUM(x)\t(1 << ((x) + 23))  \n#define LCCR5_BSM(x)\t(1 << ((x) + 15))  \n#define LCCR5_EOFM(x)\t(1 << ((x) + 7))   \n#define LCCR5_SOFM(x)\t(1 << ((x) + 0))   \n\n#define LCSR_LDD\t(1 << 0)\t \n#define LCSR_SOF\t(1 << 1)\t \n#define LCSR_BER\t(1 << 2)\t \n#define LCSR_ABC\t(1 << 3)\t \n#define LCSR_IUL\t(1 << 4)\t \n#define LCSR_IUU\t(1 << 5)\t \n#define LCSR_OU\t\t(1 << 6)\t \n#define LCSR_QD\t\t(1 << 7)\t \n#define LCSR_EOF\t(1 << 8)\t \n#define LCSR_BS\t\t(1 << 9)\t \n#define LCSR_SINT\t(1 << 10)\t \n#define LCSR_RD_ST\t(1 << 11)\t \n#define LCSR_CMD_INT\t(1 << 12)\t \n\n#define LCSR1_IU(x)\t(1 << ((x) + 23))  \n#define LCSR1_BS(x)\t(1 << ((x) + 15))  \n#define LCSR1_EOF(x)\t(1 << ((x) + 7))   \n#define LCSR1_SOF(x)\t(1 << ((x) - 1))   \n\n#define LDCMD_PAL\t(1 << 26)\t \n\n \n#define OVLxC1_PPL(x)\t((((x) - 1) & 0x3ff) << 0)\t \n#define OVLxC1_LPO(x)\t((((x) - 1) & 0x3ff) << 10)\t \n#define OVLxC1_BPP(x)\t(((x) & 0xf) << 20)\t \n#define OVLxC1_OEN\t(1 << 31)\t\t \n#define OVLxC2_XPOS(x)\t(((x) & 0x3ff) << 0)\t \n#define OVLxC2_YPOS(x)\t(((x) & 0x3ff) << 10)\t \n#define OVL2C2_PFOR(x)\t(((x) & 0x7) << 20)\t \n\n \n#define PRSR_DATA(x)\t((x) & 0xff)\t \n#define PRSR_A0\t\t(1 << 8)\t \n#define PRSR_ST_OK\t(1 << 9)\t \n#define PRSR_CON_NT\t(1 << 10)\t \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}