{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7130, "design__instance__area": 107602, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 140, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 10, "power__internal__total": 0.00904094334691763, "power__switching__total": 0.004847049713134766, "power__leakage__total": 1.7390145785611821e-06, "power__total": 0.013889731839299202, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.405271, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.405271, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.582089, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.994057, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.582089, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 140, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.719774, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.719774, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.303484, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.624931, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.303484, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.700054, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 140, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.264782, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.264782, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.262999, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.251335, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.262999, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 140, "design__max_cap_violation__count": 15, "clock__skew__worst_hold": 0.733007, "clock__skew__worst_setup": 0.260119, "timing__hold__ws": 0.260671, "timing__setup__ws": 43.257347, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.260671, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.304146, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 546.65 564.57", "design__core__bbox": "6.72 15.68 539.84 548.8", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 77, "design__die__area": 308622, "design__core__area": 284217, "design__instance__count__stdcell": 7130, "design__instance__area__stdcell": 107602, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.378592, "design__instance__utilization__stdcell": 0.378592, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 26801349, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 28830.5, "design__instance__displacement__mean": 4.0435, "design__instance__displacement__max": 76.16, "route__wirelength__estimated": 140287, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 1, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3474, "route__net__special": 2, "route__drc_errors__iter:1": 1358, "route__wirelength__iter:1": 169648, "route__drc_errors__iter:2": 95, "route__wirelength__iter:2": 167914, "route__drc_errors__iter:3": 67, "route__wirelength__iter:3": 167624, "route__drc_errors__iter:4": 2, "route__wirelength__iter:4": 167569, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 167568, "route__drc_errors": 0, "route__wirelength": 167568, "route__vias": 25824, "route__vias__singlecut": 25824, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1089.62, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 140, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 7, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.398679, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.398679, "timing__hold__ws__corner:min_tt_025C_5v00": 0.57848, "timing__setup__ws__corner:min_tt_025C_5v00": 51.170292, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.57848, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 140, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.708709, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.708709, "timing__hold__ws__corner:min_ss_125C_4v50": 1.297405, "timing__setup__ws__corner:min_ss_125C_4v50": 43.930893, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.297405, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.021626, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 140, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.260119, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.260119, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.260671, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.364922, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.260671, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 140, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 13, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.413399, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.413399, "timing__hold__ws__corner:max_tt_025C_5v00": 0.586512, "timing__setup__ws__corner:max_tt_025C_5v00": 50.785469, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.586512, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 140, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 15, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.733007, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.733007, "timing__hold__ws__corner:max_ss_125C_4v50": 1.310466, "timing__setup__ws__corner:max_ss_125C_4v50": 43.257347, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.310466, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.304146, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 140, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 13, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.270351, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.270351, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.265857, "timing__setup__ws__corner:max_ff_n40C_5v50": 54.116066, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.265857, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99983, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000169184, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000196721, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.85911e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000196721, "ir__voltage__worst": 5, "ir__drop__avg": 3.8e-05, "ir__drop__worst": 0.000169, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__cif__scale": 0.005, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}