# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../Vivado/2025.1/data/rsb/busdef" --include "../../../../../SOC_GR0040_REFACTOR.srcs/sources_1/new" --include "../../../../../SOC_GR0040_REFACTOR.ip_user_files/ipstatic" \
"tb_soc_time_synth.v" \
"../../../../../SOC_GR0040_REFACTOR.srcs/sim_1/new/tb_soc.v" \

# Do not sort compile order
nosort
