{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648031892354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648031892361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 18:38:12 2022 " "Processing started: Wed Mar 23 18:38:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648031892361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031892361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OV5640 -c OV5640 " "Command: quartus_map --read_settings_files=on --write_settings_files=off OV5640 -c OV5640" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031892361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648031892700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648031892700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/mid_ware/seg_dynamic/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/mid_ware/seg_dynamic/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/mid_ware/seg_dynamic/seg_dynamic.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/seg_dynamic/seg_dynamic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/mid_ware/seg_dynamic/binary_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/mid_ware/seg_dynamic/binary_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_8421 " "Found entity 1: binary_8421" {  } { { "../rtl/mid_ware/seg_dynamic/binary_8421.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/seg_dynamic/binary_8421.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/mid_ware/key.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/mid_ware/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "../rtl/mid_ware/key.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/key.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/image_process/sobel_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/image_process/sobel_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_top " "Found entity 1: sobel_top" {  } { { "../rtl/image_process/sobel_top.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/sobel_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/image_process/sobel_filtering.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/image_process/sobel_filtering.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_filtering " "Found entity 1: sobel_filtering" {  } { { "../rtl/image_process/sobel_filtering.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/sobel_filtering.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/image_process/opr_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/image_process/opr_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 opr_3 " "Found entity 1: opr_3" {  } { { "../rtl/image_process/opr_3.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/opr_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/image_process/shift_ip/shift_ip_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/image_process/shift_ip/shift_ip_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_ip_3 " "Found entity 1: shift_ip_3" {  } { { "../rtl/image_process/shift_ip/shift_ip_3.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/shift_ip/shift_ip_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/ov5640_pip.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/ov5640_pip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_pip " "Found entity 1: ov5640_pip" {  } { { "../rtl/ov5640_pip.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/vga/video_define.v 0 0 " "Found 0 design units, including 0 entities, in source file /prjworkspace/ov5640/rtl/vga/video_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_ACTIVE h_active color_bar.v(54) " "Verilog HDL Declaration information at color_bar.v(54): object \"H_ACTIVE\" differs only in case from object \"h_active\" in the same scope" {  } { { "../rtl/vga/color_bar.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/vga/color_bar.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648031901793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_ACTIVE v_active color_bar.v(58) " "Verilog HDL Declaration information at color_bar.v(58): object \"V_ACTIVE\" differs only in case from object \"v_active\" in the same scope" {  } { { "../rtl/vga/color_bar.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/vga/color_bar.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648031901793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/vga/color_bar.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/vga/color_bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_bar " "Found entity 1: color_bar" {  } { { "../rtl/vga/color_bar.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/vga/color_bar.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/sdram_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/sdram_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901797 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(23) " "Verilog HDL Expression warning at sdr_data_path.v(23): truncated literal to match 1 bits" {  } { { "../rtl/sdram_4port/sdr_data_path.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/sdr_data_path.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1648031901801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/sdram_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/sdram_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "../rtl/sdram_4port/sdr_data_path.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/sdram_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/sdram_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "../rtl/sdram_4port/control_interface.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/sdram_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/sdram_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "../rtl/sdram_4port/command.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/sdram_4port/sdram_pll/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/sdram_4port/sdram_pll/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "../rtl/sdram_4port/sdram_pll/Sdram_PLL.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/sdram_pll/Sdram_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/sdram_4port/sdram_fifo/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/sdram_4port/sdram_fifo/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "../rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/mid_ware/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/mid_ware/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "../rtl/mid_ware/Reset_Delay.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/mid_ware/getrgb.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/mid_ware/getrgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 getRGB " "Found entity 1: getRGB" {  } { { "../rtl/mid_ware/getRGB.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/getRGB.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/mid_ware/getpos/getposedge.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/mid_ware/getpos/getposedge.v" { { "Info" "ISGN_ENTITY_NAME" "1 getPosedge " "Found entity 1: getPosedge" {  } { { "../rtl/mid_ware/getPos/getPosedge.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/getPos/getPosedge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/mid_ware/getpos/getpos.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/mid_ware/getpos/getpos.v" { { "Info" "ISGN_ENTITY_NAME" "1 getPos " "Found entity 1: getPos" {  } { { "../rtl/mid_ware/getPos/getPos.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/getPos/getPos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/image_process/ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/image_process/ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr " "Found entity 1: YCbCr" {  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/cmos/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/cmos/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/cmos/cmos2_reg_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/cmos/cmos2_reg_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos2_reg_config " "Found entity 1: cmos2_reg_config" {  } { { "../rtl/cmos/cmos2_reg_config.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/cmos2_reg_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/cmos/cmos_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/cmos/cmos_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture " "Found entity 1: CMOS_Capture" {  } { { "../rtl/cmos/CMOS_Capture.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/CMOS_Capture.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/rtl/clock_pll/clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/rtl/clock_pll/clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "../rtl/clock_pll/clock_pll.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/clock_pll/clock_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031901830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031901830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pic_1 getRGB.v(34) " "Verilog HDL Implicit Net warning at getRGB.v(34): created implicit net for \"Pic_1\"" {  } { { "../rtl/mid_ware/getRGB.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/getRGB.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031901830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pic_2 getRGB.v(36) " "Verilog HDL Implicit Net warning at getRGB.v(36): created implicit net for \"Pic_2\"" {  } { { "../rtl/mid_ware/getRGB.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/getRGB.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031901831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack cmos2_reg_config.v(24) " "Verilog HDL Implicit Net warning at cmos2_reg_config.v(24): created implicit net for \"ack\"" {  } { { "../rtl/cmos/cmos2_reg_config.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/cmos2_reg_config.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031901831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end cmos2_reg_config.v(27) " "Verilog HDL Implicit Net warning at cmos2_reg_config.v(27): created implicit net for \"tr_end\"" {  } { { "../rtl/cmos/cmos2_reg_config.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/cmos2_reg_config.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031901831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_pip " "Elaborating entity \"ov5640_pip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648031901947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getRGB getRGB:inst_getRGB " "Elaborating entity \"getRGB\" for hierarchy \"getRGB:inst_getRGB\"" {  } { { "../rtl/ov5640_pip.v" "inst_getRGB" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031901950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u_Reset_Delay " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u_Reset_Delay\"" {  } { { "../rtl/ov5640_pip.v" "u_Reset_Delay" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031901951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "../rtl/mid_ware/Reset_Delay.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031901952 "|ov5640_pip|Reset_Delay:u_Reset_Delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll clock_pll:u_clok_pll " "Elaborating entity \"clock_pll\" for hierarchy \"clock_pll:u_clok_pll\"" {  } { { "../rtl/ov5640_pip.v" "u_clok_pll" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031901960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_pll:u_clok_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_pll:u_clok_pll\|altpll:altpll_component\"" {  } { { "../rtl/clock_pll/clock_pll.v" "altpll_component" { Text "D:/PrjWorkspace/OV5640/rtl/clock_pll/clock_pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031901992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_pll:u_clok_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_pll:u_clok_pll\|altpll:altpll_component\"" {  } { { "../rtl/clock_pll/clock_pll.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/clock_pll/clock_pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031901993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_pll:u_clok_pll\|altpll:altpll_component " "Instantiated megafunction \"clock_pll:u_clok_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031901993 ""}  } { { "../rtl/clock_pll/clock_pll.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/clock_pll/clock_pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648031901993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll_altpll " "Found entity 1: clock_pll_altpll" {  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/clock_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031902040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll_altpll clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated " "Elaborating entity \"clock_pll_altpll\" for hierarchy \"clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos2_reg_config cmos2_reg_config:cmos_config_1 " "Elaborating entity \"cmos2_reg_config\" for hierarchy \"cmos2_reg_config:cmos_config_1\"" {  } { { "../rtl/ov5640_pip.v" "cmos_config_1" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_com cmos2_reg_config:cmos_config_1\|i2c_com:u1 " "Elaborating entity \"i2c_com\" for hierarchy \"cmos2_reg_config:cmos_config_1\|i2c_com:u1\"" {  } { { "../rtl/cmos/cmos2_reg_config.v" "u1" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/cmos2_reg_config.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(29) " "Verilog HDL assignment warning at i2c_com.v(29): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/i2c_com.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031902048 "|ov5640_pip|cmos2_reg_config:cmos_config_1|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(30) " "Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/i2c_com.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031902048 "|ov5640_pip|cmos2_reg_config:cmos_config_1|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_com.v(41) " "Verilog HDL assignment warning at i2c_com.v(41): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/i2c_com.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031902048 "|ov5640_pip|cmos2_reg_config:cmos_config_1|i2c_com:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture CMOS_Capture:u1_CMOS_Capture " "Elaborating entity \"CMOS_Capture\" for hierarchy \"CMOS_Capture:u1_CMOS_Capture\"" {  } { { "../rtl/ov5640_pip.v" "u1_CMOS_Capture" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_bar color_bar:u_color_bar " "Elaborating entity \"color_bar\" for hierarchy \"color_bar:u_color_bar\"" {  } { { "../rtl/ov5640_pip.v" "u_color_bar" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u_Sdram_Control_4Port " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\"" {  } { { "../rtl/ov5640_pip.v" "u_Sdram_Control_4Port" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(373) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(373): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031902061 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(410) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(410): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031902061 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(412) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(412): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031902061 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(413) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(413): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031902061 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(414) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(414): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031902061 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(415) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031902061 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(416) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(416): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031902061 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(407) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648031902061 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(407) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648031902061 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(407) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648031902061 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(407) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648031902061 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902062 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902063 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902064 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1 " "Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\"" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "sdram_pll1" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "../rtl/sdram_4port/sdram_pll/Sdram_PLL.v" "altpll_component" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/sdram_pll/Sdram_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "../rtl/sdram_4port/sdram_pll/Sdram_PLL.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/sdram_pll/Sdram_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Sdram_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Sdram_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902080 ""}  } { { "../rtl/sdram_4port/sdram_pll/Sdram_PLL.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/sdram_pll/Sdram_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648031902080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL_altpll " "Found entity 1: Sdram_PLL_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/sdram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031902125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL_altpll Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated " "Elaborating entity \"Sdram_PLL_altpll\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u_Sdram_Control_4Port\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|control_interface:control1\"" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "control1" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(103) " "Verilog HDL assignment warning at control_interface.v(103): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/sdram_4port/control_interface.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/control_interface.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031902130 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(107) " "Verilog HDL assignment warning at control_interface.v(107): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/sdram_4port/control_interface.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/control_interface.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031902130 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(131) " "Verilog HDL assignment warning at control_interface.v(131): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/sdram_4port/control_interface.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/control_interface.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031902131 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u_Sdram_Control_4Port\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|command:command1\"" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "command1" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902132 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(208) " "Verilog HDL Always Construct warning at command.v(208): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_4port/command.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/command.v" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648031902133 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(208) " "Verilog HDL Always Construct warning at command.v(208): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_4port/command.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/command.v" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648031902133 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(208) " "Verilog HDL Always Construct warning at command.v(208): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_4port/command.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/command.v" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648031902133 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u_Sdram_Control_4Port\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|sdr_data_path:data_path1\"" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "data_path1" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(23) " "Verilog HDL assignment warning at sdr_data_path.v(23): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/sdram_4port/sdr_data_path.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/sdr_data_path.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031902135 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1 " "Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\"" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "write_fifo1" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" "dcfifo_component" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031902417 ""}  } { { "../rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648031902417 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_gbo1.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/dcfifo_gbo1.tdf" 161 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902460 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_gbo1.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/dcfifo_gbo1.tdf" 164 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_gbo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_gbo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_gbo1 " "Found entity 1: dcfifo_gbo1" {  } { { "db/dcfifo_gbo1.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/dcfifo_gbo1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031902460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_gbo1 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated " "Elaborating entity \"dcfifo_gbo1\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/a_gray2bin_8ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031902473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_gbo1.tdf" "rdptr_g_gray2bin" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/dcfifo_gbo1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031902517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_gbo1.tdf" "rdptr_g1p" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/dcfifo_gbo1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031902553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_gbo1.tdf" "wrptr_g1p" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/dcfifo_gbo1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2u81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2u81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2u81 " "Found entity 1: altsyncram_2u81" {  } { { "db/altsyncram_2u81.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/altsyncram_2u81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031902603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2u81 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|altsyncram_2u81:fifo_ram " "Elaborating entity \"altsyncram_2u81\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|altsyncram_2u81:fifo_ram\"" {  } { { "db/dcfifo_gbo1.tdf" "fifo_ram" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/dcfifo_gbo1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031902616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_gbo1.tdf" "rs_brp" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/dcfifo_gbo1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031902630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_gbo1.tdf" "rs_dgwp" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/dcfifo_gbo1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031902642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe13 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe13\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe13" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031902657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_gbo1.tdf" "ws_dgrp" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/dcfifo_gbo1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031902668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe16 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe16\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe16" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/cmpr_p76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031902709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031902709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_gbo1.tdf" "rdempty_eq_comp" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/dcfifo_gbo1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031902710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getPos getPos:u_getPos " "Elaborating entity \"getPos\" for hierarchy \"getPos:u_getPos\"" {  } { { "../rtl/ov5640_pip.v" "u_getPos" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getPosedge getPos:u_getPos\|getPosedge:u1_getPosedge " "Elaborating entity \"getPosedge\" for hierarchy \"getPos:u_getPos\|getPosedge:u1_getPosedge\"" {  } { { "../rtl/mid_ware/getPos/getPos.v" "u1_getPosedge" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/getPos/getPos.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:u_key " "Elaborating entity \"key\" for hierarchy \"key:u_key\"" {  } { { "../rtl/ov5640_pip.v" "u_key" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 key.v(32) " "Verilog HDL assignment warning at key.v(32): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/mid_ware/key.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/key.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031903520 "|ov5640_pip|key:u_key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_top sobel_top:u_sobel_top " "Elaborating entity \"sobel_top\" for hierarchy \"sobel_top:u_sobel_top\"" {  } { { "../rtl/ov5640_pip.v" "u_sobel_top" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCbCr sobel_top:u_sobel_top\|YCbCr:u_YCbCr " "Elaborating entity \"YCbCr\" for hierarchy \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\"" {  } { { "../rtl/image_process/sobel_top.v" "u_YCbCr" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/sobel_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903538 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cb2 YCbCr.v(12) " "Verilog HDL or VHDL warning at YCbCr.v(12): object \"Cb2\" assigned a value but never read" {  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648031903538 "|ov5640_pip|YCbCr:u_YCbCr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cr2 YCbCr.v(12) " "Verilog HDL or VHDL warning at YCbCr.v(12): object \"Cr2\" assigned a value but never read" {  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648031903538 "|ov5640_pip|YCbCr:u_YCbCr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_filtering sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering " "Elaborating entity \"sobel_filtering\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\"" {  } { { "../rtl/image_process/sobel_top.v" "u_sobel_filtering" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/sobel_top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opr_3 sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0 " "Elaborating entity \"opr_3\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\"" {  } { { "../rtl/image_process/sobel_filtering.v" "opr_3_m0" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/sobel_filtering.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_ip_3 sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0 " "Elaborating entity \"shift_ip_3\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\"" {  } { { "../rtl/image_process/opr_3.v" "shift_ip_3_m0" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/opr_3.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "../rtl/image_process/shift_ip/shift_ip_3.v" "ALTSHIFT_TAPS_component" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/shift_ip/shift_ip_3.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "../rtl/image_process/shift_ip/shift_ip_3.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/shift_ip/shift_ip_3.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031903639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031903639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031903639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031903639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031903639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031903639 ""}  } { { "../rtl/image_process/shift_ip/shift_ip_3.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/shift_ip/shift_ip_3.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648031903639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7rv " "Found entity 1: shift_taps_7rv" {  } { { "db/shift_taps_7rv.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/shift_taps_7rv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031903681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031903681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_7rv sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated " "Elaborating entity \"shift_taps_7rv\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pja1 " "Found entity 1: altsyncram_pja1" {  } { { "db/altsyncram_pja1.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/altsyncram_pja1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031903724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031903724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pja1 sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2 " "Elaborating entity \"altsyncram_pja1\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\"" {  } { { "db/shift_taps_7rv.tdf" "altsyncram2" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/shift_taps_7rv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/cntr_3uf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031903762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031903762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_7rv.tdf" "cntr1" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/shift_taps_7rv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031903802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031903802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_3uf.tdf" "cmpr4" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/cntr_3uf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic seg_dynamic:u_seg_dynamic " "Elaborating entity \"seg_dynamic\" for hierarchy \"seg_dynamic:u_seg_dynamic\"" {  } { { "../rtl/ov5640_pip.v" "u_seg_dynamic" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 seg_dynamic.v(111) " "Verilog HDL assignment warning at seg_dynamic.v(111): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/mid_ware/seg_dynamic/seg_dynamic.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/seg_dynamic/seg_dynamic.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031903810 "|ov5640_pip|seg_dynamic:u_seg_dynamic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 seg_dynamic.v(124) " "Verilog HDL assignment warning at seg_dynamic.v(124): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/mid_ware/seg_dynamic/seg_dynamic.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/seg_dynamic/seg_dynamic.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648031903810 "|ov5640_pip|seg_dynamic:u_seg_dynamic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_8421 seg_dynamic:u_seg_dynamic\|binary_8421:binary_8421_inst " "Elaborating entity \"binary_8421\" for hierarchy \"seg_dynamic:u_seg_dynamic\|binary_8421:binary_8421_inst\"" {  } { { "../rtl/mid_ware/seg_dynamic/seg_dynamic.v" "binary_8421_inst" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/seg_dynamic/seg_dynamic.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031903810 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|Mult1\"" {  } { { "../rtl/image_process/YCbCr.v" "Mult1" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648031905421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|Mult0\"" {  } { { "../rtl/image_process/YCbCr.v" "Mult0" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648031905421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|Mult2\"" {  } { { "../rtl/image_process/YCbCr.v" "Mult2" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648031905421 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1648031905421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\"" {  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1 " "Instantiated megafunction \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905472 ""}  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648031905472 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|multcore:mult_core sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905540 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031905660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031905660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|altshift:external_latency_ffs sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\"" {  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0 " "Instantiated megafunction \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905686 ""}  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648031905686 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|multcore:mult_core sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905692 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905701 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031905756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031905756 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|altshift:external_latency_ffs sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\"" {  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2 " "Instantiated megafunction \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648031905769 ""}  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648031905769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|multcore:mult_core sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905775 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648031905834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031905834 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|altshift:external_latency_ffs sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031905840 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1648031906245 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/i2c_com.v" 20 -1 0 } } { "../rtl/mid_ware/seg_dynamic/seg_dynamic.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/seg_dynamic/seg_dynamic.v" 134 -1 0 } } { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/i2c_com.v" 19 -1 0 } } { "db/a_graycounter_777.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/a_graycounter_777.tdf" 32 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/a_graycounter_3lc.tdf" 32 2 0 } } { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 424 -1 0 } } { "db/a_graycounter_777.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/a_graycounter_777.tdf" 47 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/a_graycounter_3lc.tdf" 47 2 0 } } { "../rtl/cmos/CMOS_Capture.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/CMOS_Capture.v" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1648031906293 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1648031906293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648031907365 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648031916181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PrjWorkspace/OV5640/quartusPrj/output_files/OV5640.map.smsg " "Generated suppressed messages file D:/PrjWorkspace/OV5640/quartusPrj/output_files/OV5640.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031916335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648031916589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648031916589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3096 " "Implemented 3096 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648031916808 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648031916808 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1648031916808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2913 " "Implemented 2913 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648031916808 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1648031916808 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1648031916808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648031916808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648031916841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 18:38:36 2022 " "Processing ended: Wed Mar 23 18:38:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648031916841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648031916841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648031916841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648031916841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1648031917971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648031917977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 18:38:37 2022 " "Processing started: Wed Mar 23 18:38:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648031917977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1648031917977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OV5640 -c OV5640 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off OV5640 -c OV5640" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1648031917977 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1648031918054 ""}
{ "Info" "0" "" "Project  = OV5640" {  } {  } 0 0 "Project  = OV5640" 0 0 "Fitter" 0 0 1648031918054 ""}
{ "Info" "0" "" "Revision = OV5640" {  } {  } 0 0 "Revision = OV5640" 0 0 "Fitter" 0 0 1648031918054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1648031918147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1648031918147 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "OV5640 EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"OV5640\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1648031918180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648031918223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648031918223 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1648031918264 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1648031918264 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1648031918264 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 141 280 0 0 " "Implementing clock multiplication of 141, clock division of 280, and phase shift of 0 degrees (0 ps) for clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/clock_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1648031918266 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 47 98 0 0 " "Implementing clock multiplication of 47, clock division of 98, and phase shift of 0 degrees (0 ps) for clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/clock_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1648031918266 ""}  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/clock_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1648031918266 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1648031918345 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648031918521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648031918521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648031918521 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1648031918521 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 7426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648031918527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 7428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648031918527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 7430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648031918527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 7432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648031918527 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1648031918527 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1648031918530 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1648031918565 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 " "The input ports of the PLL clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 and the PLL Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 ARESET " "PLL clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 and PLL Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/clock_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1536 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/sdram_pll_altpll.v" 92 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1648031918879 ""}  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/clock_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1536 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/sdram_pll_altpll.v" 92 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1648031918879 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gbo1 " "Entity dcfifo_gbo1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648031919320 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648031919320 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1648031919320 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1648031919320 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OV5640.sdc " "Synopsys Design Constraints File file not found: 'OV5640.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1648031919331 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1648031919331 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1648031919333 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1648031919374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1648031919376 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1648031919377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648031919595 ""}  } { { "../rtl/ov5640_pip.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 7392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648031919595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648031919595 ""}  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/clock_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648031919595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648031919595 ""}  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/clock_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648031919595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648031919596 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/sdram_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648031919596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648031919596 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/sdram_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648031919596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmos2_reg_config:cmos_config_1\|clock_20k  " "Automatically promoted node cmos2_reg_config:cmos_config_1\|clock_20k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648031919596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmos2_reg_config:cmos_config_1\|i2c_com:u1\|i2c_sclk " "Destination node cmos2_reg_config:cmos_config_1\|i2c_com:u1\|i2c_sclk" {  } { { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/i2c_com.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648031919596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmos2_reg_config:cmos_config_1\|clock_20k~0 " "Destination node cmos2_reg_config:cmos_config_1\|clock_20k~0" {  } { { "../rtl/cmos/cmos2_reg_config.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/cmos2_reg_config.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 5216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648031919596 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648031919596 ""}  } { { "../rtl/cmos/cmos2_reg_config.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/cmos2_reg_config.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648031919596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmos2_reg_config:cmos_config_2\|clock_20k  " "Automatically promoted node cmos2_reg_config:cmos_config_2\|clock_20k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648031919596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmos2_reg_config:cmos_config_2\|i2c_com:u1\|i2c_sclk " "Destination node cmos2_reg_config:cmos_config_2\|i2c_com:u1\|i2c_sclk" {  } { { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/i2c_com.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 2356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648031919596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmos2_reg_config:cmos_config_2\|clock_20k~0 " "Destination node cmos2_reg_config:cmos_config_2\|clock_20k~0" {  } { { "../rtl/cmos/cmos2_reg_config.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/cmos2_reg_config.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 5217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648031919596 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648031919596 ""}  } { { "../rtl/cmos/cmos2_reg_config.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/cmos/cmos2_reg_config.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 2369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648031919596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u_Reset_Delay\|oRST_0  " "Automatically promoted node Reset_Delay:u_Reset_Delay\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648031919596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u_Sdram_Control_4Port\|mLENGTH\[8\]~1 " "Destination node Sdram_Control_4Port:u_Sdram_Control_4Port\|mLENGTH\[8\]~1" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 478 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 2695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648031919596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u_Reset_Delay\|oRST_0~0 " "Destination node Reset_Delay:u_Reset_Delay\|oRST_0~0" {  } { { "../rtl/mid_ware/Reset_Delay.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/Reset_Delay.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648031919596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u_Sdram_Control_4Port\|rRD2_ADDR\[12\]~17 " "Destination node Sdram_Control_4Port:u_Sdram_Control_4Port\|rRD2_ADDR\[12\]~17" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 424 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 4403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648031919596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u_Sdram_Control_4Port\|rRD2_ADDR\[12\]~20 " "Destination node Sdram_Control_4Port:u_Sdram_Control_4Port\|rRD2_ADDR\[12\]~20" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 424 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 4409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648031919596 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648031919596 ""}  } { { "../rtl/mid_ware/Reset_Delay.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/Reset_Delay.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 1581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648031919596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "getPos:u_getPos\|getPosedge:u1_getPosedge\|Equal0~0  " "Automatically promoted node getPos:u_getPos\|getPosedge:u1_getPosedge\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648031919596 ""}  } { { "../rtl/mid_ware/getPos/getPosedge.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/getPos/getPosedge.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 3118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648031919596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "getPos:u_getPos\|getPosedge:u2_getPosedge\|Equal0~0  " "Automatically promoted node getPos:u_getPos\|getPosedge:u2_getPosedge\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648031919596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u_Sdram_Control_4Port\|rWR2_ADDR~30 " "Destination node Sdram_Control_4Port:u_Sdram_Control_4Port\|rWR2_ADDR~30" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 4610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648031919596 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648031919596 ""}  } { { "../rtl/mid_ware/getPos/getPosedge.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/mid_ware/getPos/getPosedge.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 0 { 0 ""} 0 3117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648031919596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1648031920011 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648031920015 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648031920015 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648031920019 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648031920026 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1648031920031 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1648031920031 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1648031920034 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1648031920186 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1648031920190 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1648031920190 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/sdram_4port/sdram_pll/Sdram_PLL.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/sdram_pll/Sdram_PLL.v" 107 0 0 } } { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/sdram_4port/Sdram_Control_4Port.v" 207 0 0 } } { "../rtl/ov5640_pip.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 258 0 0 } } { "../rtl/ov5640_pip.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 21 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1648031920249 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 0 " "PLL \"clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl " "Input port INCLK\[0\] of node \"clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1\" is driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl" {  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/clock_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/clock_pll/clock_pll.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/clock_pll/clock_pll.v" 107 0 0 } } { "../rtl/ov5640_pip.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 109 0 0 } } { "../rtl/ov5640_pip.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 8 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1648031920253 ""}  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/quartusPrj/db/clock_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/clock_pll/clock_pll.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/clock_pll/clock_pll.v" 107 0 0 } } { "../rtl/ov5640_pip.v" "" { Text "D:/PrjWorkspace/OV5640/rtl/ov5640_pip.v" 109 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1648031920253 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648031920304 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1648031920322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1648031920925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648031921619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1648031921652 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1648031925913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648031925913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1648031926490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/PrjWorkspace/OV5640/quartusPrj/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1648031928460 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1648031928460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1648031930582 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1648031930582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648031930587 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.98 " "Total time spent on timing analysis during the Fitter is 2.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1648031930762 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648031930783 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648031931136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648031931138 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648031931639 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648031932344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PrjWorkspace/OV5640/quartusPrj/output_files/OV5640.fit.smsg " "Generated suppressed messages file D:/PrjWorkspace/OV5640/quartusPrj/output_files/OV5640.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1648031932832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5579 " "Peak virtual memory: 5579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648031933848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 18:38:53 2022 " "Processing ended: Wed Mar 23 18:38:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648031933848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648031933848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648031933848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1648031933848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1648031934904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648031934910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 18:38:54 2022 " "Processing started: Wed Mar 23 18:38:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648031934910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1648031934910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off OV5640 -c OV5640 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off OV5640 -c OV5640" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1648031934910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1648031935172 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1648031935628 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1648031935657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648031935826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 18:38:55 2022 " "Processing ended: Wed Mar 23 18:38:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648031935826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648031935826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648031935826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1648031935826 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1648031936455 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1648031936929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648031936936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 18:38:56 2022 " "Processing started: Wed Mar 23 18:38:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648031936936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1648031936936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OV5640 -c OV5640 " "Command: quartus_sta OV5640 -c OV5640" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1648031936936 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1648031937015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1648031937260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1648031937260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031937301 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031937301 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gbo1 " "Entity dcfifo_gbo1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648031937594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648031937594 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1648031937594 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1648031937594 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OV5640.sdc " "Synopsys Design Constraints File file not found: 'OV5640.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1648031937606 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031937606 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648031937608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648031937608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648031937608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 280 -multiply_by 141 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 280 -multiply_by 141 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648031937608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 98 -multiply_by 47 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 98 -multiply_by 47 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648031937608 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648031937608 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031937608 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS1_PCLK CMOS1_PCLK " "create_clock -period 1.000 -name CMOS1_PCLK CMOS1_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648031937611 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_1\|clock_20k cmos2_reg_config:cmos_config_1\|clock_20k " "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_1\|clock_20k cmos2_reg_config:cmos_config_1\|clock_20k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648031937611 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS2_PCLK CMOS2_PCLK " "create_clock -period 1.000 -name CMOS2_PCLK CMOS2_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648031937611 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_2\|clock_20k cmos2_reg_config:cmos_config_2\|clock_20k " "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_2\|clock_20k cmos2_reg_config:cmos_config_2\|clock_20k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648031937611 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648031937611 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1648031937631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648031937632 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1648031937633 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1648031937642 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1648031937733 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648031937733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.007 " "Worst-case setup slack is -4.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.007            -214.645 CMOS1_PCLK  " "   -4.007            -214.645 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.855            -146.248 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -3.855            -146.248 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.727            -142.070 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -3.727            -142.070 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.562            -187.738 CMOS2_PCLK  " "   -3.562            -187.738 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.407              -2.407 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.407              -2.407 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.275               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.538               0.000 CLOCK_50  " "   13.538               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.592               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.592               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031937735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.071 " "Worst-case hold slack is -1.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071              -2.142 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.071              -2.142 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 CMOS2_PCLK  " "    0.249               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.326               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 CMOS1_PCLK  " "    0.379               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.411               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.452               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 CLOCK_50  " "    0.453               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.453               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031937748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.843 " "Worst-case recovery slack is -4.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.843            -806.507 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.843            -806.507 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.749             -67.394 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.749             -67.394 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.292            -225.896 CMOS2_PCLK  " "   -3.292            -225.896 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.074            -218.289 CMOS1_PCLK  " "   -3.074            -218.289 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.090             -21.749 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.090             -21.749 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.044             -22.833 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.044             -22.833 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.429               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.429               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031937753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.076 " "Worst-case removal slack is 1.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    1.076               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.289               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    1.289               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.395               0.000 CMOS2_PCLK  " "    1.395               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.564               0.000 CMOS1_PCLK  " "    1.564               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.796               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.796               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.301               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.301               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.157               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.157               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031937757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.164 CMOS1_PCLK  " "   -3.201            -184.164 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.164 CMOS2_PCLK  " "   -3.201            -184.164 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.487             -68.402 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.487             -68.402 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.694               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.694               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.783               0.000 CLOCK_50  " "    9.783               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.553               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.553               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.569               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.569               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031937760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031937760 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1648031938011 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648031938011 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1648031938019 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1648031938044 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1648031938572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648031938833 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1648031938875 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648031938875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.709 " "Worst-case setup slack is -3.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.709            -197.325 CMOS1_PCLK  " "   -3.709            -197.325 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.501            -133.836 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -3.501            -133.836 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.418            -130.358 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -3.418            -130.358 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.302            -171.951 CMOS2_PCLK  " "   -3.302            -171.951 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.159              -2.159 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.159              -2.159 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.325               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.805               0.000 CLOCK_50  " "   13.805               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.042               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   31.042               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031938882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.050 " "Worst-case hold slack is -1.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.050              -2.100 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.050              -2.100 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CMOS2_PCLK  " "    0.180               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 CMOS1_PCLK  " "    0.336               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.390               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.400               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLOCK_50  " "    0.401               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.401               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031938902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.345 " "Worst-case recovery slack is -4.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.345            -739.414 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.345            -739.414 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.424             -61.556 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.424             -61.556 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.118            -203.401 CMOS2_PCLK  " "   -3.118            -203.401 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.876            -195.653 CMOS1_PCLK  " "   -2.876            -195.653 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958             -18.742 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -0.958             -18.742 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.913             -19.952 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -0.913             -19.952 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.841               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.841               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031938913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.962 " "Worst-case removal slack is 0.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.962               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.094               0.000 CMOS2_PCLK  " "    1.094               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.135               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    1.135               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.406               0.000 CMOS1_PCLK  " "    1.406               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.708               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.708               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.091               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.091               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.800               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.800               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031938922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -186.766 CMOS2_PCLK  " "   -3.201            -186.766 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.262 CMOS1_PCLK  " "   -3.201            -184.262 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.487             -68.402 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.487             -68.402 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.664               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.664               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.770               0.000 CLOCK_50  " "    9.770               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.533               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.533               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.567               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.567               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031938930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031938930 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1648031939346 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648031939346 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1648031939360 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648031939533 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1648031939545 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648031939545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.188 " "Worst-case setup slack is -1.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.188              -1.188 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.188              -1.188 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.143             -39.119 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.143             -39.119 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.110             -35.951 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.110             -35.951 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.095             -42.076 CMOS1_PCLK  " "   -1.095             -42.076 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.964             -33.323 CMOS2_PCLK  " "   -0.964             -33.323 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.064               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.049               0.000 CLOCK_50  " "   17.049               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.477               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.477               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031939557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.515 " "Worst-case hold slack is -0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.515              -1.030 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.515              -1.030 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.099               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 CMOS2_PCLK  " "    0.101               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.142               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 CMOS1_PCLK  " "    0.176               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_50  " "    0.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.186               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.186               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031939579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.184 " "Worst-case recovery slack is -2.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.184            -368.103 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.184            -368.103 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.524             -27.354 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.524             -27.354 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.004             -61.936 CMOS2_PCLK  " "   -1.004             -61.936 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.906             -55.884 CMOS1_PCLK  " "   -0.906             -55.884 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.017               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.037               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.999               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.999               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031939594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.425 " "Worst-case removal slack is 0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.425               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.514               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.607               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.607               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 CMOS1_PCLK  " "    0.664               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.778               0.000 CMOS2_PCLK  " "    0.778               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.015               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.015               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.356               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.356               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031939608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -126.720 CMOS2_PCLK  " "   -3.000            -126.720 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -126.382 CMOS1_PCLK  " "   -3.000            -126.382 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.000             -46.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.000             -46.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.733               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.733               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.434               0.000 CLOCK_50  " "    9.434               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.593               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.593               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.649               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.649               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648031939622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648031939622 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1648031940182 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648031940182 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648031940615 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648031940617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648031940813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 18:39:00 2022 " "Processing ended: Wed Mar 23 18:39:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648031940813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648031940813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648031940813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1648031940813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1648031941932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648031941937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 18:39:01 2022 " "Processing started: Wed Mar 23 18:39:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648031941937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1648031941937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off OV5640 -c OV5640 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off OV5640 -c OV5640" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1648031941937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1648031942371 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_8_1200mv_85c_slow.vo D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/ simulation " "Generated file OV5640_8_1200mv_85c_slow.vo in folder \"D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648031942964 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_8_1200mv_0c_slow.vo D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/ simulation " "Generated file OV5640_8_1200mv_0c_slow.vo in folder \"D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648031943301 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_min_1200mv_0c_fast.vo D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/ simulation " "Generated file OV5640_min_1200mv_0c_fast.vo in folder \"D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648031943655 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640.vo D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/ simulation " "Generated file OV5640.vo in folder \"D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648031944000 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_8_1200mv_85c_v_slow.sdo D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/ simulation " "Generated file OV5640_8_1200mv_85c_v_slow.sdo in folder \"D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648031944285 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_8_1200mv_0c_v_slow.sdo D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/ simulation " "Generated file OV5640_8_1200mv_0c_v_slow.sdo in folder \"D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648031944562 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_min_1200mv_0c_v_fast.sdo D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/ simulation " "Generated file OV5640_min_1200mv_0c_v_fast.sdo in folder \"D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648031944845 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_v.sdo D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/ simulation " "Generated file OV5640_v.sdo in folder \"D:/PrjWorkspace/OV5640/quartusPrj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648031945118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648031945185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 18:39:05 2022 " "Processing ended: Wed Mar 23 18:39:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648031945185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648031945185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648031945185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1648031945185 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1648031945841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648032296344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648032296351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 18:44:56 2022 " "Processing started: Wed Mar 23 18:44:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648032296351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1648032296351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp OV5640 -c OV5640 --netlist_type=sgate " "Command: quartus_npp OV5640 -c OV5640 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1648032296351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1648032296510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648032296917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 18:44:56 2022 " "Processing ended: Wed Mar 23 18:44:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648032296917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648032296917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648032296917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1648032296917 ""}
