--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mt9v034_top.twx mt9v034_top.ncd -o mt9v034_top.twr
mt9v034_top.pcf -ucf mt9v034_top.ucf

Design file:              mt9v034_top.ncd
Physical constraint file: mt9v034_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkout0" derived from  
NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1524 paths analyzed, 166 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.568ns.
--------------------------------------------------------------------------------

Paths for end point vgaOut/blank (SLICE_X11Y23.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_5 (FF)
  Destination:          vgaOut/blank (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.425 - 0.491)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_5 to vgaOut/blank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.BQ       Tcko                  0.447   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_5
    SLICE_X11Y23.B1      net (fanout=21)       2.196   vgaOut/vcounter<5>
    SLICE_X11Y23.BMUX    Tilo                  0.313   vgaOut/blank
                                                       vgaOut/video_enable_SW0
    SLICE_X11Y23.A3      net (fanout=1)        0.292   N19
    SLICE_X11Y23.A       Tilo                  0.259   vgaOut/blank
                                                       vgaOut/video_enable
    SLICE_X11Y23.SR      net (fanout=1)        0.469   vgaOut/video_enable
    SLICE_X11Y23.CLK     Tsrck                 0.400   vgaOut/blank
                                                       vgaOut/blank
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (1.419ns logic, 2.957ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_8 (FF)
  Destination:          vgaOut/blank (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 2)
  Clock Path Skew:      -0.065ns (0.425 - 0.490)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_8 to vgaOut/blank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.AQ       Tcko                  0.447   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    SLICE_X11Y23.B3      net (fanout=4)        1.993   vgaOut/vcounter<8>
    SLICE_X11Y23.BMUX    Tilo                  0.313   vgaOut/blank
                                                       vgaOut/video_enable_SW0
    SLICE_X11Y23.A3      net (fanout=1)        0.292   N19
    SLICE_X11Y23.A       Tilo                  0.259   vgaOut/blank
                                                       vgaOut/video_enable
    SLICE_X11Y23.SR      net (fanout=1)        0.469   vgaOut/video_enable
    SLICE_X11Y23.CLK     Tsrck                 0.400   vgaOut/blank
                                                       vgaOut/blank
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (1.419ns logic, 2.754ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_7 (FF)
  Destination:          vgaOut/blank (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.425 - 0.491)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_7 to vgaOut/blank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.DQ       Tcko                  0.447   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_7
    SLICE_X11Y23.B2      net (fanout=4)        1.962   vgaOut/vcounter<7>
    SLICE_X11Y23.BMUX    Tilo                  0.313   vgaOut/blank
                                                       vgaOut/video_enable_SW0
    SLICE_X11Y23.A3      net (fanout=1)        0.292   N19
    SLICE_X11Y23.A       Tilo                  0.259   vgaOut/blank
                                                       vgaOut/video_enable
    SLICE_X11Y23.SR      net (fanout=1)        0.469   vgaOut/video_enable
    SLICE_X11Y23.CLK     Tsrck                 0.400   vgaOut/blank
                                                       vgaOut/blank
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (1.419ns logic, 2.723ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_8 (SLICE_X2Y33.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/hcounter_4 (FF)
  Destination:          vgaOut/vcounter_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (0.466 - 0.449)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/hcounter_4 to vgaOut/vcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y23.AQ      Tcko                  0.447   vgaOut/hcounter<7>
                                                       vgaOut/hcounter_4
    SLICE_X11Y22.C1      net (fanout=9)        0.706   vgaOut/hcounter<4>
    SLICE_X11Y22.C       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>_SW0
    SLICE_X11Y22.B4      net (fanout=5)        0.346   N15
    SLICE_X11Y22.B       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>
    SLICE_X2Y33.CE       net (fanout=9)        1.887   vgaOut/hcounter[10]_GND_15_o_equal_3_o
    SLICE_X2Y33.CLK      Tceck                 0.331   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.296ns logic, 2.939ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/hcounter_10 (FF)
  Destination:          vgaOut/vcounter_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.058ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (0.466 - 0.449)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/hcounter_10 to vgaOut/vcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y24.CQ      Tcko                  0.447   vgaOut/hcounter<10>
                                                       vgaOut/hcounter_10
    SLICE_X11Y22.C5      net (fanout=4)        0.529   vgaOut/hcounter<10>
    SLICE_X11Y22.C       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>_SW0
    SLICE_X11Y22.B4      net (fanout=5)        0.346   N15
    SLICE_X11Y22.B       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>
    SLICE_X2Y33.CE       net (fanout=9)        1.887   vgaOut/hcounter[10]_GND_15_o_equal_3_o
    SLICE_X2Y33.CLK      Tceck                 0.331   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.058ns (1.296ns logic, 2.762ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/hcounter_5 (FF)
  Destination:          vgaOut/vcounter_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.051ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.466 - 0.449)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/hcounter_5 to vgaOut/vcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y23.BQ      Tcko                  0.447   vgaOut/hcounter<7>
                                                       vgaOut/hcounter_5
    SLICE_X11Y22.B1      net (fanout=10)       1.127   vgaOut/hcounter<5>
    SLICE_X11Y22.B       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>
    SLICE_X2Y33.CE       net (fanout=9)        1.887   vgaOut/hcounter[10]_GND_15_o_equal_3_o
    SLICE_X2Y33.CLK      Tceck                 0.331   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (1.037ns logic, 3.014ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_9 (SLICE_X2Y33.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/hcounter_4 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (0.466 - 0.449)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/hcounter_4 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y23.AQ      Tcko                  0.447   vgaOut/hcounter<7>
                                                       vgaOut/hcounter_4
    SLICE_X11Y22.C1      net (fanout=9)        0.706   vgaOut/hcounter<4>
    SLICE_X11Y22.C       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>_SW0
    SLICE_X11Y22.B4      net (fanout=5)        0.346   N15
    SLICE_X11Y22.B       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>
    SLICE_X2Y33.CE       net (fanout=9)        1.887   vgaOut/hcounter[10]_GND_15_o_equal_3_o
    SLICE_X2Y33.CLK      Tceck                 0.276   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (1.241ns logic, 2.939ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/hcounter_10 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.003ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (0.466 - 0.449)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/hcounter_10 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y24.CQ      Tcko                  0.447   vgaOut/hcounter<10>
                                                       vgaOut/hcounter_10
    SLICE_X11Y22.C5      net (fanout=4)        0.529   vgaOut/hcounter<10>
    SLICE_X11Y22.C       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>_SW0
    SLICE_X11Y22.B4      net (fanout=5)        0.346   N15
    SLICE_X11Y22.B       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>
    SLICE_X2Y33.CE       net (fanout=9)        1.887   vgaOut/hcounter[10]_GND_15_o_equal_3_o
    SLICE_X2Y33.CLK      Tceck                 0.276   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (1.241ns logic, 2.762ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/hcounter_5 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.996ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.466 - 0.449)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/hcounter_5 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y23.BQ      Tcko                  0.447   vgaOut/hcounter<7>
                                                       vgaOut/hcounter_5
    SLICE_X11Y22.B1      net (fanout=10)       1.127   vgaOut/hcounter<5>
    SLICE_X11Y22.B       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>
    SLICE_X2Y33.CE       net (fanout=9)        1.887   vgaOut/hcounter[10]_GND_15_o_equal_3_o
    SLICE_X2Y33.CLK      Tceck                 0.276   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (0.982ns logic, 3.014ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkout0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  

--------------------------------------------------------------------------------

Paths for end point vgaOut/hcounter_8 (SLICE_X10Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/hcounter_8 (FF)
  Destination:          vgaOut/hcounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/hcounter_8 to vgaOut/hcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y24.AQ      Tcko                  0.234   vgaOut/hcounter<10>
                                                       vgaOut/hcounter_8
    SLICE_X10Y24.A6      net (fanout=7)        0.034   vgaOut/hcounter<8>
    SLICE_X10Y24.CLK     Tah         (-Th)    -0.243   vgaOut/hcounter<10>
                                                       vgaOut/Mcount_hcounter_lut<8>
                                                       vgaOut/Mcount_hcounter_xor<10>
                                                       vgaOut/hcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.477ns logic, 0.034ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/hcounter_9 (SLICE_X10Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/hcounter_8 (FF)
  Destination:          vgaOut/hcounter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/hcounter_8 to vgaOut/hcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y24.AQ      Tcko                  0.234   vgaOut/hcounter<10>
                                                       vgaOut/hcounter_8
    SLICE_X10Y24.A6      net (fanout=7)        0.034   vgaOut/hcounter<8>
    SLICE_X10Y24.CLK     Tah         (-Th)    -0.265   vgaOut/hcounter<10>
                                                       vgaOut/Mcount_hcounter_lut<8>
                                                       vgaOut/Mcount_hcounter_xor<10>
                                                       vgaOut/hcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.499ns logic, 0.034ns route)
                                                       (93.6% logic, 6.4% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_1 (SLICE_X2Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/vcounter_1 (FF)
  Destination:          vgaOut/vcounter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/vcounter_1 to vgaOut/vcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.BQ       Tcko                  0.234   vgaOut/vcounter<3>
                                                       vgaOut/vcounter_1
    SLICE_X2Y31.B5       net (fanout=57)       0.067   vgaOut/vcounter<1>
    SLICE_X2Y31.CLK      Tah         (-Th)    -0.237   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_lut<1>
                                                       vgaOut/Mcount_vcounter_cy<3>
                                                       vgaOut/vcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.471ns logic, 0.067ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkout0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  

--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout1_buf/I0
  Logical resource: CLK_24MHz/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: CLK_24MHz/clkout0
--------------------------------------------------------------------------------
Slack: 39.075ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: CLK_24MHz/clkout0
--------------------------------------------------------------------------------
Slack: 39.595ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: vgaOut/hcounter<3>/CLK
  Logical resource: vgaOut/hcounter_0/CK
  Location pin: SLICE_X10Y22.CLK
  Clock network: clk_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkout1" derived from  
NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 4.17 to 41.667 
nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 807 paths analyzed, 176 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.890ns.
--------------------------------------------------------------------------------

Paths for end point segs/currentVal_0 (SLICE_X25Y27.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_8 (FF)
  Destination:          segs/currentVal_0 (FF)
  Requirement:          8.333ns
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (1.408 - 1.520)
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_24MHz rising at 208.333ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_8 to segs/currentVal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.CMUX    Tshcko                0.461   imgbuf/num_lines<10>
                                                       imgbuf/num_lines_8
    SLICE_X25Y27.A1      net (fanout=6)        0.794   imgbuf/num_lines<8>
    SLICE_X25Y27.CLK     Tas                   0.322   segs/currentVal<3>
                                                       segs/Mmux_count[1]_values[15]_wide_mux_5_OUT11
                                                       segs/currentVal_0
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.783ns logic, 0.794ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point segs/currentVal_1 (SLICE_X25Y27.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_5 (FF)
  Destination:          segs/currentVal_1 (FF)
  Requirement:          8.333ns
  Data Path Delay:      1.466ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (1.408 - 1.522)
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_24MHz rising at 208.333ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_5 to segs/currentVal_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y29.AMUX    Tshcko                0.461   imgbuf/num_lines<14>
                                                       imgbuf/num_lines_5
    SLICE_X25Y27.B2      net (fanout=9)        0.683   imgbuf/num_lines<5>
    SLICE_X25Y27.CLK     Tas                   0.322   segs/currentVal<3>
                                                       segs/Mmux_count[1]_values[15]_wide_mux_5_OUT21
                                                       segs/currentVal_1
    -------------------------------------------------  ---------------------------
    Total                                      1.466ns (0.783ns logic, 0.683ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point segs/currentVal_0 (SLICE_X25Y27.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_12 (FF)
  Destination:          segs/currentVal_0 (FF)
  Requirement:          8.333ns
  Data Path Delay:      1.379ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (1.408 - 1.522)
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_24MHz rising at 208.333ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_12 to segs/currentVal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y29.BQ      Tcko                  0.391   imgbuf/num_lines<14>
                                                       imgbuf/num_lines_12
    SLICE_X25Y27.A3      net (fanout=4)        0.666   imgbuf/num_lines<12>
    SLICE_X25Y27.CLK     Tas                   0.322   segs/currentVal<3>
                                                       segs/Mmux_count[1]_values[15]_wide_mux_5_OUT11
                                                       segs/currentVal_0
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (0.713ns logic, 0.666ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkout1" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS  

--------------------------------------------------------------------------------

Paths for end point clks/fifo_count_4 (SLICE_X23Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/fifo_count_4 (FF)
  Destination:          clks/fifo_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/fifo_count_4 to clks/fifo_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.DQ      Tcko                  0.198   clks/fifo_count<4>
                                                       clks/fifo_count_4
    SLICE_X23Y23.D6      net (fanout=2)        0.022   clks/fifo_count<4>
    SLICE_X23Y23.CLK     Tah         (-Th)    -0.215   clks/fifo_count<4>
                                                       clks/Result<4>21
                                                       clks/fifo_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point segs/count_0 (SLICE_X23Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               segs/count_0 (FF)
  Destination:          segs/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: segs/count_0 to segs/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y22.AQ      Tcko                  0.198   segs/count<1>
                                                       segs/count_0
    SLICE_X23Y22.A6      net (fanout=8)        0.037   segs/count<0>
    SLICE_X23Y22.CLK     Tah         (-Th)    -0.215   segs/count<1>
                                                       segs/Mcount_count_xor<0>11_INV_0
                                                       segs/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.413ns logic, 0.037ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point init_count_11 (SLICE_X8Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               init_count_11 (FF)
  Destination:          init_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: init_count_11 to init_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.200   init_count<11>
                                                       init_count_11
    SLICE_X8Y38.D6       net (fanout=4)        0.026   init_count<11>
    SLICE_X8Y38.CLK      Tah         (-Th)    -0.237   init_count<11>
                                                       init_count<11>_rt
                                                       Mcount_init_count_xor<11>
                                                       init_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkout1" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS  

--------------------------------------------------------------------------------
Slack: 39.936ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout2_buf/I0
  Logical resource: CLK_24MHz/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_24MHz/clkout1
--------------------------------------------------------------------------------
Slack: 40.027ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cam_sysclk_OBUF/CLK0
  Logical resource: clkfwd0/CK0
  Location pin: OLOGIC_X0Y24.CLK0
  Clock network: clk_24MHz
--------------------------------------------------------------------------------
Slack: 40.263ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: cam_sysclk_OBUF/CLK1
  Logical resource: clkfwd0/CK1
  Location pin: OLOGIC_X0Y24.CLK1
  Clock network: clk_24MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkout2" derived from  
NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 20.00 to 200 nS  
 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 144703 paths analyzed, 10922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.222ns.
--------------------------------------------------------------------------------

Paths for end point imgbuf/Mram_pixel_array_4132/DP (SLICE_X18Y50.CE), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     189.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_2 (FF)
  Destination:          imgbuf/Mram_pixel_array_4132/DP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      10.010ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.421 - 0.464)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_2 to imgbuf/Mram_pixel_array_4132/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y28.CQ      Tcko                  0.447   imgbuf/num_lines<3>
                                                       imgbuf/num_lines_2
    SLICE_X19Y35.A1      net (fanout=21)       1.589   imgbuf/num_lines<2>
    SLICE_X19Y35.A       Tilo                  0.259   imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>
                                                       imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>11
    SLICE_X24Y32.C1      net (fanout=8)        1.163   imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>
    SLICE_X24Y32.C       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/GND_27_o_BUS_0001_AND_31_o11_1
    SLICE_X19Y50.A4      net (fanout=15)       5.102   imgbuf/GND_27_o_BUS_0001_AND_31_o11
    SLICE_X19Y50.A       Tilo                  0.259   imgbuf/write_ctrl17
                                                       imgbuf/write_ctrl17
    SLICE_X18Y50.CE      net (fanout=2)        0.682   imgbuf/write_ctrl17
    SLICE_X18Y50.CLK     Tceck                 0.304   imgbuf/N297
                                                       imgbuf/Mram_pixel_array_4132/DP
    -------------------------------------------------  ---------------------------
    Total                                     10.010ns (1.474ns logic, 8.536ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     189.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_3 (FF)
  Destination:          imgbuf/Mram_pixel_array_4132/DP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.421 - 0.464)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_3 to imgbuf/Mram_pixel_array_4132/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y28.DQ      Tcko                  0.447   imgbuf/num_lines<3>
                                                       imgbuf/num_lines_3
    SLICE_X19Y35.A6      net (fanout=23)       1.467   imgbuf/num_lines<3>
    SLICE_X19Y35.A       Tilo                  0.259   imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>
                                                       imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>11
    SLICE_X24Y32.C1      net (fanout=8)        1.163   imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>
    SLICE_X24Y32.C       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/GND_27_o_BUS_0001_AND_31_o11_1
    SLICE_X19Y50.A4      net (fanout=15)       5.102   imgbuf/GND_27_o_BUS_0001_AND_31_o11
    SLICE_X19Y50.A       Tilo                  0.259   imgbuf/write_ctrl17
                                                       imgbuf/write_ctrl17
    SLICE_X18Y50.CE      net (fanout=2)        0.682   imgbuf/write_ctrl17
    SLICE_X18Y50.CLK     Tceck                 0.304   imgbuf/N297
                                                       imgbuf/Mram_pixel_array_4132/DP
    -------------------------------------------------  ---------------------------
    Total                                      9.888ns (1.474ns logic, 8.414ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     190.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_3_1 (FF)
  Destination:          imgbuf/Mram_pixel_array_4132/DP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.625ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.421 - 0.460)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_3_1 to imgbuf/Mram_pixel_array_4132/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.DQ      Tcko                  0.408   imgbuf/num_lines_3_1
                                                       imgbuf/num_lines_3_1
    SLICE_X25Y29.D1      net (fanout=2)        0.635   imgbuf/num_lines_3_1
    SLICE_X25Y29.D       Tilo                  0.259   imgbuf/num_lines<14>
                                                       imgbuf/Mmux_BUS_000118_SW0
    SLICE_X24Y32.A1      net (fanout=1)        0.831   N25
    SLICE_X24Y32.A       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X24Y32.C2      net (fanout=8)        0.735   imgbuf/Mmux_BUS_000117
    SLICE_X24Y32.C       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/GND_27_o_BUS_0001_AND_31_o11_1
    SLICE_X19Y50.A4      net (fanout=15)       5.102   imgbuf/GND_27_o_BUS_0001_AND_31_o11
    SLICE_X19Y50.A       Tilo                  0.259   imgbuf/write_ctrl17
                                                       imgbuf/write_ctrl17
    SLICE_X18Y50.CE      net (fanout=2)        0.682   imgbuf/write_ctrl17
    SLICE_X18Y50.CLK     Tceck                 0.304   imgbuf/N297
                                                       imgbuf/Mram_pixel_array_4132/DP
    -------------------------------------------------  ---------------------------
    Total                                      9.625ns (1.640ns logic, 7.985ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point imgbuf/Mram_pixel_array_4131/DP (SLICE_X18Y50.CE), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     189.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_2 (FF)
  Destination:          imgbuf/Mram_pixel_array_4131/DP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      10.010ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.421 - 0.464)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_2 to imgbuf/Mram_pixel_array_4131/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y28.CQ      Tcko                  0.447   imgbuf/num_lines<3>
                                                       imgbuf/num_lines_2
    SLICE_X19Y35.A1      net (fanout=21)       1.589   imgbuf/num_lines<2>
    SLICE_X19Y35.A       Tilo                  0.259   imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>
                                                       imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>11
    SLICE_X24Y32.C1      net (fanout=8)        1.163   imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>
    SLICE_X24Y32.C       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/GND_27_o_BUS_0001_AND_31_o11_1
    SLICE_X19Y50.A4      net (fanout=15)       5.102   imgbuf/GND_27_o_BUS_0001_AND_31_o11
    SLICE_X19Y50.A       Tilo                  0.259   imgbuf/write_ctrl17
                                                       imgbuf/write_ctrl17
    SLICE_X18Y50.CE      net (fanout=2)        0.682   imgbuf/write_ctrl17
    SLICE_X18Y50.CLK     Tceck                 0.304   imgbuf/N297
                                                       imgbuf/Mram_pixel_array_4131/DP
    -------------------------------------------------  ---------------------------
    Total                                     10.010ns (1.474ns logic, 8.536ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     189.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_3 (FF)
  Destination:          imgbuf/Mram_pixel_array_4131/DP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.421 - 0.464)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_3 to imgbuf/Mram_pixel_array_4131/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y28.DQ      Tcko                  0.447   imgbuf/num_lines<3>
                                                       imgbuf/num_lines_3
    SLICE_X19Y35.A6      net (fanout=23)       1.467   imgbuf/num_lines<3>
    SLICE_X19Y35.A       Tilo                  0.259   imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>
                                                       imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>11
    SLICE_X24Y32.C1      net (fanout=8)        1.163   imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>
    SLICE_X24Y32.C       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/GND_27_o_BUS_0001_AND_31_o11_1
    SLICE_X19Y50.A4      net (fanout=15)       5.102   imgbuf/GND_27_o_BUS_0001_AND_31_o11
    SLICE_X19Y50.A       Tilo                  0.259   imgbuf/write_ctrl17
                                                       imgbuf/write_ctrl17
    SLICE_X18Y50.CE      net (fanout=2)        0.682   imgbuf/write_ctrl17
    SLICE_X18Y50.CLK     Tceck                 0.304   imgbuf/N297
                                                       imgbuf/Mram_pixel_array_4131/DP
    -------------------------------------------------  ---------------------------
    Total                                      9.888ns (1.474ns logic, 8.414ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     190.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_3_1 (FF)
  Destination:          imgbuf/Mram_pixel_array_4131/DP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.625ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.421 - 0.460)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_3_1 to imgbuf/Mram_pixel_array_4131/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.DQ      Tcko                  0.408   imgbuf/num_lines_3_1
                                                       imgbuf/num_lines_3_1
    SLICE_X25Y29.D1      net (fanout=2)        0.635   imgbuf/num_lines_3_1
    SLICE_X25Y29.D       Tilo                  0.259   imgbuf/num_lines<14>
                                                       imgbuf/Mmux_BUS_000118_SW0
    SLICE_X24Y32.A1      net (fanout=1)        0.831   N25
    SLICE_X24Y32.A       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X24Y32.C2      net (fanout=8)        0.735   imgbuf/Mmux_BUS_000117
    SLICE_X24Y32.C       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/GND_27_o_BUS_0001_AND_31_o11_1
    SLICE_X19Y50.A4      net (fanout=15)       5.102   imgbuf/GND_27_o_BUS_0001_AND_31_o11
    SLICE_X19Y50.A       Tilo                  0.259   imgbuf/write_ctrl17
                                                       imgbuf/write_ctrl17
    SLICE_X18Y50.CE      net (fanout=2)        0.682   imgbuf/write_ctrl17
    SLICE_X18Y50.CLK     Tceck                 0.304   imgbuf/N297
                                                       imgbuf/Mram_pixel_array_4131/DP
    -------------------------------------------------  ---------------------------
    Total                                      9.625ns (1.640ns logic, 7.985ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point imgbuf/Mram_pixel_array_4142/DP (SLICE_X18Y50.CE), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     189.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_2 (FF)
  Destination:          imgbuf/Mram_pixel_array_4142/DP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      10.010ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.421 - 0.464)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_2 to imgbuf/Mram_pixel_array_4142/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y28.CQ      Tcko                  0.447   imgbuf/num_lines<3>
                                                       imgbuf/num_lines_2
    SLICE_X19Y35.A1      net (fanout=21)       1.589   imgbuf/num_lines<2>
    SLICE_X19Y35.A       Tilo                  0.259   imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>
                                                       imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>11
    SLICE_X24Y32.C1      net (fanout=8)        1.163   imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>
    SLICE_X24Y32.C       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/GND_27_o_BUS_0001_AND_31_o11_1
    SLICE_X19Y50.A4      net (fanout=15)       5.102   imgbuf/GND_27_o_BUS_0001_AND_31_o11
    SLICE_X19Y50.A       Tilo                  0.259   imgbuf/write_ctrl17
                                                       imgbuf/write_ctrl17
    SLICE_X18Y50.CE      net (fanout=2)        0.682   imgbuf/write_ctrl17
    SLICE_X18Y50.CLK     Tceck                 0.304   imgbuf/N297
                                                       imgbuf/Mram_pixel_array_4142/DP
    -------------------------------------------------  ---------------------------
    Total                                     10.010ns (1.474ns logic, 8.536ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     189.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_3 (FF)
  Destination:          imgbuf/Mram_pixel_array_4142/DP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.421 - 0.464)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_3 to imgbuf/Mram_pixel_array_4142/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y28.DQ      Tcko                  0.447   imgbuf/num_lines<3>
                                                       imgbuf/num_lines_3
    SLICE_X19Y35.A6      net (fanout=23)       1.467   imgbuf/num_lines<3>
    SLICE_X19Y35.A       Tilo                  0.259   imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>
                                                       imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>11
    SLICE_X24Y32.C1      net (fanout=8)        1.163   imgbuf/Msub_GND_16_o_GND_16_o_sub_22_OUT<5:0>_cy<3>
    SLICE_X24Y32.C       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/GND_27_o_BUS_0001_AND_31_o11_1
    SLICE_X19Y50.A4      net (fanout=15)       5.102   imgbuf/GND_27_o_BUS_0001_AND_31_o11
    SLICE_X19Y50.A       Tilo                  0.259   imgbuf/write_ctrl17
                                                       imgbuf/write_ctrl17
    SLICE_X18Y50.CE      net (fanout=2)        0.682   imgbuf/write_ctrl17
    SLICE_X18Y50.CLK     Tceck                 0.304   imgbuf/N297
                                                       imgbuf/Mram_pixel_array_4142/DP
    -------------------------------------------------  ---------------------------
    Total                                      9.888ns (1.474ns logic, 8.414ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     190.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_3_1 (FF)
  Destination:          imgbuf/Mram_pixel_array_4142/DP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.625ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.421 - 0.460)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_3_1 to imgbuf/Mram_pixel_array_4142/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.DQ      Tcko                  0.408   imgbuf/num_lines_3_1
                                                       imgbuf/num_lines_3_1
    SLICE_X25Y29.D1      net (fanout=2)        0.635   imgbuf/num_lines_3_1
    SLICE_X25Y29.D       Tilo                  0.259   imgbuf/num_lines<14>
                                                       imgbuf/Mmux_BUS_000118_SW0
    SLICE_X24Y32.A1      net (fanout=1)        0.831   N25
    SLICE_X24Y32.A       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X24Y32.C2      net (fanout=8)        0.735   imgbuf/Mmux_BUS_000117
    SLICE_X24Y32.C       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/GND_27_o_BUS_0001_AND_31_o11_1
    SLICE_X19Y50.A4      net (fanout=15)       5.102   imgbuf/GND_27_o_BUS_0001_AND_31_o11
    SLICE_X19Y50.A       Tilo                  0.259   imgbuf/write_ctrl17
                                                       imgbuf/write_ctrl17
    SLICE_X18Y50.CE      net (fanout=2)        0.682   imgbuf/write_ctrl17
    SLICE_X18Y50.CLK     Tceck                 0.304   imgbuf/N297
                                                       imgbuf/Mram_pixel_array_4142/DP
    -------------------------------------------------  ---------------------------
    Total                                      9.625ns (1.640ns logic, 7.985ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkout2" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 20.00 to 200 nS  

--------------------------------------------------------------------------------

Paths for end point imgbuf/pixel_4 (SLICE_X31Y32.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               imgbuf/pixel_4 (FF)
  Destination:          imgbuf/pixel_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: imgbuf/pixel_4 to imgbuf/pixel_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y32.DQ      Tcko                  0.198   imgbuf/pixel<4>
                                                       imgbuf/pixel_4
    SLICE_X31Y32.D6      net (fanout=11)       0.027   imgbuf/pixel<4>
    SLICE_X31Y32.CLK     Tah         (-Th)    -0.215   imgbuf/pixel<4>
                                                       imgbuf/Mmux_pixel[9]_pixel[9]_mux_39_OUT51
                                                       imgbuf/pixel_4
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point imgbuf/pixel_0 (SLICE_X31Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               imgbuf/pixel_0 (FF)
  Destination:          imgbuf/pixel_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: imgbuf/pixel_0 to imgbuf/pixel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y32.AQ      Tcko                  0.198   imgbuf/pixel<4>
                                                       imgbuf/pixel_0
    SLICE_X31Y32.A6      net (fanout=10)       0.033   imgbuf/pixel<0>
    SLICE_X31Y32.CLK     Tah         (-Th)    -0.215   imgbuf/pixel<4>
                                                       imgbuf/Mmux_pixel[9]_pixel[9]_mux_39_OUT11
                                                       imgbuf/pixel_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point imgbuf/pixel_7 (SLICE_X26Y32.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               imgbuf/pixel_7 (FF)
  Destination:          imgbuf/pixel_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: imgbuf/pixel_7 to imgbuf/pixel_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y32.DQ      Tcko                  0.234   imgbuf/pixel<7>
                                                       imgbuf/pixel_7
    SLICE_X26Y32.D6      net (fanout=8)        0.037   imgbuf/pixel<7>
    SLICE_X26Y32.CLK     Tah         (-Th)    -0.197   imgbuf/pixel<7>
                                                       imgbuf/Mmux_pixel[9]_pixel[9]_mux_39_OUT8
                                                       imgbuf/pixel_7
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.431ns logic, 0.037ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkout2" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 20.00 to 200 nS  

--------------------------------------------------------------------------------
Slack: 198.270ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout3_buf/I0
  Logical resource: CLK_24MHz/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_24MHz/clkout2
--------------------------------------------------------------------------------
Slack: 198.361ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: FIFO_RCK_OBUF/CLK0
  Logical resource: clkfwd1/CK0
  Location pin: OLOGIC_X0Y32.CLK0
  Clock network: clk_5MHz
--------------------------------------------------------------------------------
Slack: 198.597ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: FIFO_RCK_OBUF/CLK1
  Logical resource: clkfwd1/CK1
  Location pin: OLOGIC_X0Y32.CLK1
  Clock network: clk_5MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK_24MHz/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_24MHz/clkin1               |     10.000ns|      3.334ns|      2.374ns|            0|            0|            0|       147034|
| CLK_24MHz/clkout0             |     40.000ns|      4.568ns|          N/A|            0|            0|         1524|            0|
| CLK_24MHz/clkout1             |     41.667ns|      9.890ns|          N/A|            0|            0|          807|            0|
| CLK_24MHz/clkout2             |    200.000ns|     10.222ns|          N/A|            0|            0|       144703|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   10.222|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 147034 paths, 0 nets, and 3668 connections

Design statistics:
   Minimum period:  10.222ns{1}   (Maximum frequency:  97.828MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 13 17:52:40 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 284 MB



