

================================================================
== Vivado HLS Report for 'reduce_2'
================================================================
* Date:           Mon Mar  1 22:17:19 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.962|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   59|   59|   59|   59|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_reduce_fu_143  |reduce  |   27|   27|   27|   27|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   24|   24|         3|          -|          -|     8|    no    |
        |- Loop 2  |    4|    4|         2|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    115|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    437|    714|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     77|
|Register         |        -|      -|    223|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    660|    906|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      2|      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_reduce_fu_143  |reduce  |        0|      0|  437|  714|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        0|      0|  437|  714|
    +-------------------+--------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ap_return              |     +    |      0|  0|  18|          18|          18|
    |i_3_fu_222_p2          |     +    |      0|  0|  10|           2|           1|
    |i_4_fu_161_p2          |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_291_p2         |     +    |      0|  0|  18|          18|          18|
    |exitcond3_fu_155_p2    |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_216_p2     |   icmp   |      0|  0|   9|           2|           3|
    |right_1_V_1_fu_277_p3  |  select  |      0|  0|  18|           1|          18|
    |right_1_V_2_fu_284_p3  |  select  |      0|  0|  18|           1|          18|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 115|          50|          82|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  44|          9|    1|          9|
    |i2_reg_132    |   9|          2|    2|          4|
    |i_reg_97      |   9|          2|    4|          8|
    |x_V_address0  |  15|          3|    4|         12|
    +--------------+----+-----------+-----+-----------+
    |Total         |  77|         16|   11|         33|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   8|   0|    8|          0|
    |grp_reduce_fu_143_ap_start_reg  |   1|   0|    1|          0|
    |i2_reg_132                      |   2|   0|    2|          0|
    |i_3_reg_370                     |   2|   0|    2|          0|
    |i_4_reg_353                     |   4|   0|    4|          0|
    |i_reg_97                        |   4|   0|    4|          0|
    |left_7_V_1_fu_48                |  18|   0|   18|          0|
    |left_7_V_2_fu_52                |  18|   0|   18|          0|
    |left_7_V_3_fu_56                |  18|   0|   18|          0|
    |left_7_V_4_fu_60                |  18|   0|   18|          0|
    |left_7_V_5_fu_64                |  18|   0|   18|          0|
    |left_7_V_6_fu_68                |  18|   0|   18|          0|
    |left_7_V_7_fu_72                |  18|   0|   18|          0|
    |left_7_V_fu_44                  |  18|   0|   18|          0|
    |p_Val2_7_reg_108                |  18|   0|   18|          0|
    |p_Val2_8_reg_436                |  18|   0|   18|          0|
    |p_Val2_s_reg_120                |  18|   0|   18|          0|
    |tmp_18_reg_363                  |   3|   0|    3|          0|
    |tmp_19_reg_380                  |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 223|   0|  223|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_done       | out |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_return     | out |   18| ap_ctrl_hs |   reduce.2   | return value |
|x_V_address0  | out |    4|  ap_memory |      x_V     |     array    |
|x_V_ce0       | out |    1|  ap_memory |      x_V     |     array    |
|x_V_q0        |  in |   18|  ap_memory |      x_V     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	5  / (exitcond3)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / (!exitcond)
	7  / (exitcond)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%left_7_V = alloca i18"   --->   Operation 9 'alloca' 'left_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%left_7_V_1 = alloca i18"   --->   Operation 10 'alloca' 'left_7_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%left_7_V_2 = alloca i18"   --->   Operation 11 'alloca' 'left_7_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%left_7_V_3 = alloca i18"   --->   Operation 12 'alloca' 'left_7_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%left_7_V_4 = alloca i18"   --->   Operation 13 'alloca' 'left_7_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%left_7_V_5 = alloca i18"   --->   Operation 14 'alloca' 'left_7_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%left_7_V_6 = alloca i18"   --->   Operation 15 'alloca' 'left_7_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%left_7_V_7 = alloca i18"   --->   Operation 16 'alloca' 'left_7_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %branch0" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %arrayctor.loop1.preheader ], [ %i_4, %branch0.backedge ]"   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %i, -8" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 19 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%i_4 = add i4 %i, 1" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 21 'add' 'i_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %0" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = zext i4 %i to i64" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 23 'zext' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [10 x i18]* %x_V, i64 0, i64 %tmp" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 24 'getelementptr' 'x_V_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%left_0_V = load i18* %x_V_addr, align 4" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 25 'load' 'left_0_V' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i4 %i to i3" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 26 'trunc' 'tmp_18' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 27 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 28 [1/2] (2.32ns)   --->   "%left_0_V = load i18* %x_V_addr, align 4" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 28 'load' 'left_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 29 [1/1] (1.36ns)   --->   "switch i3 %tmp_18, label %branch7 [
    i3 0, label %.branch0.backedge_crit_edge
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 29 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V_6" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 30 'store' <Predicate = (tmp_18 == 6)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 31 'br' <Predicate = (tmp_18 == 6)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V_5" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 32 'store' <Predicate = (tmp_18 == 5)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 33 'br' <Predicate = (tmp_18 == 5)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V_4" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 34 'store' <Predicate = (tmp_18 == 4)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 35 'br' <Predicate = (tmp_18 == 4)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V_3" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 36 'store' <Predicate = (tmp_18 == 3)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 37 'br' <Predicate = (tmp_18 == 3)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V_2" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 38 'store' <Predicate = (tmp_18 == 2)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 39 'br' <Predicate = (tmp_18 == 2)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V_1" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 40 'store' <Predicate = (tmp_18 == 1)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 41 'br' <Predicate = (tmp_18 == 1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 42 'store' <Predicate = (tmp_18 == 0)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 43 'br' <Predicate = (tmp_18 == 0)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V_7" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 44 'store' <Predicate = (tmp_18 == 7)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 45 'br' <Predicate = (tmp_18 == 7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.32>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%p_Val2_7 = phi i18 [ %right_1_V_1, %1 ], [ undef, %.preheader.preheader ]"   --->   Operation 47 'phi' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i18 [ %right_1_V_2, %1 ], [ undef, %.preheader.preheader ]"   --->   Operation 48 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%i2 = phi i2 [ %i_3, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 49 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %i2, -2" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 50 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 51 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.56ns)   --->   "%i_3 = add i2 %i2, 1" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 52 'add' 'i_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %i2)" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = zext i4 %tmp_s to i64" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 55 'zext' 'tmp_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%x_V_addr_1 = getelementptr [10 x i18]* %x_V, i64 0, i64 %tmp_5" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 56 'getelementptr' 'x_V_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (2.32ns)   --->   "%right_0_V = load i18* %x_V_addr_1, align 4" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 57 'load' 'right_0_V' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i2 %i2 to i1" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 58 'trunc' 'tmp_19' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%left_7_V_load = load i18* %left_7_V" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 59 'load' 'left_7_V_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%left_7_V_1_load = load i18* %left_7_V_1" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 60 'load' 'left_7_V_1_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%left_7_V_2_load = load i18* %left_7_V_2" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 61 'load' 'left_7_V_2_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%left_7_V_3_load = load i18* %left_7_V_3" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 62 'load' 'left_7_V_3_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%left_7_V_4_load = load i18* %left_7_V_4" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 63 'load' 'left_7_V_4_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%left_7_V_5_load = load i18* %left_7_V_5" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 64 'load' 'left_7_V_5_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%left_7_V_6_load = load i18* %left_7_V_6" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 65 'load' 'left_7_V_6_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%left_7_V_7_load = load i18* %left_7_V_7" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 66 'load' 'left_7_V_7_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (0.00ns)   --->   "%p_Val2_8 = call fastcc i18 @reduce(i18 %left_7_V_load, i18 %left_7_V_1_load, i18 %left_7_V_2_load, i18 %left_7_V_3_load, i18 %left_7_V_4_load, i18 %left_7_V_5_load, i18 %left_7_V_6_load, i18 %left_7_V_7_load)" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 67 'call' 'p_Val2_8' <Predicate = (exitcond)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 3.07>
ST_6 : Operation 68 [1/2] (2.32ns)   --->   "%right_0_V = load i18* %x_V_addr_1, align 4" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 68 'load' 'right_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 69 [1/1] (0.75ns)   --->   "%right_1_V_1 = select i1 %tmp_19, i18 %right_0_V, i18 %p_Val2_7" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 69 'select' 'right_1_V_1' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.75ns)   --->   "%right_1_V_2 = select i1 %tmp_19, i18 %p_Val2_s, i18 %right_0_V" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 70 'select' 'right_1_V_2' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.13>
ST_7 : Operation 72 [1/2] (2.13ns)   --->   "%p_Val2_8 = call fastcc i18 @reduce(i18 %left_7_V_load, i18 %left_7_V_1_load, i18 %left_7_V_2_load, i18 %left_7_V_3_load, i18 %left_7_V_4_load, i18 %left_7_V_5_load, i18 %left_7_V_6_load, i18 %left_7_V_7_load)" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 72 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 3.96>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i18 %p_Val2_s, %p_Val2_8" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 73 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 74 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%agg_result_i = add i18 %tmp1, %p_Val2_7" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 74 'add' 'agg_result_i' <Predicate = true> <Delay = 3.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "ret i18 %agg_result_i" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
left_7_V        (alloca           ) [ 001111100]
left_7_V_1      (alloca           ) [ 001111100]
left_7_V_2      (alloca           ) [ 001111100]
left_7_V_3      (alloca           ) [ 001111100]
left_7_V_4      (alloca           ) [ 001111100]
left_7_V_5      (alloca           ) [ 001111100]
left_7_V_6      (alloca           ) [ 001111100]
left_7_V_7      (alloca           ) [ 001111100]
StgValue_17     (br               ) [ 011110000]
i               (phi              ) [ 001000000]
exitcond3       (icmp             ) [ 001110000]
empty           (speclooptripcount) [ 000000000]
i_4             (add              ) [ 011110000]
StgValue_22     (br               ) [ 000000000]
tmp             (zext             ) [ 000000000]
x_V_addr        (getelementptr    ) [ 000100000]
tmp_18          (trunc            ) [ 000100000]
StgValue_27     (br               ) [ 001111100]
left_0_V        (load             ) [ 000000000]
StgValue_29     (switch           ) [ 000000000]
StgValue_30     (store            ) [ 000000000]
StgValue_31     (br               ) [ 000000000]
StgValue_32     (store            ) [ 000000000]
StgValue_33     (br               ) [ 000000000]
StgValue_34     (store            ) [ 000000000]
StgValue_35     (br               ) [ 000000000]
StgValue_36     (store            ) [ 000000000]
StgValue_37     (br               ) [ 000000000]
StgValue_38     (store            ) [ 000000000]
StgValue_39     (br               ) [ 000000000]
StgValue_40     (store            ) [ 000000000]
StgValue_41     (br               ) [ 000000000]
StgValue_42     (store            ) [ 000000000]
StgValue_43     (br               ) [ 000000000]
StgValue_44     (store            ) [ 000000000]
StgValue_45     (br               ) [ 000000000]
StgValue_46     (br               ) [ 011110000]
p_Val2_7        (phi              ) [ 000001111]
p_Val2_s        (phi              ) [ 000001111]
i2              (phi              ) [ 000001000]
exitcond        (icmp             ) [ 000001100]
empty_26        (speclooptripcount) [ 000000000]
i_3             (add              ) [ 001001100]
StgValue_53     (br               ) [ 000000000]
tmp_s           (bitconcatenate   ) [ 000000000]
tmp_5           (zext             ) [ 000000000]
x_V_addr_1      (getelementptr    ) [ 000000100]
tmp_19          (trunc            ) [ 000000100]
left_7_V_load   (load             ) [ 000000010]
left_7_V_1_load (load             ) [ 000000010]
left_7_V_2_load (load             ) [ 000000010]
left_7_V_3_load (load             ) [ 000000010]
left_7_V_4_load (load             ) [ 000000010]
left_7_V_5_load (load             ) [ 000000010]
left_7_V_6_load (load             ) [ 000000010]
left_7_V_7_load (load             ) [ 000000010]
right_0_V       (load             ) [ 000000000]
right_1_V_1     (select           ) [ 001001100]
right_1_V_2     (select           ) [ 001001100]
StgValue_71     (br               ) [ 001001100]
p_Val2_8        (call             ) [ 000000001]
tmp1            (add              ) [ 000000000]
agg_result_i    (add              ) [ 000000000]
StgValue_75     (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="left_7_V_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_7_V/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="left_7_V_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_7_V_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="left_7_V_2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_7_V_2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="left_7_V_3_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_7_V_3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="left_7_V_4_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_7_V_4/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="left_7_V_5_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_7_V_5/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="left_7_V_6_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_7_V_6/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="left_7_V_7_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_7_V_7/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="18" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="0"/>
<pin id="80" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_0_V/2 right_0_V/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="x_V_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="18" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_1/5 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="1"/>
<pin id="99" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="p_Val2_7_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="18" slack="1"/>
<pin id="110" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_Val2_7_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="18" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_7/5 "/>
</bind>
</comp>

<comp id="120" class="1005" name="p_Val2_s_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="18" slack="1"/>
<pin id="122" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_Val2_s_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="18" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i2_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="1"/>
<pin id="134" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="i2_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_reduce_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="18" slack="0"/>
<pin id="145" dir="0" index="1" bw="18" slack="0"/>
<pin id="146" dir="0" index="2" bw="18" slack="0"/>
<pin id="147" dir="0" index="3" bw="18" slack="0"/>
<pin id="148" dir="0" index="4" bw="18" slack="0"/>
<pin id="149" dir="0" index="5" bw="18" slack="0"/>
<pin id="150" dir="0" index="6" bw="18" slack="0"/>
<pin id="151" dir="0" index="7" bw="18" slack="0"/>
<pin id="152" dir="0" index="8" bw="18" slack="0"/>
<pin id="153" dir="1" index="9" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="exitcond3_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_4_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_18_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="StgValue_30_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="18" slack="0"/>
<pin id="178" dir="0" index="1" bw="18" slack="2"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="StgValue_32_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="18" slack="0"/>
<pin id="183" dir="0" index="1" bw="18" slack="2"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="StgValue_34_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="18" slack="0"/>
<pin id="188" dir="0" index="1" bw="18" slack="2"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="StgValue_36_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="18" slack="0"/>
<pin id="193" dir="0" index="1" bw="18" slack="2"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="StgValue_38_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="18" slack="0"/>
<pin id="198" dir="0" index="1" bw="18" slack="2"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="StgValue_40_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="18" slack="0"/>
<pin id="203" dir="0" index="1" bw="18" slack="2"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="StgValue_42_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="18" slack="0"/>
<pin id="208" dir="0" index="1" bw="18" slack="2"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="StgValue_44_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="18" slack="0"/>
<pin id="213" dir="0" index="1" bw="18" slack="2"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="exitcond_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_s_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="0" index="2" bw="2" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_5_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_19_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="left_7_V_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="18" slack="2"/>
<pin id="247" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_7_V_load/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="left_7_V_1_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="18" slack="2"/>
<pin id="251" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_7_V_1_load/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="left_7_V_2_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="18" slack="2"/>
<pin id="255" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_7_V_2_load/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="left_7_V_3_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="18" slack="2"/>
<pin id="259" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_7_V_3_load/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="left_7_V_4_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="18" slack="2"/>
<pin id="263" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_7_V_4_load/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="left_7_V_5_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="18" slack="2"/>
<pin id="267" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_7_V_5_load/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="left_7_V_6_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="18" slack="2"/>
<pin id="271" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_7_V_6_load/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="left_7_V_7_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="18" slack="2"/>
<pin id="275" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_7_V_7_load/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="right_1_V_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="18" slack="0"/>
<pin id="280" dir="0" index="2" bw="18" slack="1"/>
<pin id="281" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_1_V_1/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="right_1_V_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="18" slack="1"/>
<pin id="287" dir="0" index="2" bw="18" slack="0"/>
<pin id="288" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_1_V_2/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="18" slack="2"/>
<pin id="293" dir="0" index="1" bw="18" slack="1"/>
<pin id="294" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="agg_result_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="18" slack="0"/>
<pin id="298" dir="0" index="1" bw="18" slack="2"/>
<pin id="299" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_i/8 "/>
</bind>
</comp>

<comp id="302" class="1005" name="left_7_V_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="18" slack="2"/>
<pin id="304" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="left_7_V "/>
</bind>
</comp>

<comp id="308" class="1005" name="left_7_V_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="18" slack="2"/>
<pin id="310" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="left_7_V_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="left_7_V_2_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="18" slack="2"/>
<pin id="316" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="left_7_V_2 "/>
</bind>
</comp>

<comp id="320" class="1005" name="left_7_V_3_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="18" slack="2"/>
<pin id="322" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="left_7_V_3 "/>
</bind>
</comp>

<comp id="326" class="1005" name="left_7_V_4_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="18" slack="2"/>
<pin id="328" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="left_7_V_4 "/>
</bind>
</comp>

<comp id="332" class="1005" name="left_7_V_5_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="18" slack="2"/>
<pin id="334" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="left_7_V_5 "/>
</bind>
</comp>

<comp id="338" class="1005" name="left_7_V_6_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="18" slack="2"/>
<pin id="340" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="left_7_V_6 "/>
</bind>
</comp>

<comp id="344" class="1005" name="left_7_V_7_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="18" slack="2"/>
<pin id="346" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="left_7_V_7 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_4_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="358" class="1005" name="x_V_addr_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr "/>
</bind>
</comp>

<comp id="363" class="1005" name="tmp_18_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="1"/>
<pin id="365" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="370" class="1005" name="i_3_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="375" class="1005" name="x_V_addr_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="1"/>
<pin id="377" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_19_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="386" class="1005" name="left_7_V_load_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="18" slack="1"/>
<pin id="388" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="left_7_V_load "/>
</bind>
</comp>

<comp id="391" class="1005" name="left_7_V_1_load_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="18" slack="1"/>
<pin id="393" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="left_7_V_1_load "/>
</bind>
</comp>

<comp id="396" class="1005" name="left_7_V_2_load_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="18" slack="1"/>
<pin id="398" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="left_7_V_2_load "/>
</bind>
</comp>

<comp id="401" class="1005" name="left_7_V_3_load_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="18" slack="1"/>
<pin id="403" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="left_7_V_3_load "/>
</bind>
</comp>

<comp id="406" class="1005" name="left_7_V_4_load_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="18" slack="1"/>
<pin id="408" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="left_7_V_4_load "/>
</bind>
</comp>

<comp id="411" class="1005" name="left_7_V_5_load_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="18" slack="1"/>
<pin id="413" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="left_7_V_5_load "/>
</bind>
</comp>

<comp id="416" class="1005" name="left_7_V_6_load_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="18" slack="1"/>
<pin id="418" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="left_7_V_6_load "/>
</bind>
</comp>

<comp id="421" class="1005" name="left_7_V_7_load_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="18" slack="1"/>
<pin id="423" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="left_7_V_7_load "/>
</bind>
</comp>

<comp id="426" class="1005" name="right_1_V_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="18" slack="1"/>
<pin id="428" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="right_1_V_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="right_1_V_2_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="18" slack="1"/>
<pin id="433" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="right_1_V_2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="p_Val2_8_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="18" slack="1"/>
<pin id="438" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="159"><net_src comp="101" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="101" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="101" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="175"><net_src comp="101" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="83" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="83" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="83" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="83" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="83" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="83" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="83" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="83" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="136" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="136" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="136" pin="4"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="244"><net_src comp="136" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="143" pin=5"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="143" pin=6"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="143" pin=7"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="143" pin=8"/></net>

<net id="282"><net_src comp="83" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="108" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="120" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="83" pin="3"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="120" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="108" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="44" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="311"><net_src comp="48" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="317"><net_src comp="52" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="323"><net_src comp="56" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="329"><net_src comp="60" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="335"><net_src comp="64" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="341"><net_src comp="68" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="347"><net_src comp="72" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="356"><net_src comp="161" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="361"><net_src comp="76" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="366"><net_src comp="172" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="222" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="378"><net_src comp="89" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="383"><net_src comp="241" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="389"><net_src comp="245" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="394"><net_src comp="249" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="399"><net_src comp="253" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="404"><net_src comp="257" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="409"><net_src comp="261" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="143" pin=5"/></net>

<net id="414"><net_src comp="265" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="143" pin=6"/></net>

<net id="419"><net_src comp="269" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="143" pin=7"/></net>

<net id="424"><net_src comp="273" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="143" pin=8"/></net>

<net id="429"><net_src comp="277" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="434"><net_src comp="284" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="439"><net_src comp="143" pin="9"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="291" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: reduce.2 : x_V | {2 3 5 6 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_4 : 1
		StgValue_22 : 2
		tmp : 1
		x_V_addr : 2
		left_0_V : 3
		tmp_18 : 1
	State 3
		StgValue_30 : 1
		StgValue_32 : 1
		StgValue_34 : 1
		StgValue_36 : 1
		StgValue_38 : 1
		StgValue_40 : 1
		StgValue_42 : 1
		StgValue_44 : 1
	State 4
	State 5
		exitcond : 1
		i_3 : 1
		StgValue_53 : 2
		tmp_s : 1
		tmp_5 : 2
		x_V_addr_1 : 3
		right_0_V : 4
		tmp_19 : 1
		p_Val2_8 : 1
	State 6
		right_1_V_1 : 1
		right_1_V_2 : 1
	State 7
	State 8
		agg_result_i : 1
		StgValue_75 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   call   |  grp_reduce_fu_143  |  28.304 |   1004  |   656   |
|----------|---------------------|---------|---------|---------|
|          |      i_4_fu_161     |    0    |    0    |    13   |
|    add   |      i_3_fu_222     |    0    |    0    |    10   |
|          |     tmp1_fu_291     |    0    |    0    |    18   |
|          | agg_result_i_fu_296 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  select  |  right_1_V_1_fu_277 |    0    |    0    |    18   |
|          |  right_1_V_2_fu_284 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   exitcond3_fu_155  |    0    |    0    |    9    |
|          |   exitcond_fu_216   |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|   zext   |      tmp_fu_167     |    0    |    0    |    0    |
|          |     tmp_5_fu_236    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |    tmp_18_fu_172    |    0    |    0    |    0    |
|          |    tmp_19_fu_241    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     tmp_s_fu_228    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |  28.304 |   1004  |   768   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       i2_reg_132      |    2   |
|      i_3_reg_370      |    2   |
|      i_4_reg_353      |    4   |
|        i_reg_97       |    4   |
|left_7_V_1_load_reg_391|   18   |
|   left_7_V_1_reg_308  |   18   |
|left_7_V_2_load_reg_396|   18   |
|   left_7_V_2_reg_314  |   18   |
|left_7_V_3_load_reg_401|   18   |
|   left_7_V_3_reg_320  |   18   |
|left_7_V_4_load_reg_406|   18   |
|   left_7_V_4_reg_326  |   18   |
|left_7_V_5_load_reg_411|   18   |
|   left_7_V_5_reg_332  |   18   |
|left_7_V_6_load_reg_416|   18   |
|   left_7_V_6_reg_338  |   18   |
|left_7_V_7_load_reg_421|   18   |
|   left_7_V_7_reg_344  |   18   |
| left_7_V_load_reg_386 |   18   |
|    left_7_V_reg_302   |   18   |
|    p_Val2_7_reg_108   |   18   |
|    p_Val2_8_reg_436   |   18   |
|    p_Val2_s_reg_120   |   18   |
|  right_1_V_1_reg_426  |   18   |
|  right_1_V_2_reg_431  |   18   |
|     tmp_18_reg_363    |    3   |
|     tmp_19_reg_380    |    1   |
|   x_V_addr_1_reg_375  |    4   |
|    x_V_addr_reg_358   |    4   |
+-----------------------+--------+
|         Total         |   402  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   4  |   4  |   16   ||    21   |
|  p_Val2_7_reg_108 |  p0  |   2  |  18  |   36   ||    9    |
|  p_Val2_s_reg_120 |  p0  |   2  |  18  |   36   ||    9    |
| grp_reduce_fu_143 |  p1  |   2  |  18  |   36   ||    9    |
| grp_reduce_fu_143 |  p2  |   2  |  18  |   36   ||    9    |
| grp_reduce_fu_143 |  p3  |   2  |  18  |   36   ||    9    |
| grp_reduce_fu_143 |  p4  |   2  |  18  |   36   ||    9    |
| grp_reduce_fu_143 |  p5  |   2  |  18  |   36   ||    9    |
| grp_reduce_fu_143 |  p6  |   2  |  18  |   36   ||    9    |
| grp_reduce_fu_143 |  p7  |   2  |  18  |   36   ||    9    |
| grp_reduce_fu_143 |  p8  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   376  || 19.5505 ||   111   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   28   |  1004  |   768  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   19   |    -   |   111  |
|  Register |    -   |   402  |    -   |
+-----------+--------+--------+--------+
|   Total   |   47   |  1406  |   879  |
+-----------+--------+--------+--------+
