<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/df_v3_6.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - df_v3_6.c<span style="font-size: 80%;"> (source / <a href="df_v3_6.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">224</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">21</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2018 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &quot;df_v3_6.h&quot;</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;df/df_3_6_default.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;df/df_3_6_offset.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;df/df_3_6_sh_mask.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : #define DF_3_6_SMN_REG_INST_DIST        0x8</a>
<a name="31"><span class="lineNum">      31 </span>            : #define DF_3_6_INST_CNT                 8</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : /* Defined in global_features.h as FTI_PERFMON_VISIBLE */</a>
<a name="34"><span class="lineNum">      34 </span>            : #define DF_V3_6_MAX_COUNTERS            4</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            : /* get flags from df perfmon config */</a>
<a name="37"><span class="lineNum">      37 </span>            : #define DF_V3_6_GET_EVENT(x)            (x &amp; 0xFFUL)</a>
<a name="38"><span class="lineNum">      38 </span>            : #define DF_V3_6_GET_INSTANCE(x)         ((x &gt;&gt; 8) &amp; 0xFFUL)</a>
<a name="39"><span class="lineNum">      39 </span>            : #define DF_V3_6_GET_UNITMASK(x)         ((x &gt;&gt; 16) &amp; 0xFFUL)</a>
<a name="40"><span class="lineNum">      40 </span>            : #define DF_V3_6_PERFMON_OVERFLOW        0xFFFFFFFFFFFFULL</a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span>            : static u32 df_v3_6_channel_number[] = {1, 2, 0, 4, 0, 8, 0,</a>
<a name="43"><span class="lineNum">      43 </span>            :                                        16, 32, 0, 0, 0, 2, 4, 8};</a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span><span class="lineNoCov">          0 : static uint64_t df_v3_6_get_fica(struct amdgpu_device *adev,</span></a>
<a name="46"><span class="lineNum">      46 </span>            :                                  uint32_t ficaa_val)</a>
<a name="47"><span class="lineNum">      47 </span>            : {</a>
<a name="48"><span class="lineNum">      48 </span>            :         unsigned long flags, address, data;</a>
<a name="49"><span class="lineNum">      49 </span>            :         uint32_t ficadl_val, ficadh_val;</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :         address = adev-&gt;nbio.funcs-&gt;get_pcie_index_offset(adev);</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineNoCov">          0 :         data = adev-&gt;nbio.funcs-&gt;get_pcie_data_offset(adev);</span></a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;pcie_idx_lock, flags);</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 :         WREG32(address, smnDF_PIE_AON_FabricIndirectConfigAccessAddress3);</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 :         WREG32(data, ficaa_val);</span></a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :         WREG32(address, smnDF_PIE_AON_FabricIndirectConfigAccessDataLo3);</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :         ficadl_val = RREG32(data);</span></a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span><span class="lineNoCov">          0 :         WREG32(address, smnDF_PIE_AON_FabricIndirectConfigAccessDataHi3);</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :         ficadh_val = RREG32(data);</span></a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;pcie_idx_lock, flags);</span></a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :         return (((ficadh_val &amp; 0xFFFFFFFFFFFFFFFF) &lt;&lt; 32) | ficadl_val);</span></a>
<a name="67"><span class="lineNum">      67 </span>            : }</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 : static void df_v3_6_set_fica(struct amdgpu_device *adev, uint32_t ficaa_val,</span></a>
<a name="70"><span class="lineNum">      70 </span>            :                              uint32_t ficadl_val, uint32_t ficadh_val)</a>
<a name="71"><span class="lineNum">      71 </span>            : {</a>
<a name="72"><span class="lineNum">      72 </span>            :         unsigned long flags, address, data;</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :         address = adev-&gt;nbio.funcs-&gt;get_pcie_index_offset(adev);</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :         data = adev-&gt;nbio.funcs-&gt;get_pcie_data_offset(adev);</span></a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;pcie_idx_lock, flags);</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :         WREG32(address, smnDF_PIE_AON_FabricIndirectConfigAccessAddress3);</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :         WREG32(data, ficaa_val);</span></a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :         WREG32(address, smnDF_PIE_AON_FabricIndirectConfigAccessDataLo3);</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :         WREG32(data, ficadl_val);</span></a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 :         WREG32(address, smnDF_PIE_AON_FabricIndirectConfigAccessDataHi3);</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 :         WREG32(data, ficadh_val);</span></a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;pcie_idx_lock, flags);</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 : }</span></a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            : /*</a>
<a name="91"><span class="lineNum">      91 </span>            :  * df_v3_6_perfmon_rreg - read perfmon lo and hi</a>
<a name="92"><span class="lineNum">      92 </span>            :  *</a>
<a name="93"><span class="lineNum">      93 </span>            :  * required to be atomic.  no mmio method provided so subsequent reads for lo</a>
<a name="94"><span class="lineNum">      94 </span>            :  * and hi require to preserve df finite state machine</a>
<a name="95"><span class="lineNum">      95 </span>            :  */</a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 : static void df_v3_6_perfmon_rreg(struct amdgpu_device *adev,</span></a>
<a name="97"><span class="lineNum">      97 </span>            :                             uint32_t lo_addr, uint32_t *lo_val,</a>
<a name="98"><span class="lineNum">      98 </span>            :                             uint32_t hi_addr, uint32_t *hi_val)</a>
<a name="99"><span class="lineNum">      99 </span>            : {</a>
<a name="100"><span class="lineNum">     100 </span>            :         unsigned long flags, address, data;</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :         address = adev-&gt;nbio.funcs-&gt;get_pcie_index_offset(adev);</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :         data = adev-&gt;nbio.funcs-&gt;get_pcie_data_offset(adev);</span></a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;pcie_idx_lock, flags);</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :         WREG32(address, lo_addr);</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :         *lo_val = RREG32(data);</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 :         WREG32(address, hi_addr);</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :         *hi_val = RREG32(data);</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;pcie_idx_lock, flags);</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 : }</span></a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            : /*</a>
<a name="114"><span class="lineNum">     114 </span>            :  * df_v3_6_perfmon_wreg - write to perfmon lo and hi</a>
<a name="115"><span class="lineNum">     115 </span>            :  *</a>
<a name="116"><span class="lineNum">     116 </span>            :  * required to be atomic.  no mmio method provided so subsequent reads after</a>
<a name="117"><span class="lineNum">     117 </span>            :  * data writes cannot occur to preserve data fabrics finite state machine.</a>
<a name="118"><span class="lineNum">     118 </span>            :  */</a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 : static void df_v3_6_perfmon_wreg(struct amdgpu_device *adev, uint32_t lo_addr,</span></a>
<a name="120"><span class="lineNum">     120 </span>            :                             uint32_t lo_val, uint32_t hi_addr, uint32_t hi_val)</a>
<a name="121"><span class="lineNum">     121 </span>            : {</a>
<a name="122"><span class="lineNum">     122 </span>            :         unsigned long flags, address, data;</a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :         address = adev-&gt;nbio.funcs-&gt;get_pcie_index_offset(adev);</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 :         data = adev-&gt;nbio.funcs-&gt;get_pcie_data_offset(adev);</span></a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;pcie_idx_lock, flags);</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :         WREG32(address, lo_addr);</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :         WREG32(data, lo_val);</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :         WREG32(address, hi_addr);</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :         WREG32(data, hi_val);</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;pcie_idx_lock, flags);</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 : }</span></a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span>            : /* same as perfmon_wreg but return status on write value check */</a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 : static int df_v3_6_perfmon_arm_with_status(struct amdgpu_device *adev,</span></a>
<a name="137"><span class="lineNum">     137 </span>            :                                           uint32_t lo_addr, uint32_t lo_val,</a>
<a name="138"><span class="lineNum">     138 </span>            :                                           uint32_t hi_addr, uint32_t  hi_val)</a>
<a name="139"><span class="lineNum">     139 </span>            : {</a>
<a name="140"><span class="lineNum">     140 </span>            :         unsigned long flags, address, data;</a>
<a name="141"><span class="lineNum">     141 </span>            :         uint32_t lo_val_rb, hi_val_rb;</a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :         address = adev-&gt;nbio.funcs-&gt;get_pcie_index_offset(adev);</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :         data = adev-&gt;nbio.funcs-&gt;get_pcie_data_offset(adev);</span></a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;pcie_idx_lock, flags);</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 :         WREG32(address, lo_addr);</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 :         WREG32(data, lo_val);</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :         WREG32(address, hi_addr);</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :         WREG32(data, hi_val);</span></a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :         WREG32(address, lo_addr);</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :         lo_val_rb = RREG32(data);</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :         WREG32(address, hi_addr);</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :         hi_val_rb = RREG32(data);</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;pcie_idx_lock, flags);</span></a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :         if (!(lo_val == lo_val_rb &amp;&amp; hi_val == hi_val_rb))</span></a>
<a name="159"><span class="lineNum">     159 </span>            :                 return -EBUSY;</a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="162"><span class="lineNum">     162 </span>            : }</a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<a name="165"><span class="lineNum">     165 </span>            : /*</a>
<a name="166"><span class="lineNum">     166 </span>            :  * retry arming counters every 100 usecs within 1 millisecond interval.</a>
<a name="167"><span class="lineNum">     167 </span>            :  * if retry fails after time out, return error.</a>
<a name="168"><span class="lineNum">     168 </span>            :  */</a>
<a name="169"><span class="lineNum">     169 </span>            : #define ARM_RETRY_USEC_TIMEOUT  1000</a>
<a name="170"><span class="lineNum">     170 </span>            : #define ARM_RETRY_USEC_INTERVAL 100</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 : static int df_v3_6_perfmon_arm_with_retry(struct amdgpu_device *adev,</span></a>
<a name="172"><span class="lineNum">     172 </span>            :                                           uint32_t lo_addr, uint32_t lo_val,</a>
<a name="173"><span class="lineNum">     173 </span>            :                                           uint32_t hi_addr, uint32_t  hi_val)</a>
<a name="174"><span class="lineNum">     174 </span>            : {</a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :         int countdown = ARM_RETRY_USEC_TIMEOUT;</span></a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :         while (countdown) {</span></a>
<a name="178"><span class="lineNum">     178 </span>            : </a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :                 if (!df_v3_6_perfmon_arm_with_status(adev, lo_addr, lo_val,</span></a>
<a name="180"><span class="lineNum">     180 </span>            :                                                      hi_addr, hi_val))</a>
<a name="181"><span class="lineNum">     181 </span>            :                         break;</a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :                 countdown -= ARM_RETRY_USEC_INTERVAL;</span></a>
<a name="184"><span class="lineNum">     184 </span>            :                 udelay(ARM_RETRY_USEC_INTERVAL);</a>
<a name="185"><span class="lineNum">     185 </span>            :         }</a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :         return countdown &gt; 0 ? 0 : -ETIME;</span></a>
<a name="188"><span class="lineNum">     188 </span>            : }</a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span>            : /* get the number of df counters available */</a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 : static ssize_t df_v3_6_get_df_cntr_avail(struct device *dev,</span></a>
<a name="192"><span class="lineNum">     192 </span>            :                 struct device_attribute *attr,</a>
<a name="193"><span class="lineNum">     193 </span>            :                 char *buf)</a>
<a name="194"><span class="lineNum">     194 </span>            : {</a>
<a name="195"><span class="lineNum">     195 </span>            :         struct amdgpu_device *adev;</a>
<a name="196"><span class="lineNum">     196 </span>            :         struct drm_device *ddev;</a>
<a name="197"><span class="lineNum">     197 </span>            :         int i, count;</a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :         ddev = dev_get_drvdata(dev);</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :         adev = drm_to_adev(ddev);</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :         count = 0;</span></a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; DF_V3_6_MAX_COUNTERS; i++) {</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :                 if (adev-&gt;df_perfmon_config_assign_mask[i] == 0)</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :                         count++;</span></a>
<a name="206"><span class="lineNum">     206 </span>            :         }</a>
<a name="207"><span class="lineNum">     207 </span>            : </a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :         return sysfs_emit(buf, &quot;%i\n&quot;, count);</span></a>
<a name="209"><span class="lineNum">     209 </span>            : }</a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span>            : /* device attr for available perfmon counters */</a>
<a name="212"><span class="lineNum">     212 </span>            : static DEVICE_ATTR(df_cntr_avail, S_IRUGO, df_v3_6_get_df_cntr_avail, NULL);</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 : static void df_v3_6_query_hashes(struct amdgpu_device *adev)</span></a>
<a name="215"><span class="lineNum">     215 </span>            : {</a>
<a name="216"><span class="lineNum">     216 </span>            :         u32 tmp;</a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :         adev-&gt;df.hash_status.hash_64k = false;</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :         adev-&gt;df.hash_status.hash_2m = false;</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :         adev-&gt;df.hash_status.hash_1g = false;</span></a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            :         /* encoding for hash-enabled on Arcturus and Aldebaran */</a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :         if ((adev-&gt;asic_type == CHIP_ARCTURUS &amp;&amp;</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :              adev-&gt;df.funcs-&gt;get_fb_channel_number(adev) == 0xe) ||</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :              (adev-&gt;asic_type == CHIP_ALDEBARAN &amp;&amp;</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :               adev-&gt;df.funcs-&gt;get_fb_channel_number(adev) == 0x1e)) {</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SOC15(DF, 0, mmDF_CS_UMC_AON0_DfGlobalCtrl);</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :                 adev-&gt;df.hash_status.hash_64k = REG_GET_FIELD(tmp,</span></a>
<a name="229"><span class="lineNum">     229 </span>            :                                                 DF_CS_UMC_AON0_DfGlobalCtrl,</a>
<a name="230"><span class="lineNum">     230 </span>            :                                                 GlbHashIntlvCtl64K);</a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :                 adev-&gt;df.hash_status.hash_2m = REG_GET_FIELD(tmp,</span></a>
<a name="232"><span class="lineNum">     232 </span>            :                                                 DF_CS_UMC_AON0_DfGlobalCtrl,</a>
<a name="233"><span class="lineNum">     233 </span>            :                                                 GlbHashIntlvCtl2M);</a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :                 adev-&gt;df.hash_status.hash_1g = REG_GET_FIELD(tmp,</span></a>
<a name="235"><span class="lineNum">     235 </span>            :                                                 DF_CS_UMC_AON0_DfGlobalCtrl,</a>
<a name="236"><span class="lineNum">     236 </span>            :                                                 GlbHashIntlvCtl1G);</a>
<a name="237"><span class="lineNum">     237 </span>            :         }</a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 : }</span></a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span>            : /* init perfmons */</a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 : static void df_v3_6_sw_init(struct amdgpu_device *adev)</span></a>
<a name="242"><span class="lineNum">     242 </span>            : {</a>
<a name="243"><span class="lineNum">     243 </span>            :         int i, ret;</a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :         ret = device_create_file(adev-&gt;dev, &amp;dev_attr_df_cntr_avail);</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to create file for available df counters\n&quot;);</span></a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; AMDGPU_MAX_DF_PERFMONS; i++)</span></a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 adev-&gt;df_perfmon_config_assign_mask[i] = 0;</span></a>
<a name="251"><span class="lineNum">     251 </span>            : </a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :         df_v3_6_query_hashes(adev);</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 : }</span></a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 : static void df_v3_6_sw_fini(struct amdgpu_device *adev)</span></a>
<a name="256"><span class="lineNum">     256 </span>            : {</a>
<a name="257"><span class="lineNum">     257 </span>            : </a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 :         device_remove_file(adev-&gt;dev, &amp;dev_attr_df_cntr_avail);</span></a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 : }</span></a>
<a name="261"><span class="lineNum">     261 </span>            : </a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 : static void df_v3_6_enable_broadcast_mode(struct amdgpu_device *adev,</span></a>
<a name="263"><span class="lineNum">     263 </span>            :                                           bool enable)</a>
<a name="264"><span class="lineNum">     264 </span>            : {</a>
<a name="265"><span class="lineNum">     265 </span>            :         u32 tmp;</a>
<a name="266"><span class="lineNum">     266 </span>            : </a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SOC15(DF, 0, mmFabricConfigAccessControl);</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~FabricConfigAccessControl__CfgRegInstAccEn_MASK;</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(DF, 0, mmFabricConfigAccessControl, tmp);</span></a>
<a name="271"><span class="lineNum">     271 </span>            :         } else</a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(DF, 0, mmFabricConfigAccessControl,</span></a>
<a name="273"><span class="lineNum">     273 </span>            :                              mmFabricConfigAccessControl_DEFAULT);</a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 : }</span></a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 : static u32 df_v3_6_get_fb_channel_number(struct amdgpu_device *adev)</span></a>
<a name="277"><span class="lineNum">     277 </span>            : {</a>
<a name="278"><span class="lineNum">     278 </span>            :         u32 tmp;</a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type == CHIP_ALDEBARAN) {</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SOC15(DF, 0, mmDF_GCM_AON0_DramMegaBaseAddress0);</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 tmp &amp;=</span></a>
<a name="283"><span class="lineNum">     283 </span>            :                 ALDEBARAN_DF_CS_UMC_AON0_DramBaseAddress0__IntLvNumChan_MASK;</a>
<a name="284"><span class="lineNum">     284 </span>            :         } else {</a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SOC15(DF, 0, mmDF_CS_UMC_AON0_DramBaseAddress0);</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 tmp &amp;= DF_CS_UMC_AON0_DramBaseAddress0__IntLvNumChan_MASK;</span></a>
<a name="287"><span class="lineNum">     287 </span>            :         }</a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :         tmp &gt;&gt;= DF_CS_UMC_AON0_DramBaseAddress0__IntLvNumChan__SHIFT;</span></a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 :         return tmp;</span></a>
<a name="291"><span class="lineNum">     291 </span>            : }</a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 : static u32 df_v3_6_get_hbm_channel_number(struct amdgpu_device *adev)</span></a>
<a name="294"><span class="lineNum">     294 </span>            : {</a>
<a name="295"><span class="lineNum">     295 </span>            :         int fb_channel_number;</a>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :         fb_channel_number = adev-&gt;df.funcs-&gt;get_fb_channel_number(adev);</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :         if (fb_channel_number &gt;= ARRAY_SIZE(df_v3_6_channel_number))</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :                 fb_channel_number = 0;</span></a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :         return df_v3_6_channel_number[fb_channel_number];</span></a>
<a name="302"><span class="lineNum">     302 </span>            : }</a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 : static void df_v3_6_update_medium_grain_clock_gating(struct amdgpu_device *adev,</span></a>
<a name="305"><span class="lineNum">     305 </span>            :                                                      bool enable)</a>
<a name="306"><span class="lineNum">     306 </span>            : {</a>
<a name="307"><span class="lineNum">     307 </span>            :         u32 tmp;</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_DF_MGCG) {</span></a>
<a name="310"><span class="lineNum">     310 </span>            :                 /* Put DF on broadcast mode */</a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :                 adev-&gt;df.funcs-&gt;enable_broadcast_mode(adev, true);</span></a>
<a name="312"><span class="lineNum">     312 </span>            : </a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :                 if (enable) {</span></a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :                         tmp = RREG32_SOC15(DF, 0,</span></a>
<a name="315"><span class="lineNum">     315 </span>            :                                         mmDF_PIE_AON0_DfGlobalClkGater);</a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~DF_PIE_AON0_DfGlobalClkGater__MGCGMode_MASK;</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :                         tmp |= DF_V3_6_MGCG_ENABLE_15_CYCLE_DELAY;</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(DF, 0,</span></a>
<a name="319"><span class="lineNum">     319 </span>            :                                         mmDF_PIE_AON0_DfGlobalClkGater, tmp);</a>
<a name="320"><span class="lineNum">     320 </span>            :                 } else {</a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :                         tmp = RREG32_SOC15(DF, 0,</span></a>
<a name="322"><span class="lineNum">     322 </span>            :                                         mmDF_PIE_AON0_DfGlobalClkGater);</a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~DF_PIE_AON0_DfGlobalClkGater__MGCGMode_MASK;</span></a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :                         tmp |= DF_V3_6_MGCG_DISABLE;</span></a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(DF, 0,</span></a>
<a name="326"><span class="lineNum">     326 </span>            :                                         mmDF_PIE_AON0_DfGlobalClkGater, tmp);</a>
<a name="327"><span class="lineNum">     327 </span>            :                 }</a>
<a name="328"><span class="lineNum">     328 </span>            : </a>
<a name="329"><span class="lineNum">     329 </span>            :                 /* Exit broadcast mode */</a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :                 adev-&gt;df.funcs-&gt;enable_broadcast_mode(adev, false);</span></a>
<a name="331"><span class="lineNum">     331 </span>            :         }</a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 : }</span></a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 : static void df_v3_6_get_clockgating_state(struct amdgpu_device *adev,</span></a>
<a name="335"><span class="lineNum">     335 </span>            :                                           u64 *flags)</a>
<a name="336"><span class="lineNum">     336 </span>            : {</a>
<a name="337"><span class="lineNum">     337 </span>            :         u32 tmp;</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span>            :         /* AMD_CG_SUPPORT_DF_MGCG */</a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(DF, 0, mmDF_PIE_AON0_DfGlobalClkGater);</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :         if (tmp &amp; DF_V3_6_MGCG_ENABLE_15_CYCLE_DELAY)</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_DF_MGCG;</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 : }</span></a>
<a name="344"><span class="lineNum">     344 </span>            : </a>
<a name="345"><span class="lineNum">     345 </span>            : /* get assigned df perfmon ctr as int */</a>
<a name="346"><span class="lineNum">     346 </span>            : static bool df_v3_6_pmc_has_counter(struct amdgpu_device *adev,</a>
<a name="347"><span class="lineNum">     347 </span>            :                                       uint64_t config,</a>
<a name="348"><span class="lineNum">     348 </span>            :                                       int counter_idx)</a>
<a name="349"><span class="lineNum">     349 </span>            : {</a>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :         return ((config &amp; 0x0FFFFFFUL) ==</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :                         adev-&gt;df_perfmon_config_assign_mask[counter_idx]);</span></a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span>            : }</a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span>            : /* get address based on counter assignment */</a>
<a name="357"><span class="lineNum">     357 </span>            : static void df_v3_6_pmc_get_addr(struct amdgpu_device *adev,</a>
<a name="358"><span class="lineNum">     358 </span>            :                                  uint64_t config,</a>
<a name="359"><span class="lineNum">     359 </span>            :                                  int counter_idx,</a>
<a name="360"><span class="lineNum">     360 </span>            :                                  int is_ctrl,</a>
<a name="361"><span class="lineNum">     361 </span>            :                                  uint32_t *lo_base_addr,</a>
<a name="362"><span class="lineNum">     362 </span>            :                                  uint32_t *hi_base_addr)</a>
<a name="363"><span class="lineNum">     363 </span>            : {</a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :         if (!df_v3_6_pmc_has_counter(adev, config, counter_idx))</span></a>
<a name="365"><span class="lineNum">     365 </span>            :                 return;</a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :         switch (counter_idx) {</span></a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span>            :         case 0:</a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :                 *lo_base_addr = is_ctrl ? smnPerfMonCtlLo4 : smnPerfMonCtrLo4;</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :                 *hi_base_addr = is_ctrl ? smnPerfMonCtlHi4 : smnPerfMonCtrHi4;</span></a>
<a name="372"><span class="lineNum">     372 </span>            :                 break;</a>
<a name="373"><span class="lineNum">     373 </span>            :         case 1:</a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 *lo_base_addr = is_ctrl ? smnPerfMonCtlLo5 : smnPerfMonCtrLo5;</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 *hi_base_addr = is_ctrl ? smnPerfMonCtlHi5 : smnPerfMonCtrHi5;</span></a>
<a name="376"><span class="lineNum">     376 </span>            :                 break;</a>
<a name="377"><span class="lineNum">     377 </span>            :         case 2:</a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :                 *lo_base_addr = is_ctrl ? smnPerfMonCtlLo6 : smnPerfMonCtrLo6;</span></a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 *hi_base_addr = is_ctrl ? smnPerfMonCtlHi6 : smnPerfMonCtrHi6;</span></a>
<a name="380"><span class="lineNum">     380 </span>            :                 break;</a>
<a name="381"><span class="lineNum">     381 </span>            :         case 3:</a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :                 *lo_base_addr = is_ctrl ? smnPerfMonCtlLo7 : smnPerfMonCtrLo7;</span></a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :                 *hi_base_addr = is_ctrl ? smnPerfMonCtlHi7 : smnPerfMonCtrHi7;</span></a>
<a name="384"><span class="lineNum">     384 </span>            :                 break;</a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span>            :         }</a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span>            : }</a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span>            : /* get read counter address */</a>
<a name="391"><span class="lineNum">     391 </span>            : static void df_v3_6_pmc_get_read_settings(struct amdgpu_device *adev,</a>
<a name="392"><span class="lineNum">     392 </span>            :                                           uint64_t config,</a>
<a name="393"><span class="lineNum">     393 </span>            :                                           int counter_idx,</a>
<a name="394"><span class="lineNum">     394 </span>            :                                           uint32_t *lo_base_addr,</a>
<a name="395"><span class="lineNum">     395 </span>            :                                           uint32_t *hi_base_addr)</a>
<a name="396"><span class="lineNum">     396 </span>            : {</a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :         df_v3_6_pmc_get_addr(adev, config, counter_idx, 0, lo_base_addr,</span></a>
<a name="398"><span class="lineNum">     398 </span>            :                                                                 hi_base_addr);</a>
<a name="399"><span class="lineNum">     399 </span>            : }</a>
<a name="400"><span class="lineNum">     400 </span>            : </a>
<a name="401"><span class="lineNum">     401 </span>            : /* get control counter settings i.e. address and values to set */</a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 : static int df_v3_6_pmc_get_ctrl_settings(struct amdgpu_device *adev,</span></a>
<a name="403"><span class="lineNum">     403 </span>            :                                           uint64_t config,</a>
<a name="404"><span class="lineNum">     404 </span>            :                                           int counter_idx,</a>
<a name="405"><span class="lineNum">     405 </span>            :                                           uint32_t *lo_base_addr,</a>
<a name="406"><span class="lineNum">     406 </span>            :                                           uint32_t *hi_base_addr,</a>
<a name="407"><span class="lineNum">     407 </span>            :                                           uint32_t *lo_val,</a>
<a name="408"><span class="lineNum">     408 </span>            :                                           uint32_t *hi_val,</a>
<a name="409"><span class="lineNum">     409 </span>            :                                           bool is_enable)</a>
<a name="410"><span class="lineNum">     410 </span>            : {</a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span>            :         uint32_t eventsel, instance, unitmask;</a>
<a name="413"><span class="lineNum">     413 </span>            :         uint32_t instance_10, instance_5432, instance_76;</a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :         df_v3_6_pmc_get_addr(adev, config, counter_idx, 1, lo_base_addr,</span></a>
<a name="416"><span class="lineNum">     416 </span>            :                                 hi_base_addr);</a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :         if ((*lo_base_addr == 0) || (*hi_base_addr == 0)) {</span></a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;[DF PMC] addressing not retrieved! Lo: %x, Hi: %x&quot;,</span></a>
<a name="420"><span class="lineNum">     420 </span>            :                                 *lo_base_addr, *hi_base_addr);</a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 return -ENXIO;</span></a>
<a name="422"><span class="lineNum">     422 </span>            :         }</a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span><span class="lineNoCov">          0 :         eventsel = DF_V3_6_GET_EVENT(config) &amp; 0x3f;</span></a>
<a name="425"><span class="lineNum">     425 </span><span class="lineNoCov">          0 :         unitmask = DF_V3_6_GET_UNITMASK(config) &amp; 0xf;</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 :         instance = DF_V3_6_GET_INSTANCE(config);</span></a>
<a name="427"><span class="lineNum">     427 </span>            : </a>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 :         instance_10 = instance &amp; 0x3;</span></a>
<a name="429"><span class="lineNum">     429 </span><span class="lineNoCov">          0 :         instance_5432 = (instance &gt;&gt; 2) &amp; 0xf;</span></a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 :         instance_76 = (instance &gt;&gt; 6) &amp; 0x3;</span></a>
<a name="431"><span class="lineNum">     431 </span>            : </a>
<a name="432"><span class="lineNum">     432 </span><span class="lineNoCov">          0 :         *lo_val = (unitmask &lt;&lt; 8) | (instance_10 &lt;&lt; 6) | eventsel;</span></a>
<a name="433"><span class="lineNum">     433 </span><span class="lineNoCov">          0 :         *lo_val = is_enable ? *lo_val | (1 &lt;&lt; 22) : *lo_val &amp; ~(1 &lt;&lt; 22);</span></a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 :         *hi_val = (instance_76 &lt;&lt; 29) | instance_5432;</span></a>
<a name="435"><span class="lineNum">     435 </span>            : </a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :         DRM_DEBUG_DRIVER(&quot;config=%llx addr=%08x:%08x val=%08x:%08x&quot;,</span></a>
<a name="437"><span class="lineNum">     437 </span>            :                 config, *lo_base_addr, *hi_base_addr, *lo_val, *hi_val);</a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="440"><span class="lineNum">     440 </span>            : }</a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span>            : /* add df performance counters for read */</a>
<a name="443"><span class="lineNum">     443 </span>            : static int df_v3_6_pmc_add_cntr(struct amdgpu_device *adev,</a>
<a name="444"><span class="lineNum">     444 </span>            :                                    uint64_t config)</a>
<a name="445"><span class="lineNum">     445 </span>            : {</a>
<a name="446"><span class="lineNum">     446 </span>            :         int i;</a>
<a name="447"><span class="lineNum">     447 </span>            : </a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; DF_V3_6_MAX_COUNTERS; i++) {</span></a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :                 if (adev-&gt;df_perfmon_config_assign_mask[i] == 0U) {</span></a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :                         adev-&gt;df_perfmon_config_assign_mask[i] =</span></a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :                                                         config &amp; 0x0FFFFFFUL;</span></a>
<a name="452"><span class="lineNum">     452 </span>            :                         return i;</a>
<a name="453"><span class="lineNum">     453 </span>            :                 }</a>
<a name="454"><span class="lineNum">     454 </span>            :         }</a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span>            :         return -ENOSPC;</a>
<a name="457"><span class="lineNum">     457 </span>            : }</a>
<a name="458"><span class="lineNum">     458 </span>            : </a>
<a name="459"><span class="lineNum">     459 </span>            : #define DEFERRED_ARM_MASK       (1 &lt;&lt; 31)</a>
<a name="460"><span class="lineNum">     460 </span>            : static int df_v3_6_pmc_set_deferred(struct amdgpu_device *adev,</a>
<a name="461"><span class="lineNum">     461 </span>            :                                     uint64_t config, int counter_idx,</a>
<a name="462"><span class="lineNum">     462 </span>            :                                     bool is_deferred)</a>
<a name="463"><span class="lineNum">     463 </span>            : {</a>
<a name="464"><span class="lineNum">     464 </span>            : </a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :         if (!df_v3_6_pmc_has_counter(adev, config, counter_idx))</span></a>
<a name="466"><span class="lineNum">     466 </span>            :                 return -EINVAL;</a>
<a name="467"><span class="lineNum">     467 </span>            : </a>
<a name="468"><span class="lineNum">     468 </span>            :         if (is_deferred)</a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :                 adev-&gt;df_perfmon_config_assign_mask[counter_idx] |=</span></a>
<a name="470"><span class="lineNum">     470 </span>            :                                                         DEFERRED_ARM_MASK;</a>
<a name="471"><span class="lineNum">     471 </span>            :         else</a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :                 adev-&gt;df_perfmon_config_assign_mask[counter_idx] &amp;=</span></a>
<a name="473"><span class="lineNum">     473 </span>            :                                                         ~DEFERRED_ARM_MASK;</a>
<a name="474"><span class="lineNum">     474 </span>            : </a>
<a name="475"><span class="lineNum">     475 </span>            :         return 0;</a>
<a name="476"><span class="lineNum">     476 </span>            : }</a>
<a name="477"><span class="lineNum">     477 </span>            : </a>
<a name="478"><span class="lineNum">     478 </span>            : static bool df_v3_6_pmc_is_deferred(struct amdgpu_device *adev,</a>
<a name="479"><span class="lineNum">     479 </span>            :                                     uint64_t config,</a>
<a name="480"><span class="lineNum">     480 </span>            :                                     int counter_idx)</a>
<a name="481"><span class="lineNum">     481 </span>            : {</a>
<a name="482"><span class="lineNum">     482 </span><span class="lineNoCov">          0 :         return  (df_v3_6_pmc_has_counter(adev, config, counter_idx) &amp;&amp;</span></a>
<a name="483"><span class="lineNum">     483 </span>            :                         (adev-&gt;df_perfmon_config_assign_mask[counter_idx]</a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :                                 &amp; DEFERRED_ARM_MASK));</span></a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span>            : }</a>
<a name="487"><span class="lineNum">     487 </span>            : </a>
<a name="488"><span class="lineNum">     488 </span>            : /* release performance counter */</a>
<a name="489"><span class="lineNum">     489 </span>            : static void df_v3_6_pmc_release_cntr(struct amdgpu_device *adev,</a>
<a name="490"><span class="lineNum">     490 </span>            :                                      uint64_t config,</a>
<a name="491"><span class="lineNum">     491 </span>            :                                      int counter_idx)</a>
<a name="492"><span class="lineNum">     492 </span>            : {</a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :         if (df_v3_6_pmc_has_counter(adev, config, counter_idx))</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :                 adev-&gt;df_perfmon_config_assign_mask[counter_idx] = 0ULL;</span></a>
<a name="495"><span class="lineNum">     495 </span>            : }</a>
<a name="496"><span class="lineNum">     496 </span>            : </a>
<a name="497"><span class="lineNum">     497 </span>            : </a>
<a name="498"><span class="lineNum">     498 </span><span class="lineNoCov">          0 : static void df_v3_6_reset_perfmon_cntr(struct amdgpu_device *adev,</span></a>
<a name="499"><span class="lineNum">     499 </span>            :                                          uint64_t config,</a>
<a name="500"><span class="lineNum">     500 </span>            :                                          int counter_idx)</a>
<a name="501"><span class="lineNum">     501 </span>            : {</a>
<a name="502"><span class="lineNum">     502 </span><span class="lineNoCov">          0 :         uint32_t lo_base_addr = 0, hi_base_addr = 0;</span></a>
<a name="503"><span class="lineNum">     503 </span>            : </a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :         df_v3_6_pmc_get_read_settings(adev, config, counter_idx, &amp;lo_base_addr,</span></a>
<a name="505"><span class="lineNum">     505 </span>            :                                       &amp;hi_base_addr);</a>
<a name="506"><span class="lineNum">     506 </span>            : </a>
<a name="507"><span class="lineNum">     507 </span><span class="lineNoCov">          0 :         if ((lo_base_addr == 0) || (hi_base_addr == 0))</span></a>
<a name="508"><span class="lineNum">     508 </span>            :                 return;</a>
<a name="509"><span class="lineNum">     509 </span>            : </a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :         df_v3_6_perfmon_wreg(adev, lo_base_addr, 0, hi_base_addr, 0);</span></a>
<a name="511"><span class="lineNum">     511 </span>            : }</a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span>            : /* return available counter if is_add == 1 otherwise return error status. */</a>
<a name="514"><span class="lineNum">     514 </span><span class="lineNoCov">          0 : static int df_v3_6_pmc_start(struct amdgpu_device *adev, uint64_t config,</span></a>
<a name="515"><span class="lineNum">     515 </span>            :                              int counter_idx, int is_add)</a>
<a name="516"><span class="lineNum">     516 </span>            : {</a>
<a name="517"><span class="lineNum">     517 </span>            :         uint32_t lo_base_addr, hi_base_addr, lo_val, hi_val;</a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :         int err = 0, ret = 0;</span></a>
<a name="519"><span class="lineNum">     519 </span>            : </a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="521"><span class="lineNum">     521 </span>            :         case CHIP_VEGA20:</a>
<a name="522"><span class="lineNum">     522 </span>            :         case CHIP_ARCTURUS:</a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 :                 if (is_add)</span></a>
<a name="524"><span class="lineNum">     524 </span>            :                         return df_v3_6_pmc_add_cntr(adev, config);</a>
<a name="525"><span class="lineNum">     525 </span>            : </a>
<a name="526"><span class="lineNum">     526 </span><span class="lineNoCov">          0 :                 ret = df_v3_6_pmc_get_ctrl_settings(adev,</span></a>
<a name="527"><span class="lineNum">     527 </span>            :                                         config,</a>
<a name="528"><span class="lineNum">     528 </span>            :                                         counter_idx,</a>
<a name="529"><span class="lineNum">     529 </span>            :                                         &amp;lo_base_addr,</a>
<a name="530"><span class="lineNum">     530 </span>            :                                         &amp;hi_base_addr,</a>
<a name="531"><span class="lineNum">     531 </span>            :                                         &amp;lo_val,</a>
<a name="532"><span class="lineNum">     532 </span>            :                                         &amp;hi_val,</a>
<a name="533"><span class="lineNum">     533 </span>            :                                         true);</a>
<a name="534"><span class="lineNum">     534 </span>            : </a>
<a name="535"><span class="lineNum">     535 </span><span class="lineNoCov">          0 :                 if (ret)</span></a>
<a name="536"><span class="lineNum">     536 </span>            :                         return ret;</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span><span class="lineNoCov">          0 :                 err = df_v3_6_perfmon_arm_with_retry(adev,</span></a>
<a name="539"><span class="lineNum">     539 </span>            :                                                      lo_base_addr,</a>
<a name="540"><span class="lineNum">     540 </span>            :                                                      lo_val,</a>
<a name="541"><span class="lineNum">     541 </span>            :                                                      hi_base_addr,</a>
<a name="542"><span class="lineNum">     542 </span>            :                                                      hi_val);</a>
<a name="543"><span class="lineNum">     543 </span>            : </a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :                 if (err)</span></a>
<a name="545"><span class="lineNum">     545 </span>            :                         ret = df_v3_6_pmc_set_deferred(adev, config,</a>
<a name="546"><span class="lineNum">     546 </span>            :                                                         counter_idx, true);</a>
<a name="547"><span class="lineNum">     547 </span>            : </a>
<a name="548"><span class="lineNum">     548 </span>            :                 break;</a>
<a name="549"><span class="lineNum">     549 </span>            :         default:</a>
<a name="550"><span class="lineNum">     550 </span>            :                 break;</a>
<a name="551"><span class="lineNum">     551 </span>            :         }</a>
<a name="552"><span class="lineNum">     552 </span>            : </a>
<a name="553"><span class="lineNum">     553 </span>            :         return ret;</a>
<a name="554"><span class="lineNum">     554 </span>            : }</a>
<a name="555"><span class="lineNum">     555 </span>            : </a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 : static int df_v3_6_pmc_stop(struct amdgpu_device *adev, uint64_t config,</span></a>
<a name="557"><span class="lineNum">     557 </span>            :                             int counter_idx, int is_remove)</a>
<a name="558"><span class="lineNum">     558 </span>            : {</a>
<a name="559"><span class="lineNum">     559 </span>            :         uint32_t lo_base_addr, hi_base_addr, lo_val, hi_val;</a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :         int ret = 0;</span></a>
<a name="561"><span class="lineNum">     561 </span>            : </a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="563"><span class="lineNum">     563 </span>            :         case CHIP_VEGA20:</a>
<a name="564"><span class="lineNum">     564 </span>            :         case CHIP_ARCTURUS:</a>
<a name="565"><span class="lineNum">     565 </span><span class="lineNoCov">          0 :                 ret = df_v3_6_pmc_get_ctrl_settings(adev,</span></a>
<a name="566"><span class="lineNum">     566 </span>            :                         config,</a>
<a name="567"><span class="lineNum">     567 </span>            :                         counter_idx,</a>
<a name="568"><span class="lineNum">     568 </span>            :                         &amp;lo_base_addr,</a>
<a name="569"><span class="lineNum">     569 </span>            :                         &amp;hi_base_addr,</a>
<a name="570"><span class="lineNum">     570 </span>            :                         &amp;lo_val,</a>
<a name="571"><span class="lineNum">     571 </span>            :                         &amp;hi_val,</a>
<a name="572"><span class="lineNum">     572 </span>            :                         false);</a>
<a name="573"><span class="lineNum">     573 </span>            : </a>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 :                 if (ret)</span></a>
<a name="575"><span class="lineNum">     575 </span>            :                         return ret;</a>
<a name="576"><span class="lineNum">     576 </span>            : </a>
<a name="577"><span class="lineNum">     577 </span><span class="lineNoCov">          0 :                 df_v3_6_perfmon_wreg(adev, lo_base_addr, lo_val,</span></a>
<a name="578"><span class="lineNum">     578 </span>            :                                                         hi_base_addr, hi_val);</a>
<a name="579"><span class="lineNum">     579 </span>            : </a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 :                 if (is_remove) {</span></a>
<a name="581"><span class="lineNum">     581 </span><span class="lineNoCov">          0 :                         df_v3_6_reset_perfmon_cntr(adev, config, counter_idx);</span></a>
<a name="582"><span class="lineNum">     582 </span>            :                         df_v3_6_pmc_release_cntr(adev, config, counter_idx);</a>
<a name="583"><span class="lineNum">     583 </span>            :                 }</a>
<a name="584"><span class="lineNum">     584 </span>            : </a>
<a name="585"><span class="lineNum">     585 </span>            :                 break;</a>
<a name="586"><span class="lineNum">     586 </span>            :         default:</a>
<a name="587"><span class="lineNum">     587 </span>            :                 break;</a>
<a name="588"><span class="lineNum">     588 </span>            :         }</a>
<a name="589"><span class="lineNum">     589 </span>            : </a>
<a name="590"><span class="lineNum">     590 </span>            :         return ret;</a>
<a name="591"><span class="lineNum">     591 </span>            : }</a>
<a name="592"><span class="lineNum">     592 </span>            : </a>
<a name="593"><span class="lineNum">     593 </span><span class="lineNoCov">          0 : static void df_v3_6_pmc_get_count(struct amdgpu_device *adev,</span></a>
<a name="594"><span class="lineNum">     594 </span>            :                                   uint64_t config,</a>
<a name="595"><span class="lineNum">     595 </span>            :                                   int counter_idx,</a>
<a name="596"><span class="lineNum">     596 </span>            :                                   uint64_t *count)</a>
<a name="597"><span class="lineNum">     597 </span>            : {</a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 :         uint32_t lo_base_addr = 0, hi_base_addr = 0, lo_val = 0, hi_val = 0;</span></a>
<a name="599"><span class="lineNum">     599 </span><span class="lineNoCov">          0 :         *count = 0;</span></a>
<a name="600"><span class="lineNum">     600 </span>            : </a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="602"><span class="lineNum">     602 </span>            :         case CHIP_VEGA20:</a>
<a name="603"><span class="lineNum">     603 </span>            :         case CHIP_ARCTURUS:</a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :                 df_v3_6_pmc_get_read_settings(adev, config, counter_idx,</span></a>
<a name="605"><span class="lineNum">     605 </span>            :                                                 &amp;lo_base_addr, &amp;hi_base_addr);</a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 if ((lo_base_addr == 0) || (hi_base_addr == 0))</span></a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="609"><span class="lineNum">     609 </span>            : </a>
<a name="610"><span class="lineNum">     610 </span>            :                 /* rearm the counter or throw away count value on failure */</a>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 :                 if (df_v3_6_pmc_is_deferred(adev, config, counter_idx)) {</span></a>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 :                         int rearm_err = df_v3_6_perfmon_arm_with_status(adev,</span></a>
<a name="613"><span class="lineNum">     613 </span>            :                                                         lo_base_addr, lo_val,</a>
<a name="614"><span class="lineNum">     614 </span>            :                                                         hi_base_addr, hi_val);</a>
<a name="615"><span class="lineNum">     615 </span>            : </a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 :                         if (rearm_err)</span></a>
<a name="617"><span class="lineNum">     617 </span>            :                                 return;</a>
<a name="618"><span class="lineNum">     618 </span>            : </a>
<a name="619"><span class="lineNum">     619 </span>            :                         df_v3_6_pmc_set_deferred(adev, config, counter_idx,</a>
<a name="620"><span class="lineNum">     620 </span>            :                                                                         false);</a>
<a name="621"><span class="lineNum">     621 </span>            :                 }</a>
<a name="622"><span class="lineNum">     622 </span>            : </a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 :                 df_v3_6_perfmon_rreg(adev, lo_base_addr, &amp;lo_val,</span></a>
<a name="624"><span class="lineNum">     624 </span>            :                                 hi_base_addr, &amp;hi_val);</a>
<a name="625"><span class="lineNum">     625 </span>            : </a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 :                 *count  = ((hi_val | 0ULL) &lt;&lt; 32) | (lo_val | 0ULL);</span></a>
<a name="627"><span class="lineNum">     627 </span>            : </a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :                 if (*count &gt;= DF_V3_6_PERFMON_OVERFLOW)</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :                         *count = 0;</span></a>
<a name="630"><span class="lineNum">     630 </span>            : </a>
<a name="631"><span class="lineNum">     631 </span><span class="lineNoCov">          0 :                 DRM_DEBUG_DRIVER(&quot;config=%llx addr=%08x:%08x val=%08x:%08x&quot;,</span></a>
<a name="632"><span class="lineNum">     632 </span>            :                          config, lo_base_addr, hi_base_addr, lo_val, hi_val);</a>
<a name="633"><span class="lineNum">     633 </span>            : </a>
<a name="634"><span class="lineNum">     634 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="635"><span class="lineNum">     635 </span>            :         default:</a>
<a name="636"><span class="lineNum">     636 </span>            :                 break;</a>
<a name="637"><span class="lineNum">     637 </span>            :         }</a>
<a name="638"><span class="lineNum">     638 </span>            : }</a>
<a name="639"><span class="lineNum">     639 </span>            : </a>
<a name="640"><span class="lineNum">     640 </span><span class="lineNoCov">          0 : static bool df_v3_6_query_ras_poison_mode(struct amdgpu_device *adev)</span></a>
<a name="641"><span class="lineNum">     641 </span>            : {</a>
<a name="642"><span class="lineNum">     642 </span>            :         uint32_t hw_assert_msklo, hw_assert_mskhi;</a>
<a name="643"><span class="lineNum">     643 </span>            :         uint32_t v0, v1, v28, v31;</a>
<a name="644"><span class="lineNum">     644 </span>            : </a>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 :         hw_assert_msklo = RREG32_SOC15(DF, 0,</span></a>
<a name="646"><span class="lineNum">     646 </span>            :                                 mmDF_CS_UMC_AON0_HardwareAssertMaskLow);</a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :         hw_assert_mskhi = RREG32_SOC15(DF, 0,</span></a>
<a name="648"><span class="lineNum">     648 </span>            :                                 mmDF_NCS_PG0_HardwareAssertMaskHigh);</a>
<a name="649"><span class="lineNum">     649 </span>            : </a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :         v0 = REG_GET_FIELD(hw_assert_msklo,</span></a>
<a name="651"><span class="lineNum">     651 </span>            :                 DF_CS_UMC_AON0_HardwareAssertMaskLow, HWAssertMsk0);</a>
<a name="652"><span class="lineNum">     652 </span><span class="lineNoCov">          0 :         v1 = REG_GET_FIELD(hw_assert_msklo,</span></a>
<a name="653"><span class="lineNum">     653 </span>            :                 DF_CS_UMC_AON0_HardwareAssertMaskLow, HWAssertMsk1);</a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :         v28 = REG_GET_FIELD(hw_assert_mskhi,</span></a>
<a name="655"><span class="lineNum">     655 </span>            :                 DF_NCS_PG0_HardwareAssertMaskHigh, HWAssertMsk28);</a>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 :         v31 = REG_GET_FIELD(hw_assert_mskhi,</span></a>
<a name="657"><span class="lineNum">     657 </span>            :                 DF_NCS_PG0_HardwareAssertMaskHigh, HWAssertMsk31);</a>
<a name="658"><span class="lineNum">     658 </span>            : </a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :         if (v0 &amp;&amp; v1 &amp;&amp; v28 &amp;&amp; v31)</span></a>
<a name="660"><span class="lineNum">     660 </span>            :                 return true;</a>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 :         else if (!v0 &amp;&amp; !v1 &amp;&amp; !v28 &amp;&amp; !v31)</span></a>
<a name="662"><span class="lineNum">     662 </span>            :                 return false;</a>
<a name="663"><span class="lineNum">     663 </span>            :         else {</a>
<a name="664"><span class="lineNum">     664 </span><span class="lineNoCov">          0 :                 dev_warn(adev-&gt;dev, &quot;DF poison setting is inconsistent(%d:%d:%d:%d)!\n&quot;,</span></a>
<a name="665"><span class="lineNum">     665 </span>            :                                 v0, v1, v28, v31);</a>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="667"><span class="lineNum">     667 </span>            :         }</a>
<a name="668"><span class="lineNum">     668 </span>            : }</a>
<a name="669"><span class="lineNum">     669 </span>            : </a>
<a name="670"><span class="lineNum">     670 </span>            : const struct amdgpu_df_funcs df_v3_6_funcs = {</a>
<a name="671"><span class="lineNum">     671 </span>            :         .sw_init = df_v3_6_sw_init,</a>
<a name="672"><span class="lineNum">     672 </span>            :         .sw_fini = df_v3_6_sw_fini,</a>
<a name="673"><span class="lineNum">     673 </span>            :         .enable_broadcast_mode = df_v3_6_enable_broadcast_mode,</a>
<a name="674"><span class="lineNum">     674 </span>            :         .get_fb_channel_number = df_v3_6_get_fb_channel_number,</a>
<a name="675"><span class="lineNum">     675 </span>            :         .get_hbm_channel_number = df_v3_6_get_hbm_channel_number,</a>
<a name="676"><span class="lineNum">     676 </span>            :         .update_medium_grain_clock_gating =</a>
<a name="677"><span class="lineNum">     677 </span>            :                         df_v3_6_update_medium_grain_clock_gating,</a>
<a name="678"><span class="lineNum">     678 </span>            :         .get_clockgating_state = df_v3_6_get_clockgating_state,</a>
<a name="679"><span class="lineNum">     679 </span>            :         .pmc_start = df_v3_6_pmc_start,</a>
<a name="680"><span class="lineNum">     680 </span>            :         .pmc_stop = df_v3_6_pmc_stop,</a>
<a name="681"><span class="lineNum">     681 </span>            :         .pmc_get_count = df_v3_6_pmc_get_count,</a>
<a name="682"><span class="lineNum">     682 </span>            :         .get_fica = df_v3_6_get_fica,</a>
<a name="683"><span class="lineNum">     683 </span>            :         .set_fica = df_v3_6_set_fica,</a>
<a name="684"><span class="lineNum">     684 </span>            :         .query_ras_poison_mode = df_v3_6_query_ras_poison_mode,</a>
<a name="685"><span class="lineNum">     685 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
