module apple_tb ();


/**
 * Local variables and signals
 */

reg a;
reg b;
reg clk = 1'1b;
wire q;


/**
 * UUT Instantiation
 */

apple u_apple (
	.a  (a),
	.b  (b),
	.clk(clk),
	.q  (q)
);


/**
 * Clock generation
 */
 
always clk = #5 ~clk;


/**
 * Test
 */

initial begin
	for (int i=0; i<2; i=i+1) begin
		a <= i;
		for (int j=0; j<2; j=j+1) begin
			b <= j;
			#20;
		end
	end
	$stop;
end

endmodule
