#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1729cf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1729e80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x171c2d0 .functor NOT 1, L_0x177b440, C4<0>, C4<0>, C4<0>;
L_0x177b220 .functor XOR 2, L_0x177b0c0, L_0x177b180, C4<00>, C4<00>;
L_0x177b330 .functor XOR 2, L_0x177b220, L_0x177b290, C4<00>, C4<00>;
v0x17760e0_0 .net *"_ivl_10", 1 0, L_0x177b290;  1 drivers
v0x17761e0_0 .net *"_ivl_12", 1 0, L_0x177b330;  1 drivers
v0x17762c0_0 .net *"_ivl_2", 1 0, L_0x17794a0;  1 drivers
v0x1776380_0 .net *"_ivl_4", 1 0, L_0x177b0c0;  1 drivers
v0x1776460_0 .net *"_ivl_6", 1 0, L_0x177b180;  1 drivers
v0x1776590_0 .net *"_ivl_8", 1 0, L_0x177b220;  1 drivers
v0x1776670_0 .net "a", 0 0, v0x1772950_0;  1 drivers
v0x1776710_0 .net "b", 0 0, v0x17729f0_0;  1 drivers
v0x17767b0_0 .net "c", 0 0, v0x1772a90_0;  1 drivers
v0x1776850_0 .var "clk", 0 0;
v0x17768f0_0 .net "d", 0 0, v0x1772bd0_0;  1 drivers
v0x1776990_0 .net "out_pos_dut", 0 0, L_0x177af60;  1 drivers
v0x1776a30_0 .net "out_pos_ref", 0 0, L_0x1777f60;  1 drivers
v0x1776ad0_0 .net "out_sop_dut", 0 0, L_0x1779960;  1 drivers
v0x1776b70_0 .net "out_sop_ref", 0 0, L_0x174d100;  1 drivers
v0x1776c10_0 .var/2u "stats1", 223 0;
v0x1776cb0_0 .var/2u "strobe", 0 0;
v0x1776d50_0 .net "tb_match", 0 0, L_0x177b440;  1 drivers
v0x1776e20_0 .net "tb_mismatch", 0 0, L_0x171c2d0;  1 drivers
v0x1776ec0_0 .net "wavedrom_enable", 0 0, v0x1772ea0_0;  1 drivers
v0x1776f90_0 .net "wavedrom_title", 511 0, v0x1772f40_0;  1 drivers
L_0x17794a0 .concat [ 1 1 0 0], L_0x1777f60, L_0x174d100;
L_0x177b0c0 .concat [ 1 1 0 0], L_0x1777f60, L_0x174d100;
L_0x177b180 .concat [ 1 1 0 0], L_0x177af60, L_0x1779960;
L_0x177b290 .concat [ 1 1 0 0], L_0x1777f60, L_0x174d100;
L_0x177b440 .cmp/eeq 2, L_0x17794a0, L_0x177b330;
S_0x172a010 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1729e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x171c6b0 .functor AND 1, v0x1772a90_0, v0x1772bd0_0, C4<1>, C4<1>;
L_0x171ca90 .functor NOT 1, v0x1772950_0, C4<0>, C4<0>, C4<0>;
L_0x171ce70 .functor NOT 1, v0x17729f0_0, C4<0>, C4<0>, C4<0>;
L_0x171d0f0 .functor AND 1, L_0x171ca90, L_0x171ce70, C4<1>, C4<1>;
L_0x1734880 .functor AND 1, L_0x171d0f0, v0x1772a90_0, C4<1>, C4<1>;
L_0x174d100 .functor OR 1, L_0x171c6b0, L_0x1734880, C4<0>, C4<0>;
L_0x17773e0 .functor NOT 1, v0x17729f0_0, C4<0>, C4<0>, C4<0>;
L_0x1777450 .functor OR 1, L_0x17773e0, v0x1772bd0_0, C4<0>, C4<0>;
L_0x1777560 .functor AND 1, v0x1772a90_0, L_0x1777450, C4<1>, C4<1>;
L_0x1777620 .functor NOT 1, v0x1772950_0, C4<0>, C4<0>, C4<0>;
L_0x17776f0 .functor OR 1, L_0x1777620, v0x17729f0_0, C4<0>, C4<0>;
L_0x1777760 .functor AND 1, L_0x1777560, L_0x17776f0, C4<1>, C4<1>;
L_0x17778e0 .functor NOT 1, v0x17729f0_0, C4<0>, C4<0>, C4<0>;
L_0x1777950 .functor OR 1, L_0x17778e0, v0x1772bd0_0, C4<0>, C4<0>;
L_0x1777870 .functor AND 1, v0x1772a90_0, L_0x1777950, C4<1>, C4<1>;
L_0x1777ae0 .functor NOT 1, v0x1772950_0, C4<0>, C4<0>, C4<0>;
L_0x1777be0 .functor OR 1, L_0x1777ae0, v0x1772bd0_0, C4<0>, C4<0>;
L_0x1777ca0 .functor AND 1, L_0x1777870, L_0x1777be0, C4<1>, C4<1>;
L_0x1777e50 .functor XNOR 1, L_0x1777760, L_0x1777ca0, C4<0>, C4<0>;
v0x171bc00_0 .net *"_ivl_0", 0 0, L_0x171c6b0;  1 drivers
v0x171c000_0 .net *"_ivl_12", 0 0, L_0x17773e0;  1 drivers
v0x171c3e0_0 .net *"_ivl_14", 0 0, L_0x1777450;  1 drivers
v0x171c7c0_0 .net *"_ivl_16", 0 0, L_0x1777560;  1 drivers
v0x171cba0_0 .net *"_ivl_18", 0 0, L_0x1777620;  1 drivers
v0x171cf80_0 .net *"_ivl_2", 0 0, L_0x171ca90;  1 drivers
v0x171d200_0 .net *"_ivl_20", 0 0, L_0x17776f0;  1 drivers
v0x1770ec0_0 .net *"_ivl_24", 0 0, L_0x17778e0;  1 drivers
v0x1770fa0_0 .net *"_ivl_26", 0 0, L_0x1777950;  1 drivers
v0x1771080_0 .net *"_ivl_28", 0 0, L_0x1777870;  1 drivers
v0x1771160_0 .net *"_ivl_30", 0 0, L_0x1777ae0;  1 drivers
v0x1771240_0 .net *"_ivl_32", 0 0, L_0x1777be0;  1 drivers
v0x1771320_0 .net *"_ivl_36", 0 0, L_0x1777e50;  1 drivers
L_0x7fa426acd018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17713e0_0 .net *"_ivl_38", 0 0, L_0x7fa426acd018;  1 drivers
v0x17714c0_0 .net *"_ivl_4", 0 0, L_0x171ce70;  1 drivers
v0x17715a0_0 .net *"_ivl_6", 0 0, L_0x171d0f0;  1 drivers
v0x1771680_0 .net *"_ivl_8", 0 0, L_0x1734880;  1 drivers
v0x1771760_0 .net "a", 0 0, v0x1772950_0;  alias, 1 drivers
v0x1771820_0 .net "b", 0 0, v0x17729f0_0;  alias, 1 drivers
v0x17718e0_0 .net "c", 0 0, v0x1772a90_0;  alias, 1 drivers
v0x17719a0_0 .net "d", 0 0, v0x1772bd0_0;  alias, 1 drivers
v0x1771a60_0 .net "out_pos", 0 0, L_0x1777f60;  alias, 1 drivers
v0x1771b20_0 .net "out_sop", 0 0, L_0x174d100;  alias, 1 drivers
v0x1771be0_0 .net "pos0", 0 0, L_0x1777760;  1 drivers
v0x1771ca0_0 .net "pos1", 0 0, L_0x1777ca0;  1 drivers
L_0x1777f60 .functor MUXZ 1, L_0x7fa426acd018, L_0x1777760, L_0x1777e50, C4<>;
S_0x1771e20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1729e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1772950_0 .var "a", 0 0;
v0x17729f0_0 .var "b", 0 0;
v0x1772a90_0 .var "c", 0 0;
v0x1772b30_0 .net "clk", 0 0, v0x1776850_0;  1 drivers
v0x1772bd0_0 .var "d", 0 0;
v0x1772cc0_0 .var/2u "fail", 0 0;
v0x1772d60_0 .var/2u "fail1", 0 0;
v0x1772e00_0 .net "tb_match", 0 0, L_0x177b440;  alias, 1 drivers
v0x1772ea0_0 .var "wavedrom_enable", 0 0;
v0x1772f40_0 .var "wavedrom_title", 511 0;
E_0x1728660/0 .event negedge, v0x1772b30_0;
E_0x1728660/1 .event posedge, v0x1772b30_0;
E_0x1728660 .event/or E_0x1728660/0, E_0x1728660/1;
S_0x1772150 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1771e20;
 .timescale -12 -12;
v0x1772390_0 .var/2s "i", 31 0;
E_0x1728500 .event posedge, v0x1772b30_0;
S_0x1772490 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1771e20;
 .timescale -12 -12;
v0x1772690_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1772770 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1771e20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1773120 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1729e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1778110 .functor NOT 1, v0x1772950_0, C4<0>, C4<0>, C4<0>;
L_0x17781a0 .functor NOT 1, v0x17729f0_0, C4<0>, C4<0>, C4<0>;
L_0x1778340 .functor AND 1, L_0x1778110, L_0x17781a0, C4<1>, C4<1>;
L_0x1778450 .functor NOT 1, v0x1772a90_0, C4<0>, C4<0>, C4<0>;
L_0x1778600 .functor AND 1, L_0x1778340, L_0x1778450, C4<1>, C4<1>;
L_0x1778710 .functor NOT 1, v0x1772bd0_0, C4<0>, C4<0>, C4<0>;
L_0x17788d0 .functor AND 1, L_0x1778600, L_0x1778710, C4<1>, C4<1>;
L_0x17789e0 .functor NOT 1, v0x1772950_0, C4<0>, C4<0>, C4<0>;
L_0x1778bb0 .functor NOT 1, v0x17729f0_0, C4<0>, C4<0>, C4<0>;
L_0x1778c20 .functor AND 1, L_0x17789e0, L_0x1778bb0, C4<1>, C4<1>;
L_0x1778d90 .functor AND 1, L_0x1778c20, v0x1772a90_0, C4<1>, C4<1>;
L_0x1778e00 .functor NOT 1, v0x1772bd0_0, C4<0>, C4<0>, C4<0>;
L_0x1778ee0 .functor AND 1, L_0x1778d90, L_0x1778e00, C4<1>, C4<1>;
L_0x1778ff0 .functor OR 1, L_0x17788d0, L_0x1778ee0, C4<0>, C4<0>;
L_0x1778e70 .functor AND 1, v0x1772950_0, v0x17729f0_0, C4<1>, C4<1>;
L_0x1779180 .functor AND 1, L_0x1778e70, v0x1772a90_0, C4<1>, C4<1>;
L_0x17792d0 .functor AND 1, L_0x1779180, v0x1772bd0_0, C4<1>, C4<1>;
L_0x1779390 .functor OR 1, L_0x1778ff0, L_0x17792d0, C4<0>, C4<0>;
L_0x1779540 .functor AND 1, v0x1772950_0, v0x17729f0_0, C4<1>, C4<1>;
L_0x17795b0 .functor AND 1, L_0x1779540, v0x1772a90_0, C4<1>, C4<1>;
L_0x1779720 .functor NOT 1, v0x1772bd0_0, C4<0>, C4<0>, C4<0>;
L_0x1779790 .functor AND 1, L_0x17795b0, L_0x1779720, C4<1>, C4<1>;
L_0x1779960 .functor OR 1, L_0x1779390, L_0x1779790, C4<0>, C4<0>;
L_0x1779ac0 .functor NOT 1, v0x1772950_0, C4<0>, C4<0>, C4<0>;
L_0x1779c00 .functor NOT 1, v0x17729f0_0, C4<0>, C4<0>, C4<0>;
L_0x1779c70 .functor OR 1, L_0x1779ac0, L_0x1779c00, C4<0>, C4<0>;
L_0x1779e60 .functor NOT 1, v0x1772a90_0, C4<0>, C4<0>, C4<0>;
L_0x1779ed0 .functor OR 1, L_0x1779c70, L_0x1779e60, C4<0>, C4<0>;
L_0x177a0d0 .functor NOT 1, v0x1772bd0_0, C4<0>, C4<0>, C4<0>;
L_0x177a140 .functor OR 1, L_0x1779ed0, L_0x177a0d0, C4<0>, C4<0>;
L_0x177a350 .functor NOT 1, v0x1772950_0, C4<0>, C4<0>, C4<0>;
L_0x177a3c0 .functor NOT 1, v0x17729f0_0, C4<0>, C4<0>, C4<0>;
L_0x177a540 .functor OR 1, L_0x177a350, L_0x177a3c0, C4<0>, C4<0>;
L_0x177a650 .functor OR 1, L_0x177a540, v0x1772a90_0, C4<0>, C4<0>;
L_0x177a830 .functor OR 1, L_0x177a650, v0x1772bd0_0, C4<0>, C4<0>;
L_0x177a8f0 .functor AND 1, L_0x177a140, L_0x177a830, C4<1>, C4<1>;
L_0x177ab30 .functor OR 1, v0x1772950_0, v0x17729f0_0, C4<0>, C4<0>;
L_0x177aba0 .functor NOT 1, v0x1772a90_0, C4<0>, C4<0>, C4<0>;
L_0x177aa00 .functor OR 1, L_0x177ab30, L_0x177aba0, C4<0>, C4<0>;
L_0x177ad50 .functor OR 1, L_0x177aa00, v0x1772bd0_0, C4<0>, C4<0>;
L_0x177af60 .functor AND 1, L_0x177a8f0, L_0x177ad50, C4<1>, C4<1>;
v0x17732e0_0 .net *"_ivl_0", 0 0, L_0x1778110;  1 drivers
v0x17733c0_0 .net *"_ivl_10", 0 0, L_0x1778710;  1 drivers
v0x17734a0_0 .net *"_ivl_12", 0 0, L_0x17788d0;  1 drivers
v0x1773590_0 .net *"_ivl_14", 0 0, L_0x17789e0;  1 drivers
v0x1773670_0 .net *"_ivl_16", 0 0, L_0x1778bb0;  1 drivers
v0x17737a0_0 .net *"_ivl_18", 0 0, L_0x1778c20;  1 drivers
v0x1773880_0 .net *"_ivl_2", 0 0, L_0x17781a0;  1 drivers
v0x1773960_0 .net *"_ivl_20", 0 0, L_0x1778d90;  1 drivers
v0x1773a40_0 .net *"_ivl_22", 0 0, L_0x1778e00;  1 drivers
v0x1773bb0_0 .net *"_ivl_24", 0 0, L_0x1778ee0;  1 drivers
v0x1773c90_0 .net *"_ivl_26", 0 0, L_0x1778ff0;  1 drivers
v0x1773d70_0 .net *"_ivl_28", 0 0, L_0x1778e70;  1 drivers
v0x1773e50_0 .net *"_ivl_30", 0 0, L_0x1779180;  1 drivers
v0x1773f30_0 .net *"_ivl_32", 0 0, L_0x17792d0;  1 drivers
v0x1774010_0 .net *"_ivl_34", 0 0, L_0x1779390;  1 drivers
v0x17740f0_0 .net *"_ivl_36", 0 0, L_0x1779540;  1 drivers
v0x17741d0_0 .net *"_ivl_38", 0 0, L_0x17795b0;  1 drivers
v0x17743c0_0 .net *"_ivl_4", 0 0, L_0x1778340;  1 drivers
v0x17744a0_0 .net *"_ivl_40", 0 0, L_0x1779720;  1 drivers
v0x1774580_0 .net *"_ivl_42", 0 0, L_0x1779790;  1 drivers
v0x1774660_0 .net *"_ivl_46", 0 0, L_0x1779ac0;  1 drivers
v0x1774740_0 .net *"_ivl_48", 0 0, L_0x1779c00;  1 drivers
v0x1774820_0 .net *"_ivl_50", 0 0, L_0x1779c70;  1 drivers
v0x1774900_0 .net *"_ivl_52", 0 0, L_0x1779e60;  1 drivers
v0x17749e0_0 .net *"_ivl_54", 0 0, L_0x1779ed0;  1 drivers
v0x1774ac0_0 .net *"_ivl_56", 0 0, L_0x177a0d0;  1 drivers
v0x1774ba0_0 .net *"_ivl_58", 0 0, L_0x177a140;  1 drivers
v0x1774c80_0 .net *"_ivl_6", 0 0, L_0x1778450;  1 drivers
v0x1774d60_0 .net *"_ivl_60", 0 0, L_0x177a350;  1 drivers
v0x1774e40_0 .net *"_ivl_62", 0 0, L_0x177a3c0;  1 drivers
v0x1774f20_0 .net *"_ivl_64", 0 0, L_0x177a540;  1 drivers
v0x1775000_0 .net *"_ivl_66", 0 0, L_0x177a650;  1 drivers
v0x17750e0_0 .net *"_ivl_68", 0 0, L_0x177a830;  1 drivers
v0x17753d0_0 .net *"_ivl_70", 0 0, L_0x177a8f0;  1 drivers
v0x17754b0_0 .net *"_ivl_72", 0 0, L_0x177ab30;  1 drivers
v0x1775590_0 .net *"_ivl_74", 0 0, L_0x177aba0;  1 drivers
v0x1775670_0 .net *"_ivl_76", 0 0, L_0x177aa00;  1 drivers
v0x1775750_0 .net *"_ivl_78", 0 0, L_0x177ad50;  1 drivers
v0x1775830_0 .net *"_ivl_8", 0 0, L_0x1778600;  1 drivers
v0x1775910_0 .net "a", 0 0, v0x1772950_0;  alias, 1 drivers
v0x17759b0_0 .net "b", 0 0, v0x17729f0_0;  alias, 1 drivers
v0x1775aa0_0 .net "c", 0 0, v0x1772a90_0;  alias, 1 drivers
v0x1775b90_0 .net "d", 0 0, v0x1772bd0_0;  alias, 1 drivers
v0x1775c80_0 .net "out_pos", 0 0, L_0x177af60;  alias, 1 drivers
v0x1775d40_0 .net "out_sop", 0 0, L_0x1779960;  alias, 1 drivers
S_0x1775ec0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1729e80;
 .timescale -12 -12;
E_0x17119f0 .event anyedge, v0x1776cb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1776cb0_0;
    %nor/r;
    %assign/vec4 v0x1776cb0_0, 0;
    %wait E_0x17119f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1771e20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1772cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1772d60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1771e20;
T_4 ;
    %wait E_0x1728660;
    %load/vec4 v0x1772e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1772cc0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1771e20;
T_5 ;
    %wait E_0x1728500;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1772bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1772a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17729f0_0, 0;
    %assign/vec4 v0x1772950_0, 0;
    %wait E_0x1728500;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1772bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1772a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17729f0_0, 0;
    %assign/vec4 v0x1772950_0, 0;
    %wait E_0x1728500;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1772bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1772a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17729f0_0, 0;
    %assign/vec4 v0x1772950_0, 0;
    %wait E_0x1728500;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1772bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1772a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17729f0_0, 0;
    %assign/vec4 v0x1772950_0, 0;
    %wait E_0x1728500;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1772bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1772a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17729f0_0, 0;
    %assign/vec4 v0x1772950_0, 0;
    %wait E_0x1728500;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1772bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1772a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17729f0_0, 0;
    %assign/vec4 v0x1772950_0, 0;
    %wait E_0x1728500;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1772bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1772a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17729f0_0, 0;
    %assign/vec4 v0x1772950_0, 0;
    %wait E_0x1728500;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1772bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1772a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17729f0_0, 0;
    %assign/vec4 v0x1772950_0, 0;
    %wait E_0x1728500;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1772bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1772a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17729f0_0, 0;
    %assign/vec4 v0x1772950_0, 0;
    %wait E_0x1728500;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1772bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1772a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17729f0_0, 0;
    %assign/vec4 v0x1772950_0, 0;
    %wait E_0x1728500;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1772bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1772a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17729f0_0, 0;
    %assign/vec4 v0x1772950_0, 0;
    %wait E_0x1728500;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1772bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1772a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17729f0_0, 0;
    %assign/vec4 v0x1772950_0, 0;
    %wait E_0x1728500;
    %load/vec4 v0x1772cc0_0;
    %store/vec4 v0x1772d60_0, 0, 1;
    %fork t_1, S_0x1772150;
    %jmp t_0;
    .scope S_0x1772150;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1772390_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1772390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1728500;
    %load/vec4 v0x1772390_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1772bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1772a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17729f0_0, 0;
    %assign/vec4 v0x1772950_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1772390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1772390_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1771e20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1728660;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1772bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1772a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17729f0_0, 0;
    %assign/vec4 v0x1772950_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1772cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1772d60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1729e80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1776850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1776cb0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1729e80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1776850_0;
    %inv;
    %store/vec4 v0x1776850_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1729e80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1772b30_0, v0x1776e20_0, v0x1776670_0, v0x1776710_0, v0x17767b0_0, v0x17768f0_0, v0x1776b70_0, v0x1776ad0_0, v0x1776a30_0, v0x1776990_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1729e80;
T_9 ;
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1729e80;
T_10 ;
    %wait E_0x1728660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1776c10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1776c10_0, 4, 32;
    %load/vec4 v0x1776d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1776c10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1776c10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1776c10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1776b70_0;
    %load/vec4 v0x1776b70_0;
    %load/vec4 v0x1776ad0_0;
    %xor;
    %load/vec4 v0x1776b70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1776c10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1776c10_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1776a30_0;
    %load/vec4 v0x1776a30_0;
    %load/vec4 v0x1776990_0;
    %xor;
    %load/vec4 v0x1776a30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1776c10_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1776c10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1776c10_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter8/response2/top_module.sv";
