Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun 14 17:34:16 2020
| Host         : Takudzwa-Shumba running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.731        0.000                      0                   49        0.206        0.000                      0                   49        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.731        0.000                      0                   49        0.206        0.000                      0                   49        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.704ns (23.417%)  route 2.302ns (76.583%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714     5.317    SS_Driver1/CLK
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.951     6.724    SS_Driver1/Count_reg[3]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  SS_Driver1/SegmentDrivers[7]_i_3/O
                         net (fo=1, routed)           0.810     7.658    SS_Driver1/SegmentDrivers[7]_i_3_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.124     7.782 r  SS_Driver1/SegmentDrivers[7]_i_1/O
                         net (fo=16, routed)          0.541     8.323    SS_Driver1/p_0_in1_in
    SLICE_X0Y81          FDRE                                         r  SS_Driver1/SegmentDrivers_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    SS_Driver1/CLK
    SLICE_X0Y81          FDRE                                         r  SS_Driver1/SegmentDrivers_reg[0]_lopt_replica/C
                         clock pessimism              0.277    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.054    SS_Driver1/SegmentDrivers_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.704ns (23.417%)  route 2.302ns (76.583%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714     5.317    SS_Driver1/CLK
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.951     6.724    SS_Driver1/Count_reg[3]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  SS_Driver1/SegmentDrivers[7]_i_3/O
                         net (fo=1, routed)           0.810     7.658    SS_Driver1/SegmentDrivers[7]_i_3_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.124     7.782 r  SS_Driver1/SegmentDrivers[7]_i_1/O
                         net (fo=16, routed)          0.541     8.323    SS_Driver1/p_0_in1_in
    SLICE_X0Y81          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    SS_Driver1/CLK
    SLICE_X0Y81          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[1]_lopt_replica/C
                         clock pessimism              0.277    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y81          FDSE (Setup_fdse_C_CE)      -0.205    15.054    SS_Driver1/SegmentDrivers_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.704ns (23.417%)  route 2.302ns (76.583%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714     5.317    SS_Driver1/CLK
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.951     6.724    SS_Driver1/Count_reg[3]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  SS_Driver1/SegmentDrivers[7]_i_3/O
                         net (fo=1, routed)           0.810     7.658    SS_Driver1/SegmentDrivers[7]_i_3_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.124     7.782 r  SS_Driver1/SegmentDrivers[7]_i_1/O
                         net (fo=16, routed)          0.541     8.323    SS_Driver1/p_0_in1_in
    SLICE_X0Y81          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    SS_Driver1/CLK
    SLICE_X0Y81          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[2]/C
                         clock pessimism              0.277    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y81          FDSE (Setup_fdse_C_CE)      -0.205    15.054    SS_Driver1/SegmentDrivers_reg[2]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.704ns (23.417%)  route 2.302ns (76.583%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714     5.317    SS_Driver1/CLK
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.951     6.724    SS_Driver1/Count_reg[3]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  SS_Driver1/SegmentDrivers[7]_i_3/O
                         net (fo=1, routed)           0.810     7.658    SS_Driver1/SegmentDrivers[7]_i_3_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.124     7.782 r  SS_Driver1/SegmentDrivers[7]_i_1/O
                         net (fo=16, routed)          0.541     8.323    SS_Driver1/p_0_in1_in
    SLICE_X0Y81          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    SS_Driver1/CLK
    SLICE_X0Y81          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[3]_lopt_replica/C
                         clock pessimism              0.277    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y81          FDSE (Setup_fdse_C_CE)      -0.205    15.054    SS_Driver1/SegmentDrivers_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.704ns (23.417%)  route 2.302ns (76.583%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714     5.317    SS_Driver1/CLK
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.951     6.724    SS_Driver1/Count_reg[3]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  SS_Driver1/SegmentDrivers[7]_i_3/O
                         net (fo=1, routed)           0.810     7.658    SS_Driver1/SegmentDrivers[7]_i_3_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.124     7.782 r  SS_Driver1/SegmentDrivers[7]_i_1/O
                         net (fo=16, routed)          0.541     8.323    SS_Driver1/p_0_in1_in
    SLICE_X0Y81          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    SS_Driver1/CLK
    SLICE_X0Y81          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[4]_lopt_replica/C
                         clock pessimism              0.277    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y81          FDSE (Setup_fdse_C_CE)      -0.205    15.054    SS_Driver1/SegmentDrivers_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.704ns (24.961%)  route 2.116ns (75.039%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714     5.317    SS_Driver1/CLK
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.951     6.724    SS_Driver1/Count_reg[3]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  SS_Driver1/SegmentDrivers[7]_i_3/O
                         net (fo=1, routed)           0.810     7.658    SS_Driver1/SegmentDrivers[7]_i_3_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.124     7.782 r  SS_Driver1/SegmentDrivers[7]_i_1/O
                         net (fo=16, routed)          0.355     8.137    SS_Driver1/p_0_in1_in
    SLICE_X1Y80          FDRE                                         r  SS_Driver1/SegmentDrivers_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.594    15.017    SS_Driver1/CLK
    SLICE_X1Y80          FDRE                                         r  SS_Driver1/SegmentDrivers_reg[0]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y80          FDRE (Setup_fdre_C_CE)      -0.205    15.051    SS_Driver1/SegmentDrivers_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.704ns (24.961%)  route 2.116ns (75.039%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714     5.317    SS_Driver1/CLK
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.951     6.724    SS_Driver1/Count_reg[3]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  SS_Driver1/SegmentDrivers[7]_i_3/O
                         net (fo=1, routed)           0.810     7.658    SS_Driver1/SegmentDrivers[7]_i_3_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.124     7.782 r  SS_Driver1/SegmentDrivers[7]_i_1/O
                         net (fo=16, routed)          0.355     8.137    SS_Driver1/p_0_in1_in
    SLICE_X1Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.594    15.017    SS_Driver1/CLK
    SLICE_X1Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[1]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y80          FDSE (Setup_fdse_C_CE)      -0.205    15.051    SS_Driver1/SegmentDrivers_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.704ns (24.961%)  route 2.116ns (75.039%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714     5.317    SS_Driver1/CLK
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.951     6.724    SS_Driver1/Count_reg[3]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  SS_Driver1/SegmentDrivers[7]_i_3/O
                         net (fo=1, routed)           0.810     7.658    SS_Driver1/SegmentDrivers[7]_i_3_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.124     7.782 r  SS_Driver1/SegmentDrivers[7]_i_1/O
                         net (fo=16, routed)          0.355     8.137    SS_Driver1/p_0_in1_in
    SLICE_X1Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.594    15.017    SS_Driver1/CLK
    SLICE_X1Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[2]_lopt_replica/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y80          FDSE (Setup_fdse_C_CE)      -0.205    15.051    SS_Driver1/SegmentDrivers_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.704ns (24.961%)  route 2.116ns (75.039%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714     5.317    SS_Driver1/CLK
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.951     6.724    SS_Driver1/Count_reg[3]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  SS_Driver1/SegmentDrivers[7]_i_3/O
                         net (fo=1, routed)           0.810     7.658    SS_Driver1/SegmentDrivers[7]_i_3_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.124     7.782 r  SS_Driver1/SegmentDrivers[7]_i_1/O
                         net (fo=16, routed)          0.355     8.137    SS_Driver1/p_0_in1_in
    SLICE_X0Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.594    15.017    SS_Driver1/CLK
    SLICE_X0Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[3]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDSE (Setup_fdse_C_CE)      -0.205    15.051    SS_Driver1/SegmentDrivers_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.704ns (24.961%)  route 2.116ns (75.039%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714     5.317    SS_Driver1/CLK
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.951     6.724    SS_Driver1/Count_reg[3]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  SS_Driver1/SegmentDrivers[7]_i_3/O
                         net (fo=1, routed)           0.810     7.658    SS_Driver1/SegmentDrivers[7]_i_3_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.124     7.782 r  SS_Driver1/SegmentDrivers[7]_i_1/O
                         net (fo=16, routed)          0.355     8.137    SS_Driver1/p_0_in1_in
    SLICE_X0Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.594    15.017    SS_Driver1/CLK
    SLICE_X0Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[4]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDSE (Setup_fdse_C_CE)      -0.205    15.051    SS_Driver1/SegmentDrivers_reg[4]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  6.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SS_Driver1/SegmentDrivers_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.019%)  route 0.153ns (51.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    SS_Driver1/CLK
    SLICE_X0Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDSE (Prop_fdse_C_Q)         0.141     1.656 r  SS_Driver1/SegmentDrivers_reg[5]/Q
                         net (fo=6, routed)           0.153     1.809    SS_Driver1/Q[5]
    SLICE_X1Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    SS_Driver1/CLK
    SLICE_X1Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[6]_lopt_replica/C
                         clock pessimism             -0.503     1.528    
    SLICE_X1Y80          FDSE (Hold_fdse_C_D)         0.075     1.603    SS_Driver1/SegmentDrivers_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 SS_Driver1/SegmentDrivers_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.415%)  route 0.150ns (51.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    SS_Driver1/CLK
    SLICE_X1Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDSE (Prop_fdse_C_Q)         0.141     1.656 r  SS_Driver1/SegmentDrivers_reg[6]/Q
                         net (fo=6, routed)           0.150     1.807    SS_Driver1/Q[6]
    SLICE_X1Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    SS_Driver1/CLK
    SLICE_X1Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDSE (Hold_fdse_C_D)         0.071     1.586    SS_Driver1/SegmentDrivers_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SS_Driver1/SegmentDrivers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.519%)  route 0.127ns (47.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    SS_Driver1/CLK
    SLICE_X1Y80          FDRE                                         r  SS_Driver1/SegmentDrivers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  SS_Driver1/SegmentDrivers_reg[0]/Q
                         net (fo=4, routed)           0.127     1.784    SS_Driver1/Q[0]
    SLICE_X1Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    SS_Driver1/CLK
    SLICE_X1Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[1]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDSE (Hold_fdse_C_D)         0.047     1.562    SS_Driver1/SegmentDrivers_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 SS_Driver1/SegmentDrivers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.723%)  route 0.167ns (54.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    SS_Driver1/CLK
    SLICE_X1Y80          FDRE                                         r  SS_Driver1/SegmentDrivers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  SS_Driver1/SegmentDrivers_reg[0]/Q
                         net (fo=4, routed)           0.167     1.824    SS_Driver1/Q[0]
    SLICE_X0Y81          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    SS_Driver1/CLK
    SLICE_X0Y81          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[1]_lopt_replica/C
                         clock pessimism             -0.502     1.530    
    SLICE_X0Y81          FDSE (Hold_fdse_C_D)         0.066     1.596    SS_Driver1/SegmentDrivers_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 SS_Driver1/SegmentDrivers_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.905%)  route 0.166ns (54.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    SS_Driver1/CLK
    SLICE_X1Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDSE (Prop_fdse_C_Q)         0.141     1.656 r  SS_Driver1/SegmentDrivers_reg[1]/Q
                         net (fo=8, routed)           0.166     1.822    SS_Driver1/Q[1]
    SLICE_X0Y81          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    SS_Driver1/CLK
    SLICE_X0Y81          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[2]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X0Y81          FDSE (Hold_fdse_C_D)         0.047     1.577    SS_Driver1/SegmentDrivers_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 SS_Driver1/SegmentDrivers_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.329%)  route 0.200ns (58.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    SS_Driver1/CLK
    SLICE_X0Y81          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDSE (Prop_fdse_C_Q)         0.141     1.657 r  SS_Driver1/SegmentDrivers_reg[2]/Q
                         net (fo=5, routed)           0.200     1.857    SS_Driver1/Q[2]
    SLICE_X0Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    SS_Driver1/CLK
    SLICE_X0Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[3]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y80          FDSE (Hold_fdse_C_D)         0.070     1.599    SS_Driver1/SegmentDrivers_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    SS_Driver1/CLK
    SLICE_X1Y84          FDRE                                         r  SS_Driver1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  SS_Driver1/Count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.778    SS_Driver1/Count_reg[15]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  SS_Driver1/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    SS_Driver1/Count_reg[12]_i_1_n_4
    SLICE_X1Y84          FDRE                                         r  SS_Driver1/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    SS_Driver1/CLK
    SLICE_X1Y84          FDRE                                         r  SS_Driver1/Count_reg[15]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    SS_Driver1/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    SS_Driver1/CLK
    SLICE_X1Y82          FDRE                                         r  SS_Driver1/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  SS_Driver1/Count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.776    SS_Driver1/Count_reg[7]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  SS_Driver1/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    SS_Driver1/Count_reg[4]_i_1_n_4
    SLICE_X1Y82          FDRE                                         r  SS_Driver1/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    SS_Driver1/CLK
    SLICE_X1Y82          FDRE                                         r  SS_Driver1/Count_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    SS_Driver1/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    SS_Driver1/CLK
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.118     1.775    SS_Driver1/Count_reg[3]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  SS_Driver1/Count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    SS_Driver1/Count_reg[0]_i_1_n_4
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    SS_Driver1/CLK
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[3]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    SS_Driver1/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SS_Driver1/SegmentDrivers_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.781%)  route 0.213ns (60.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    SS_Driver1/CLK
    SLICE_X1Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDSE (Prop_fdse_C_Q)         0.141     1.656 r  SS_Driver1/SegmentDrivers_reg[6]/Q
                         net (fo=6, routed)           0.213     1.870    SS_Driver1/Q[6]
    SLICE_X0Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    SS_Driver1/CLK
    SLICE_X0Y80          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[7]_lopt_replica/C
                         clock pessimism             -0.503     1.528    
    SLICE_X0Y80          FDSE (Hold_fdse_C_D)         0.078     1.606    SS_Driver1/SegmentDrivers_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     SS_Driver1/Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     SS_Driver1/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     SS_Driver1/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     SS_Driver1/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     SS_Driver1/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     SS_Driver1/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     SS_Driver1/Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     SS_Driver1/Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     SS_Driver1/Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     SS_Driver1/SegmentDrivers_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     SS_Driver1/SegmentDrivers_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     SS_Driver1/SegmentDrivers_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     SS_Driver1/SegmentDrivers_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     SS_Driver1/SegmentDrivers_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     SS_Driver1/SegmentDrivers_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     SS_Driver1/SegmentDrivers_reg[5]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     SS_Driver1/SegmentDrivers_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     SS_Driver1/SegmentDrivers_reg[6]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     SS_Driver1/SegmentDrivers_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     SS_Driver1/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     SS_Driver1/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     SS_Driver1/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     SS_Driver1/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     SS_Driver1/Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     SS_Driver1/Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     SS_Driver1/Count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     SS_Driver1/Count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     SS_Driver1/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     SS_Driver1/Count_reg[0]/C



