#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Feb 28 21:43:26 2017
# Process ID: 26688
# Current directory: /home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.runs/synth_1
# Command line: vivado -log full_system_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source full_system_wrapper.tcl
# Log file: /home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.runs/synth_1/full_system_wrapper.vds
# Journal file: /home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source full_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/greg/everything/xilnx_design/cycle3/fullPrototype/ip_dir'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
Command: synth_design -top full_system_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26699 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1104.566 ; gain = 219.488 ; free physical = 4506 ; free virtual = 35251
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'counter_f' is not compiled in library proc_common_v3_00_a [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/slave_attachment.vhd:110]
INFO: [Synth 8-638] synthesizing module 'full_system_wrapper' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'full_system' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:13]
INFO: [Synth 8-638] synthesizing module 'full_system_Decision_0_0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_Decision_0_0/synth/full_system_Decision_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'Decision' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:12]
	Parameter ap_ST_st1_fsm_0 bound to: 14'b00000000000001 
	Parameter ap_ST_st2_fsm_1 bound to: 14'b00000000000010 
	Parameter ap_ST_st3_fsm_2 bound to: 14'b00000000000100 
	Parameter ap_ST_st4_fsm_3 bound to: 14'b00000000001000 
	Parameter ap_ST_st5_fsm_4 bound to: 14'b00000000010000 
	Parameter ap_ST_st6_fsm_5 bound to: 14'b00000000100000 
	Parameter ap_ST_st7_fsm_6 bound to: 14'b00000001000000 
	Parameter ap_ST_st8_fsm_7 bound to: 14'b00000010000000 
	Parameter ap_ST_st9_fsm_8 bound to: 14'b00000100000000 
	Parameter ap_ST_st10_fsm_9 bound to: 14'b00001000000000 
	Parameter ap_ST_st11_fsm_10 bound to: 14'b00010000000000 
	Parameter ap_ST_st12_fsm_11 bound to: 14'b00100000000000 
	Parameter ap_ST_st13_fsm_12 bound to: 14'b01000000000000 
	Parameter ap_ST_st14_fsm_13 bound to: 14'b10000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_FFFFFFFF bound to: -1 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
	Parameter ap_const_lv17_0 bound to: 17'b00000000000000000 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_FFFFFFFE bound to: -2 - type: integer 
	Parameter ap_const_lv32_FA bound to: 250 - type: integer 
	Parameter ap_const_lv13_1000 bound to: 13'b1000000000000 
	Parameter ap_const_lv13_0 bound to: 13'b0000000000000 
	Parameter ap_const_lv13_F0 bound to: 13'b0000011110000 
	Parameter ap_const_lv32_3E8 bound to: 1000 - type: integer 
	Parameter ap_const_lv13_F00 bound to: 13'b0111100000000 
	Parameter ap_const_lv32_384 bound to: 900 - type: integer 
	Parameter ap_const_lv13_F bound to: 13'b0000000001111 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:113]
INFO: [Synth 8-638] synthesizing module 'Decision_recentdatapoints_data' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_recentdatapoints_data.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Decision_recentdatapoints_data_ram' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_recentdatapoints_data.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_recentdatapoints_data.v:22]
INFO: [Synth 8-3876] $readmem data file './Decision_recentdatapoints_data_ram.dat' is read successfully [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_recentdatapoints_data.v:25]
INFO: [Synth 8-256] done synthesizing module 'Decision_recentdatapoints_data_ram' (1#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_recentdatapoints_data.v:9]
INFO: [Synth 8-256] done synthesizing module 'Decision_recentdatapoints_data' (2#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_recentdatapoints_data.v:49]
INFO: [Synth 8-638] synthesizing module 'Decision_recentVBools_data' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_recentVBools_data.v:61]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Decision_recentVBools_data_ram' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_recentVBools_data.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_recentVBools_data.v:25]
INFO: [Synth 8-3876] $readmem data file './Decision_recentVBools_data_ram.dat' is read successfully [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_recentVBools_data.v:28]
INFO: [Synth 8-256] done synthesizing module 'Decision_recentVBools_data_ram' (3#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_recentVBools_data.v:9]
INFO: [Synth 8-256] done synthesizing module 'Decision_recentVBools_data' (4#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_recentVBools_data.v:61]
INFO: [Synth 8-638] synthesizing module 'Decision_AXILiteS_s_axi' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_AP_RETURN_0 bound to: 7'b0010000 
	Parameter ADDR_RESET_A_V_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_RESET_A_V_CTRL bound to: 7'b0011100 
	Parameter ADDR_RESET_V_V_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_RESET_V_V_CTRL bound to: 7'b0100100 
	Parameter ADDR_RESET_PARAMS_V_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_RESET_PARAMS_V_CTRL bound to: 7'b0101100 
	Parameter ADDR_ATHRESH_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_ATHRESH_CTRL bound to: 7'b0110100 
	Parameter ADDR_VTHRESH_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_VTHRESH_CTRL bound to: 7'b0111100 
	Parameter ADDR_A_FLIP_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_A_FLIP_CTRL bound to: 7'b1000100 
	Parameter ADDR_V_FLIP_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_V_FLIP_CTRL bound to: 7'b1001100 
	Parameter ADDR_A_LENGTH_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_A_LENGTH_CTRL bound to: 7'b1010100 
	Parameter ADDR_V_LENGTH_DATA_0 bound to: 7'b1011000 
	Parameter ADDR_V_LENGTH_CTRL bound to: 7'b1011100 
	Parameter ADDR_DATA_DATA_0 bound to: 7'b1100000 
	Parameter ADDR_DATA_CTRL bound to: 7'b1100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_AXILiteS_s_axi.v:269]
INFO: [Synth 8-256] done synthesizing module 'Decision_AXILiteS_s_axi' (5#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision_AXILiteS_s_axi.v:9]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1113]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1115]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1117]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1119]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1123]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1239]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1245]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1253]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1259]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1267]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1305]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1309]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1325]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1403]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1451]
INFO: [Synth 8-256] done synthesizing module 'Decision' (6#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:12]
INFO: [Synth 8-256] done synthesizing module 'full_system_Decision_0_0' (7#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_Decision_0_0/synth/full_system_Decision_0_0.v:56]
WARNING: [Synth 8-350] instance 'Decision_0' of module 'full_system_Decision_0_0' requires 20 connections, but only 19 given [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:371]
INFO: [Synth 8-638] synthesizing module 'full_system_Decision_0_1' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_Decision_0_1/synth/full_system_Decision_0_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'full_system_Decision_0_1' (8#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_Decision_0_1/synth/full_system_Decision_0_1.v:56]
WARNING: [Synth 8-350] instance 'Decision_1' of module 'full_system_Decision_0_1' requires 20 connections, but only 19 given [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:391]
INFO: [Synth 8-638] synthesizing module 'full_system_Decision_0_2' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_Decision_0_2/synth/full_system_Decision_0_2.v:56]
INFO: [Synth 8-256] done synthesizing module 'full_system_Decision_0_2' (9#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_Decision_0_2/synth/full_system_Decision_0_2.v:56]
WARNING: [Synth 8-350] instance 'Decision_2' of module 'full_system_Decision_0_2' requires 20 connections, but only 19 given [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:411]
INFO: [Synth 8-638] synthesizing module 'full_system_Decision_0_3' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_Decision_0_3/synth/full_system_Decision_0_3.v:56]
INFO: [Synth 8-256] done synthesizing module 'full_system_Decision_0_3' (10#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_Decision_0_3/synth/full_system_Decision_0_3.v:56]
WARNING: [Synth 8-350] instance 'Decision_3' of module 'full_system_Decision_0_3' requires 20 connections, but only 19 given [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:431]
INFO: [Synth 8-638] synthesizing module 'full_system_axi_gpio_1_0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_gpio_1_0/synth/full_system_axi_gpio_1_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_gpio_1_0/synth/full_system_axi_gpio_1_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_axi_lite_ipif' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_slave_attachment' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_address_decoder' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (11#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_address_decoder' (12#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_slave_attachment' (13#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_axi_lite_ipif' (14#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 32'b00000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (15#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 5 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (16#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (17#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (18#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'full_system_axi_gpio_1_0' (19#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_gpio_1_0/synth/full_system_axi_gpio_1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'full_system_axi_max11100_0_0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_max11100_0_0/synth/full_system_axi_max11100_0_0.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_REG bound to: 1 - type: integer 
	Parameter C_NUM_MEM bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_max11100' declared at '/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/vhdl/axi_max11100.vhd:111' bound to instance 'U0' of component 'axi_max11100' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_max11100_0_0/synth/full_system_axi_max11100_0_0.vhd:157]
INFO: [Synth 8-638] synthesizing module 'axi_max11100' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/vhdl/axi_max11100.vhd:182]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_REG bound to: 1 - type: integer 
	Parameter C_NUM_MEM bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/vhdl/axi_max11100.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/vhdl/axi_max11100.vhd:148]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v1_01_a_axi_lite_ipif' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/axi_lite_ipif.vhd:246]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000110 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v1_01_a_slave_attachment' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000110 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v1_01_a_address_decoder' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/address_decoder.vhd:181]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000110 
	Parameter C_FAMILY bound to: nofamily - type: string 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/address_decoder.vhd:424]
INFO: [Synth 8-638] synthesizing module 'proc_common_v3_00_a_pselect_f' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_common_v3_00_a/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v3_00_a_pselect_f' (20#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_common_v3_00_a/pselect_f.vhd:169]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/address_decoder.vhd:424]
INFO: [Synth 8-638] synthesizing module 'proc_common_v3_00_a_pselect_f__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_common_v3_00_a/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v3_00_a_pselect_f__parameterized0' (20#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_common_v3_00_a/pselect_f.vhd:169]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/address_decoder.vhd:424]
INFO: [Synth 8-638] synthesizing module 'proc_common_v3_00_a_pselect_f__parameterized1' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_common_v3_00_a/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v3_00_a_pselect_f__parameterized1' (20#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_common_v3_00_a/pselect_f.vhd:169]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/address_decoder.vhd:424]
INFO: [Synth 8-638] synthesizing module 'proc_common_v3_00_a_pselect_f__parameterized2' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_common_v3_00_a/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v3_00_a_pselect_f__parameterized2' (20#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_common_v3_00_a/pselect_f.vhd:169]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/address_decoder.vhd:424]
INFO: [Synth 8-638] synthesizing module 'proc_common_v3_00_a_pselect_f__parameterized3' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_common_v3_00_a/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v3_00_a_pselect_f__parameterized3' (20#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_common_v3_00_a/pselect_f.vhd:169]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/address_decoder.vhd:424]
INFO: [Synth 8-638] synthesizing module 'proc_common_v3_00_a_pselect_f__parameterized4' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_common_v3_00_a/pselect_f.vhd:169]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v3_00_a_pselect_f__parameterized4' (20#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_common_v3_00_a/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v1_01_a_address_decoder' (21#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/address_decoder.vhd:181]
INFO: [Synth 8-226] default block is never used [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/slave_attachment.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v1_01_a_slave_attachment' (22#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v1_01_a_axi_lite_ipif' (23#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/axi_lite_ipif.vhd:246]
	Parameter C_NUM_REG bound to: 6 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'user_logic' declared at '/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/verilog/user_logic.v:35' bound to instance 'USER_LOGIC_I' of component 'user_logic' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/vhdl/axi_max11100.vhd:337]
INFO: [Synth 8-638] synthesizing module 'user_logic' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/verilog/user_logic.v:35]
	Parameter C_NUM_REG bound to: 6 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/verilog/user_logic.v:158]
INFO: [Synth 8-256] done synthesizing module 'user_logic' (24#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/verilog/user_logic.v:35]
INFO: [Synth 8-256] done synthesizing module 'axi_max11100' (25#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/vhdl/axi_max11100.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'full_system_axi_max11100_0_0' (26#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_max11100_0_0/synth/full_system_axi_max11100_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'full_system_axi_max11100_0_1' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_max11100_0_1/synth/full_system_axi_max11100_0_1.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_REG bound to: 1 - type: integer 
	Parameter C_NUM_MEM bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_max11100' declared at '/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/vhdl/axi_max11100.vhd:111' bound to instance 'U0' of component 'axi_max11100' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_max11100_0_1/synth/full_system_axi_max11100_0_1.vhd:157]
INFO: [Synth 8-638] synthesizing module 'axi_max11100__parameterized1' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/vhdl/axi_max11100.vhd:182]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_REG bound to: 1 - type: integer 
	Parameter C_NUM_MEM bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v1_01_a_axi_lite_ipif__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/axi_lite_ipif.vhd:246]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000110 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v1_01_a_slave_attachment__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000110 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/slave_attachment.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v1_01_a_slave_attachment__parameterized0' (26#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v1_01_a_axi_lite_ipif__parameterized0' (26#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v1_01_a/axi_lite_ipif.vhd:246]
	Parameter C_NUM_REG bound to: 6 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'user_logic' declared at '/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/verilog/user_logic.v:35' bound to instance 'USER_LOGIC_I' of component 'user_logic' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/vhdl/axi_max11100.vhd:337]
INFO: [Synth 8-256] done synthesizing module 'axi_max11100__parameterized1' (26#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/vhdl/axi_max11100.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'full_system_axi_max11100_0_1' (27#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_max11100_0_1/synth/full_system_axi_max11100_0_1.vhd:87]
INFO: [Synth 8-638] synthesizing module 'full_system_axi_max11100_0_2' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_max11100_0_2/synth/full_system_axi_max11100_0_2.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_REG bound to: 1 - type: integer 
	Parameter C_NUM_MEM bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_max11100' declared at '/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/vhdl/axi_max11100.vhd:111' bound to instance 'U0' of component 'axi_max11100' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_max11100_0_2/synth/full_system_axi_max11100_0_2.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'full_system_axi_max11100_0_2' (28#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_max11100_0_2/synth/full_system_axi_max11100_0_2.vhd:87]
INFO: [Synth 8-638] synthesizing module 'full_system_axi_max11100_0_3' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_max11100_0_3/synth/full_system_axi_max11100_0_3.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_REG bound to: 1 - type: integer 
	Parameter C_NUM_MEM bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_max11100' declared at '/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/axi_max11100_v1_0/hdl/vhdl/axi_max11100.vhd:111' bound to instance 'U0' of component 'axi_max11100' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_max11100_0_3/synth/full_system_axi_max11100_0_3.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'full_system_axi_max11100_0_3' (29#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_max11100_0_3/synth/full_system_axi_max11100_0_3.vhd:87]
INFO: [Synth 8-638] synthesizing module 'full_system_axi_timer_0_0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_timer_0_0/synth/full_system_axi_timer_0_0.vhd:87]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at '/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/axi_timer.vhd:163' bound to instance 'U0' of component 'axi_timer' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_timer_0_0/synth/full_system_axi_timer_0_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/axi_timer.vhd:222]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/axi_timer.vhd:187]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/axi_timer.vhd:188]
INFO: [Synth 8-638] synthesizing module 'tc_core' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/tc_core.vhd:191]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:166]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21250' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (31#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'count_module' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:147]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/counter_f.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (32#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/counter_f.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (33#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/count_module.vhd:147]
INFO: [Synth 8-638] synthesizing module 'timer_control' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:199]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:281]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:281]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:281]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:281]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:281]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:281]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:281]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:281]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:281]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:281]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:281]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:281]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:362]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:362]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:362]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:362]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:362]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:362]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:362]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:362]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:362]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:362]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:362]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:434]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:444]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (33#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (33#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (33#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (34#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:199]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'tc_core' (35#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/tc_core.vhd:191]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_axi_lite_ipif__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_address_decoder__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (35#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (35#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (35#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (35#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (35#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (35#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (35#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (35#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_address_decoder__parameterized0' (35#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized0' (35#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_axi_lite_ipif__parameterized0' (35#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (36#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/axi_timer.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'full_system_axi_timer_0_0' (37#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_timer_0_0/synth/full_system_axi_timer_0_0.vhd:87]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'full_system_axi_timer_0_0' requires 26 connections, but only 23 given [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:569]
INFO: [Synth 8-638] synthesizing module 'full_system_processing_system7_0_0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_processing_system7_0_0/synth/full_system_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 6 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (38#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (39#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (40#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (41#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_processing_system7_0_0/synth/full_system_processing_system7_0_0.v:306]
INFO: [Synth 8-256] done synthesizing module 'full_system_processing_system7_0_0' (42#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_processing_system7_0_0/synth/full_system_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'full_system_processing_system7_0_axi_periph_0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:948]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1SB6YCT' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:2693]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1SB6YCT' (43#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:2693]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XBSIYB' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:2825]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XBSIYB' (44#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:2825]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_U47WW' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:2957]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_U47WW' (45#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:2957]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_17IPZ7Y' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:3089]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_17IPZ7Y' (46#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:3089]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1W1OT7A' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:3221]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1W1OT7A' (47#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:3221]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_TNPPOO' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:3353]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_TNPPOO' (48#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:3353]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4ZLGVF' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:3485]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4ZLGVF' (49#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:3485]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_13FNRXX' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:3617]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_13FNRXX' (50#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:3617]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1HVWUU3' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:3749]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1HVWUU3' (51#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:3749]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_Q2AF0L' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:3881]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_Q2AF0L' (52#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:3881]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_1UUNAGD' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:4013]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_1UUNAGD' (53#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:4013]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_39M8HP' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:4145]
INFO: [Synth 8-638] synthesizing module 'full_system_auto_pc_0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_auto_pc_0/synth/full_system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' (54#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' (55#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' (56#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' (57#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' (58#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' (59#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' (59#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' (60#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' (61#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' (62#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' (62#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' (62#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' (63#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (64#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (65#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' (65#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' (65#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' (65#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (66#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' (67#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (67#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' (67#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' (67#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' (67#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' (67#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' (67#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (67#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' (67#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s' (68#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (69#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'full_system_auto_pc_0' (70#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_auto_pc_0/synth/full_system_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_39M8HP' (71#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:4145]
INFO: [Synth 8-638] synthesizing module 'full_system_xbar_0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_xbar_0/synth/full_system_xbar_0.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 11 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 704'b00000000000000000000000000000000010000101000000000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001010000000000100000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 352'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 11'b11111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 11'b11111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 11 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 704'b00000000000000000000000000000000010000101000000000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001010000000000100000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 704'b00000000000000000000000000000000010000101000000011111111111111110000000000000000000000000000000001000001001000011111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000010000111100010011111111111111110000000000000000000000000000000001000011110000111111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001010000000000101111111111111111000000000000000000000000000000000101000000000000111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000000000000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 11'b11111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 11'b11111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 12 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 11'b00000000000 
	Parameter P_M_AXILITE_MASK bound to: 11'b00000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 11 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 704'b00000000000000000000000000000000010000101000000000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001010000000000100000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 704'b00000000000000000000000000000000010000101000000011111111111111110000000000000000000000000000000001000001001000011111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000010000111100010011111111111111110000000000000000000000000000000001000011110000111111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001010000000000101111111111111111000000000000000000000000000000000101000000000000111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000000000000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 12'b011111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (72#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (73#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (73#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (73#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010100000000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (73#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (73#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (73#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (73#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (73#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (73#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (73#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000101000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (73#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' (74#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' (75#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' (76#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter' (77#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' (77#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 12 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (78#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (78#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (78#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 12 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (78#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' (78#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 12 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (78#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' (79#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' (80#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'full_system_xbar_0' (81#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_xbar_0/synth/full_system_xbar_0.v:60]
WARNING: [Synth 8-350] instance 'xbar' of module 'full_system_xbar_0' requires 40 connections, but only 38 given [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:2652]
INFO: [Synth 8-256] done synthesizing module 'full_system_processing_system7_0_axi_periph_0' (82#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:948]
INFO: [Synth 8-638] synthesizing module 'full_system_rst_processing_system7_0_100M_0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_rst_processing_system7_0_100M_0/synth/full_system_rst_processing_system7_0_100M_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_rst_processing_system7_0_100M_0/synth/full_system_rst_processing_system7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (83#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (83#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (83#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (84#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (85#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (86#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (87#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'full_system_rst_processing_system7_0_100M_0' (88#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_rst_processing_system7_0_100M_0/synth/full_system_rst_processing_system7_0_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'full_system_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:909]
INFO: [Synth 8-638] synthesizing module 'full_system_axi_gpio_0_0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_gpio_0_0/synth/full_system_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_gpio_0_0/synth/full_system_axi_gpio_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_axi_lite_ipif__parameterized1' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized1' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_address_decoder__parameterized1' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (88#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (88#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (88#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' (88#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_address_decoder__parameterized1' (88#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized1' (88#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_axi_lite_ipif__parameterized1' (88#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (88#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (88#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (88#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'full_system_axi_gpio_0_0' (89#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_gpio_0_0/synth/full_system_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'full_system_xlconcat_0_0' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_xlconcat_0_0/synth/full_system_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (90#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'full_system_xlconcat_0_0' (91#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_xlconcat_0_0/synth/full_system_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'full_system' (92#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system.v:13]
INFO: [Synth 8-256] done synthesizing module 'full_system_wrapper' (93#1) [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/hdl/full_system_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_in
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[1]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[2]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[3]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[4]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[7]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[8]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[0]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[1]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[2]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[3]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[0]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[1]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[2]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[3]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[4]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[5]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[6]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[7]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[8]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[9]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[10]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[11]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[12]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[13]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[14]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[15]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[16]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[17]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[18]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[19]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[20]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[21]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[22]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[23]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[24]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[25]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[26]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[27]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[28]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[29]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[30]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[31]
WARNING: [Synth 8-3331] design axi_lite_ipif_v3_0_4_address_decoder__parameterized1 has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design axi_lite_ipif_v3_0_4_address_decoder__parameterized1 has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design axi_lite_ipif_v3_0_4_address_decoder__parameterized1 has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design axi_lite_ipif_v3_0_4_address_decoder__parameterized1 has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design axi_lite_ipif_v3_0_4_address_decoder__parameterized1 has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design axi_lite_ipif_v3_0_4_address_decoder__parameterized1 has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design axi_lite_ipif_v3_0_4_address_decoder__parameterized1 has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design axi_lite_ipif_v3_0_4_address_decoder__parameterized1 has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design axi_lite_ipif_v3_0_4_slave_attachment__parameterized1 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axi_lite_ipif_v3_0_4_slave_attachment__parameterized1 has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axi_lite_ipif_v3_0_4_slave_attachment__parameterized1 has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axi_lite_ipif_v3_0_4_slave_attachment__parameterized1 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized4 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized4 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized4 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized4 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized4 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized1 has unconnected port S[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1290.004 ; gain = 404.926 ; free physical = 4314 ; free virtual = 35062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1290.004 ; gain = 404.926 ; free physical = 4315 ; free virtual = 35062
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_processing_system7_0_0/full_system_processing_system7_0_0.xdc] for cell 'full_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_processing_system7_0_0/full_system_processing_system7_0_0.xdc] for cell 'full_system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_processing_system7_0_0/full_system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/full_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/full_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_gpio_0_0/full_system_axi_gpio_0_0_board.xdc] for cell 'full_system_i/stim/U0'
Finished Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_gpio_0_0/full_system_axi_gpio_0_0_board.xdc] for cell 'full_system_i/stim/U0'
Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_gpio_0_0/full_system_axi_gpio_0_0.xdc] for cell 'full_system_i/stim/U0'
Finished Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_gpio_0_0/full_system_axi_gpio_0_0.xdc] for cell 'full_system_i/stim/U0'
Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_gpio_1_0/full_system_axi_gpio_1_0_board.xdc] for cell 'full_system_i/axi_btns/U0'
Finished Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_gpio_1_0/full_system_axi_gpio_1_0_board.xdc] for cell 'full_system_i/axi_btns/U0'
Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_gpio_1_0/full_system_axi_gpio_1_0.xdc] for cell 'full_system_i/axi_btns/U0'
Finished Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_gpio_1_0/full_system_axi_gpio_1_0.xdc] for cell 'full_system_i/axi_btns/U0'
Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_timer_0_0/full_system_axi_timer_0_0.xdc] for cell 'full_system_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_axi_timer_0_0/full_system_axi_timer_0_0.xdc] for cell 'full_system_i/axi_timer_0/U0'
Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_rst_processing_system7_0_100M_0/full_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'full_system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_rst_processing_system7_0_100M_0/full_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'full_system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_rst_processing_system7_0_100M_0/full_system_rst_processing_system7_0_100M_0.xdc] for cell 'full_system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ip/full_system_rst_processing_system7_0_100M_0/full_system_rst_processing_system7_0_100M_0.xdc] for cell 'full_system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/src/vivado/constraint_files/debugBoard_8bit.xdc]
Finished Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/src/vivado/constraint_files/debugBoard_8bit.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/greg/everything/xilnx_design/cycle3/src/vivado/constraint_files/debugBoard_8bit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/full_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/full_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/src/vivado/constraint_files/pmodADC_4.xdc]
Finished Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/src/vivado/constraint_files/pmodADC_4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/greg/everything/xilnx_design/cycle3/src/vivado/constraint_files/pmodADC_4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/full_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/full_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/full_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/full_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 135 instances were transformed.
  FDR => FDRE: 108 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1596.332 ; gain = 0.000 ; free physical = 4137 ; free virtual = 34885
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:01:21 . Memory (MB): peak = 1596.332 ; gain = 711.254 ; free physical = 4136 ; free virtual = 34883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:01:21 . Memory (MB): peak = 1596.332 ; gain = 711.254 ; free physical = 4136 ; free virtual = 34883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for full_system_i/processing_system7_0/inst. (constraint file  /home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.runs/synth_1/dont_touch.xdc, line 63).
Applied set_property DONT_TOUCH = true for full_system_i/stim/U0. (constraint file  /home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for full_system_i/axi_btns/U0. (constraint file  /home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for full_system_i/axi_timer_0/U0. (constraint file  /home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for full_system_i/rst_processing_system7_0_100M/U0. (constraint file  /home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property DONT_TOUCH = true for full_system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/Decision_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/Decision_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/Decision_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/Decision_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/axi_btns. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/axi_max11100_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/axi_max11100_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/axi_max11100_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/axi_max11100_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/stim. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for full_system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:21 . Memory (MB): peak = 1596.332 ; gain = 711.254 ; free physical = 4136 ; free virtual = 34883
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'CircularBuffer_head_i_read_ass_1_reg_1719_reg[31:0]' into 'recentABools_head_i_reg[31:0]' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:656]
INFO: [Synth 8-4471] merging register 'CircularBuffer_head_i_read_ass_reg_1624_reg[31:0]' into 'recentVBools_head_i_reg[31:0]' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:668]
INFO: [Synth 8-4471] merging register 'recentdatapoints_head_i_reg[31:0]' into 'p_tmp_i_reg_1556_reg[31:0]' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:716]
INFO: [Synth 8-4471] merging register 'tmp_38_i_reg_1550_reg[31:0]' into 'recentdatapoints_len_reg[31:0]' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:719]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1117]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/paceace/decision_v1_0/hdl/verilog/Decision.v:1115]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_20_fu_1355_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i2_fu_743_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i4_fu_1056_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_523_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_11_fu_1011_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_668_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i1_fu_647_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'user_logic'
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ip_clk_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "spi_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/counter_f.vhd:176]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:25 . Memory (MB): peak = 1596.332 ; gain = 711.254 ; free physical = 4135 ; free virtual = 34883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |Decision         |           4|      9805|
|2     |full_system__GC0 |           1|     28121|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 64    
	   4 Input     32 Bit       Adders := 16    
	   3 Input     32 Bit       Adders := 16    
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 28    
	   2 Input      4 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 193   
	               16 Bit    Registers := 20    
	               14 Bit    Registers := 6     
	               12 Bit    Registers := 8     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 29    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 41    
	                1 Bit    Registers := 356   
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   3 Input     33 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 123   
	  16 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 12    
	   7 Input     32 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 20    
	   5 Input     16 Bit        Muxes := 4     
	  15 Input     14 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 13    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 51    
	   5 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 24    
	   6 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 26    
	   7 Input      2 Bit        Muxes := 19    
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 347   
	   5 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Decision_recentdatapoints_data_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Decision_recentVBools_data_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Decision_recentVBools_data_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Decision_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module Decision 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   4 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 33    
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module axi_lite_ipif_v3_0_4_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module axi_lite_ipif_v3_0_4_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v1_01_a_address_decoder__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module axi_lite_ipif_v1_01_a_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module user_logic__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 3     
Module proc_common_v3_00_a_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v1_01_a_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module axi_lite_ipif_v1_01_a_slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module user_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 3     
Module proc_common_v3_00_a_pselect_f__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v1_01_a_address_decoder__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module axi_lite_ipif_v1_01_a_slave_attachment__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module user_logic__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 3     
Module proc_common_v3_00_a_pselect_f__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module proc_common_v3_00_a_pselect_f__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v1_01_a_address_decoder__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module axi_lite_ipif_v1_01_a_slave_attachment__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module user_logic__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 3     
Module counter_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module axi_lite_ipif_v3_0_4_slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_protocol_converter_v2_1_9_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_9_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_10_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module axi_crossbar_v2_1_10_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_10_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_10_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_10_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module axi_crossbar_v2_1_10_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_address_decoder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module axi_lite_ipif_v3_0_4_slave_attachment__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:45 ; elapsed = 00:01:25 . Memory (MB): peak = 1596.332 ; gain = 711.254 ; free physical = 4135 ; free virtual = 34883
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tmp_11_fu_1011_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i1_fu_647_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_9_fu_668_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i2_fu_743_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i4_fu_1056_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_523_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_20_fu_1355_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:391]
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/adc_start_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/clk_divider_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/delay_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/intr_enable_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/spi_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/adc_start_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/clk_divider_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/delay_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/intr_enable_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/spi_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/adc_start_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/clk_divider_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/delay_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/intr_enable_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/spi_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/adc_start_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/clk_divider_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/delay_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/USER_LOGIC_I/intr_enable_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/USER_LOGIC_I/spi_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/greg/everything/xilnx_design/cycle3/fullPrototype/fullPrototype.srcs/sources_1/bd/full_system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:608]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:28 . Memory (MB): peak = 1596.332 ; gain = 711.254 ; free physical = 4136 ; free virtual = 34883
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:48 ; elapsed = 00:01:28 . Memory (MB): peak = 1596.332 ; gain = 711.254 ; free physical = 4136 ; free virtual = 34883

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |Decision         |           4|     10575|
|2     |full_system__GC0 |           1|     27541|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                                           | Inference      | Size (Depth x Width) | Primitives      | 
+------------+----------------------------------------------------------------------+----------------+----------------------+-----------------+
|Decision    | recentdatapoints_data_U/Decision_recentdatapoints_data_ram_U/ram_reg | User Attribute | 32 x 16              | RAM16X1S x 32   | 
|Decision    | recentVBools_data_U/Decision_recentVBools_data_ram_U/ram_reg         | User Attribute | 32 x 1               | RAM16X1D x 2    | 
|Decision    | recentABools_data_U/Decision_recentVBools_data_ram_U/ram_reg         | User Attribute | 32 x 1               | RAM16X1D x 2    | 
+------------+----------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[0]' (FDRE) to 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[3]'
INFO: [Synth 8-3886] merging instance 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[1]' (FDRE) to 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[3]'
INFO: [Synth 8-3886] merging instance 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[2]' (FDRE) to 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[3]'
INFO: [Synth 8-3886] merging instance 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[4]' (FDRE) to 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[7]'
INFO: [Synth 8-3886] merging instance 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[5]' (FDRE) to 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[7]'
INFO: [Synth 8-3886] merging instance 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[6]' (FDRE) to 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[7]'
INFO: [Synth 8-3886] merging instance 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[8]' (FDRE) to 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[11]'
INFO: [Synth 8-3886] merging instance 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[9]' (FDRE) to 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[11]'
INFO: [Synth 8-3886] merging instance 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[10]' (FDRE) to 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[11]'
INFO: [Synth 8-3886] merging instance 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[12]' (FDRE) to 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[15]'
INFO: [Synth 8-3886] merging instance 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[13]' (FDRE) to 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[15]'
INFO: [Synth 8-3886] merging instance 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[14]' (FDRE) to 'Decision:/Decision_AXILiteS_s_axi_U/int_ap_return_reg[15]'
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[14]) is unused and will be removed from module Decision_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[13]) is unused and will be removed from module Decision_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[12]) is unused and will be removed from module Decision_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[10]) is unused and will be removed from module Decision_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[9]) is unused and will be removed from module Decision_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[8]) is unused and will be removed from module Decision_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[6]) is unused and will be removed from module Decision_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[5]) is unused and will be removed from module Decision_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[4]) is unused and will be removed from module Decision_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[2]) is unused and will be removed from module Decision_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[1]) is unused and will be removed from module Decision_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[0]) is unused and will be removed from module Decision_AXILiteS_s_axi.
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'full_system_i/i_14_0/axi_btns/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (full_system_i/i_14_0/axi_btns/U0/\ip2bus_data_i_D1_reg[1] )
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'full_system_i/i_14_0/axi_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (full_system_i/i_14_0/axi_btns/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[2]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[3]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[4]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[8]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[9]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[10]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[11]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[12]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[13]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[14]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[15]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[16]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[17]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[18]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[19]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[20]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[21]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[22]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[23]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[24]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[25]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[26]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (full_system_i/i_14_0/axi_max11100_0/\U0/USER_LOGIC_I/IP2Bus_Error_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (full_system_i/i_14_0/axi_max11100_0/\U0/USER_LOGIC_I/state_reg[4] )
INFO: [Synth 8-3332] Sequential element (U0/USER_LOGIC_I/IP2Bus_Error_reg) is unused and will be removed from module full_system_axi_max11100_0_0.
INFO: [Synth 8-3332] Sequential element (U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module full_system_axi_max11100_0_0.
INFO: [Synth 8-3332] Sequential element (U0/USER_LOGIC_I/state_reg[4]) is unused and will be removed from module full_system_axi_max11100_0_0.
INFO: [Synth 8-3332] Sequential element (U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module full_system_axi_max11100_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (full_system_i/i_14_0/axi_max11100_1/\U0/USER_LOGIC_I/IP2Bus_Error_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (full_system_i/i_14_0/axi_max11100_1/\U0/USER_LOGIC_I/state_reg[4] )
INFO: [Synth 8-3332] Sequential element (U0/USER_LOGIC_I/IP2Bus_Error_reg) is unused and will be removed from module full_system_axi_max11100_0_1.
INFO: [Synth 8-3332] Sequential element (U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module full_system_axi_max11100_0_1.
INFO: [Synth 8-3332] Sequential element (U0/USER_LOGIC_I/state_reg[4]) is unused and will be removed from module full_system_axi_max11100_0_1.
INFO: [Synth 8-3332] Sequential element (U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module full_system_axi_max11100_0_1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (full_system_i/i_14_0/axi_max11100_2/\U0/USER_LOGIC_I/IP2Bus_Error_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (full_system_i/i_14_0/axi_max11100_2/\U0/USER_LOGIC_I/state_reg[4] )
INFO: [Synth 8-3332] Sequential element (U0/USER_LOGIC_I/IP2Bus_Error_reg) is unused and will be removed from module full_system_axi_max11100_0_2.
INFO: [Synth 8-3332] Sequential element (U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module full_system_axi_max11100_0_2.
INFO: [Synth 8-3332] Sequential element (U0/USER_LOGIC_I/state_reg[4]) is unused and will be removed from module full_system_axi_max11100_0_2.
INFO: [Synth 8-3332] Sequential element (U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module full_system_axi_max11100_0_2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (full_system_i/i_14_0/axi_max11100_3/\U0/USER_LOGIC_I/IP2Bus_Error_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (full_system_i/i_14_0/axi_max11100_3/\U0/USER_LOGIC_I/state_reg[4] )
INFO: [Synth 8-3332] Sequential element (U0/USER_LOGIC_I/IP2Bus_Error_reg) is unused and will be removed from module full_system_axi_max11100_0_3.
INFO: [Synth 8-3332] Sequential element (U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module full_system_axi_max11100_0_3.
INFO: [Synth 8-3332] Sequential element (U0/USER_LOGIC_I/state_reg[4]) is unused and will be removed from module full_system_axi_max11100_0_3.
INFO: [Synth 8-3332] Sequential element (U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module full_system_axi_max11100_0_3.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (full_system_i/i_14_0/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (full_system_i/i_14_0/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'full_system_i/i_14_0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'full_system_i/i_14_0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'full_system_i/i_14_0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'full_system_i/i_14_0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'full_system_i/i_14_0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'full_system_i/i_14_0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/rst_processing_system7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'full_system_i/i_14_0/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'full_system_i/i_14_0/rst_processing_system7_0_100M/U0/SEQ/core_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'full_system_i/i_14_0/stim/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (full_system_i/i_14_0/stim/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]' (FDRE) to 'full_system_i/i_14_0/stim/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'full_system_i/i_14_0/stim/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'full_system_i/i_14_0/stim/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'full_system_i/i_14_0/stim/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'full_system_i/i_14_0/stim/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'full_system_i/i_14_0/stim/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'full_system_i/i_14_0/stim/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (full_system_i/i_14_0/stim/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
1
INFO: [Common 17-83] Releasing license: Synthesis
904 Infos, 202 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Tue Feb 28 21:45:12 2017...
