 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 05:13:30 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_97 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_read_address_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  R_97/CK (DFFR_X2)                                     0.0000     0.0000 r
  R_97/Q (DFFR_X2)                                      0.7258     0.7258 f
  U602/ZN (NOR3_X2)                                     0.1798     0.9056 r
  U680/ZN (NAND2_X2)                                    0.0769     0.9825 f
  U678/ZN (NAND3_X2)                                    0.1699     1.1524 r
  U674/ZN (NAND2_X2)                                    0.1039     1.2563 f
  U673/ZN (NAND2_X4)                                    0.1287     1.3851 r
  U492/ZN (INV_X1)                                      0.0790     1.4640 f
  U672/ZN (NAND2_X2)                                    0.1079     1.5719 r
  U677/ZN (NAND2_X2)                                    0.0764     1.6483 f
  U545/ZN (INV_X2)                                      0.0588     1.7071 r
  U544/ZN (NAND2_X1)                                    0.0548     1.7619 f
  U1234/ZN (NAND3_X2)                                   0.1572     1.9191 r
  U543/ZN (INV_X2)                                      0.0470     1.9661 f
  dut_sram_read_address_reg[2]/D (DFFR_X2)              0.0000     1.9661 f
  data arrival time                                                1.9661

  clock clk (rise edge)                                 2.4200     2.4200
  clock network delay (ideal)                           0.0000     2.4200
  clock uncertainty                                    -0.0500     2.3700
  dut_sram_read_address_reg[2]/CK (DFFR_X2)             0.0000     2.3700 r
  library setup time                                   -0.4019     1.9681
  data required time                                               1.9681
  --------------------------------------------------------------------------
  data required time                                               1.9681
  data arrival time                                               -1.9661
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0020


1
