Hardware/Software Codesing; Scheduling Pipelined Circuits


# Preliminary Sketch

## Part I - Introduction (2 pages)
1. What is it?
2. Why is it relevant?
3. Motivation related issues

## Part II - Technical Details (3/4 pages)
1. Pipelined Computing
2. Instruction Scheduling 
3. Pipelined Scheduling:
- Structural Pipelining
- Functional Pipelining
- Loop Folding
4. In-depth analysis of some examples

## Part III - Final Remarks (1 page)
1. Revisiting "why is it relevant?"
2. Conclusions
3. Listed sources


# Main Sources:
- G. De Micheli, Synthesis and Optimization of Digital Circuits
- C. Buttazzo, Hard real-time computing systems: predictable scheduling algorithms and applications, 3rd ed. New York: Springer, 2011
- R. Mall, Real-Time Systems: Theory and Practice. 2009
- https://www.wikiwand.com/en/Pipeline_(computing)
- https://www.wikiwand.com/en/Instruction_pipelining
- http://www.cs.cmu.edu/afs/cs/academic/class/15745-s06/web/handouts/11.pdf
- http://users.ece.northwestern.edu/~seda/pipeline.pdf
- https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-004-computation-structures-spring-2017/c7/c7s2/c7s2v2/pipelined-circuits-6-11-/
- High-Level Synthesis of Pipelined Circuits from Modular Queue Based Specifications - Maria-Cristina Marinescu, Martin C. Rinard: https://people.csail.mit.edu/rinard/paper/ieice01.pdf
- Pipelined Asynchronous Circuits - Andrew Matthew Lines: 
https://core.ac.uk/download/pdf/216151556.pdf
- Computer Architecture - Mehdi Zargham, Prentice Hall: 
http://www2.cs.siu.edu/~cs401/Textbook/ch3.pdf
- A Pipeline Scheduling Algorithm for High-Level Synthesis - Azeddien M. Sllame: 
https://www.sciencedirect.com/science/article/pii/S1474667017337278
- A Fully Self-Timed Bit-Serial Pipeline Architecture for Embedded Systems - Achim Rettberg, Mauro Zanella, Christophe Bobda, Thomas Lehmann:
https://www.researchgate.net/publication/221341641_A_Fully_Self-Timed_Bit-Serial_Pipeline_Architecture_for_Embedded_Systems
- Implementation of the AES Algorithm for a ReconÔ¨Ågurable, Bit Serial, Fully Pipelined Architecture - Achim Rettberg, Raphael Weber:
https://www.researchgate.net/publication/221405492_Implementation_of_the_AES_Algorithm_for_a_Reconfigurable_Bit_Serial_Fully_Pipelined_Architecture
