Date Thu Nov GMT Server NCSA Content type text html Last modified Sat Nov GMT Content length Home page for Jack Jack Lojlo washington edu Department Computer Science and Engineering University Washington Box Seattle This home page currently under construction Research Papers Converting Thread Level Parallelism Into Instruction Level Parallelism via Simultaneous Multithreading Abstract Postscript Jack Susan Eggers Joel Emer Henry Levy Rebecca Stamm and Dean Tullsen Submitted for publication July Exploiting Choice Instruction Fetch and Issue Implementable Simultaneous Multithreading Processor Abstract Postscript Dean Tullsen Susan Eggers Joel Emer Henry Levy Jack and Rebecca Stamm Proceedings the Annual International Symposium Computer Architecture Philadelphia May Compilation Issues for Simultaneous Multithreading Processor Postscript Jack Susan Eggers Henry Levy and Dean Tullsen Proceedings the First SUIF Compiler Workshop Stanford January Improving balanced scheduling with compiler optimizations that increase instruction level parallelism Abstract Postscript Jack and Susan Eggers Proceedings the ACM SIGPLAN Conference Programming Language Design and Implementation Jolla California June pages Comparing static and dynamic scheduling superscalar processors Jack General Examination Written Report May Examining the interaction between balanced scheduling and other compiler optimizations Jack LoPh Qualifying Examination Written Report May currently working architectural and compiler support for Simultaneous Multithreading SMT research interests also include static and dynamic scheduling for superscalar and VLIW processors instruction level parallelism issues well compilation for multithreaded architectures particular investigating compilation issues for Jack down WWW pages Where find Franklin Ave Seattle Sieg Hall Room Phone FAX couple pictures from our recent paintball experience Picture Picture Yahoojlo washington edu 