
*** Running vivado
    with args -log dma_design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_design_1_wrapper.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dma_design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yangjiel/Desktop/VGA_mem_mapped-master/project_audio'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'dma_design_1_v_tc_0_0' generated file not found 'c:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_v_tc_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dma_design_1_auto_pc_0' generated file not found 'c:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 344.953 ; gain = 63.695
Command: synth_design -top dma_design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11536 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 447.445 ; gain = 95.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dma_design_1_wrapper' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'dma_design_1' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:1593]
INFO: [Synth 8-3491] module 'dma_design_1_LSFR_0_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_LSFR_0_0_stub.vhdl:5' bound to instance 'LSFR_0' of component 'dma_design_1_LSFR_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2263]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_LSFR_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_LSFR_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'dma_design_1_audio_testbench_0_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_audio_testbench_0_0_stub.vhdl:5' bound to instance 'audio_testbench_0' of component 'dma_design_1_audio_testbench_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2270]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_audio_testbench_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_audio_testbench_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'dma_design_1_axi_gpio_0_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'dma_design_1_axi_gpio_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2286]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_axi_gpio_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'dma_design_1_axi_gpio_1_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'dma_design_1_axi_gpio_1_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2311]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_axi_gpio_1_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'dma_design_1_axi_gpio_2_3' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_axi_gpio_2_3_stub.vhdl:5' bound to instance 'axi_gpio_2' of component 'dma_design_1_axi_gpio_2_3' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2334]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_axi_gpio_2_3' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_axi_gpio_2_3_stub.vhdl:31]
INFO: [Synth 8-3491] module 'dma_design_1_axi_smc_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'dma_design_1_axi_smc_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2357]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_axi_smc_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_axi_smc_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'dma_design_1_axi_vdma_0_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_axi_vdma_0_0_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'dma_design_1_axi_vdma_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2392]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_axi_vdma_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_axi_vdma_0_0_stub.vhdl:53]
INFO: [Synth 8-3491] module 'dma_design_1_proc_sys_reset_0_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'dma_design_1_proc_sys_reset_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2437]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_proc_sys_reset_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'dma_design_1_processing_system7_0_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'dma_design_1_processing_system7_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2450]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_processing_system7_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_processing_system7_0_0_stub.vhdl:126]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_ps7_0_axi_periph_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:851]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OT91KD' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OT91KD' (1#1) [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_LPTTYL' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_LPTTYL' (2#1) [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:153]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_X32G19' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_X32G19' (3#1) [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:254]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_QNRECT' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:355]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_QNRECT' (4#1) [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:355]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_IXCEF2' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:479]
INFO: [Synth 8-3491] module 'dma_design_1_auto_pc_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'dma_design_1_auto_pc_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:662]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_auto_pc_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_IXCEF2' (5#1) [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:479]
INFO: [Synth 8-3491] module 'dma_design_1_xbar_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'dma_design_1_xbar_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:1446]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_xbar_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1_ps7_0_axi_periph_0' (6#1) [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:851]
INFO: [Synth 8-3491] module 'dma_design_1_rst_ps7_0_100M_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_rst_ps7_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_100M' of component 'dma_design_1_rst_ps7_0_100M_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2688]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_rst_ps7_0_100M_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_rst_ps7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'dma_design_1_v_axi4s_vid_out_0_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_v_axi4s_vid_out_0_0_stub.vhdl:5' bound to instance 'v_axi4s_vid_out_0' of component 'dma_design_1_v_axi4s_vid_out_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2701]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_v_axi4s_vid_out_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_v_axi4s_vid_out_0_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'dma_design_1_v_tc_0_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_v_tc_0_0_stub.vhdl:5' bound to instance 'v_tc_0' of component 'dma_design_1_v_tc_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2732]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_v_tc_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_v_tc_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'dma_design_1_vga_logic_0_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_vga_logic_0_0_stub.vhdl:5' bound to instance 'vga_logic_0' of component 'dma_design_1_vga_logic_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2745]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_vga_logic_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_vga_logic_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'dma_design_1_xlconcat_0_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'dma_design_1_xlconcat_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2753]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_xlconcat_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'dma_design_1_xlconstant_0_0' declared at 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'dma_design_1_xlconstant_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2759]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_xlconstant_0_0' [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/realtime/dma_design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1' (7#1) [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:1593]
WARNING: [Synth 8-350] instance 'dma_design_1_i' of module 'dma_design_1' requires 39 connections, but only 27 given [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:96]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1_wrapper' (8#1) [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_IXCEF2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_IXCEF2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_QNRECT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_QNRECT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_QNRECT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_QNRECT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_X32G19 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_X32G19 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_X32G19 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_X32G19 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_LPTTYL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_LPTTYL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_LPTTYL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_LPTTYL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_OT91KD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_OT91KD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_OT91KD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_OT91KD has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 491.910 ; gain = 140.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:AC_GPIO1_0 to constant 0 [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:96]
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:AC_GPIO2_0 to constant 0 [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:96]
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:AC_GPIO3_0 to constant 0 [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:96]
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[7] to constant 0 [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:96]
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[6] to constant 0 [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:96]
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[5] to constant 0 [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:96]
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[4] to constant 0 [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:96]
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[3] to constant 0 [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:96]
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[2] to constant 0 [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:96]
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[1] to constant 0 [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:96]
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[0] to constant 0 [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:96]
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:clk_100_0 to constant 0 [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/sources_1/imports/hdl/dma_design_1_wrapper.v:96]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 491.910 ; gain = 140.008
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp35/dma_design_1_axi_smc_0_in_context.xdc] for cell 'dma_design_1_i/axi_smc'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp35/dma_design_1_axi_smc_0_in_context.xdc] for cell 'dma_design_1_i/axi_smc'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp37/dma_design_1_axi_vdma_0_0_in_context.xdc] for cell 'dma_design_1_i/axi_vdma_0'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp37/dma_design_1_axi_vdma_0_0_in_context.xdc] for cell 'dma_design_1_i/axi_vdma_0'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp39/dma_design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'dma_design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp39/dma_design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'dma_design_1_i/proc_sys_reset_0'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc] for cell 'dma_design_1_i/processing_system7_0'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc] for cell 'dma_design_1_i/processing_system7_0'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp43/dma_design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'dma_design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp43/dma_design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'dma_design_1_i/rst_ps7_0_100M'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp45/dma_design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'dma_design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp45/dma_design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'dma_design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp47/dma_design_1_v_tc_0_0_in_context.xdc] for cell 'dma_design_1_i/v_tc_0'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp47/dma_design_1_v_tc_0_0_in_context.xdc] for cell 'dma_design_1_i/v_tc_0'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp49/dma_design_1_vga_logic_0_0_in_context.xdc] for cell 'dma_design_1_i/vga_logic_0'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp49/dma_design_1_vga_logic_0_0_in_context.xdc] for cell 'dma_design_1_i/vga_logic_0'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp51/dma_design_1_xlconcat_0_0_in_context.xdc] for cell 'dma_design_1_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp51/dma_design_1_xlconcat_0_0_in_context.xdc] for cell 'dma_design_1_i/xlconcat_0'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp53/dma_design_1_xlconstant_0_0_in_context.xdc] for cell 'dma_design_1_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp53/dma_design_1_xlconstant_0_0_in_context.xdc] for cell 'dma_design_1_i/xlconstant_0'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp55/dma_design_1_xbar_0_in_context.xdc] for cell 'dma_design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp55/dma_design_1_xbar_0_in_context.xdc] for cell 'dma_design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp57/dma_design_1_axi_gpio_0_0_in_context.xdc] for cell 'dma_design_1_i/axi_gpio_0'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp57/dma_design_1_axi_gpio_0_0_in_context.xdc] for cell 'dma_design_1_i/axi_gpio_0'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp59/dma_design_1_LSFR_0_0_in_context.xdc] for cell 'dma_design_1_i/LSFR_0'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp59/dma_design_1_LSFR_0_0_in_context.xdc] for cell 'dma_design_1_i/LSFR_0'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp61/dma_design_1_axi_gpio_1_0_in_context.xdc] for cell 'dma_design_1_i/axi_gpio_1'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp61/dma_design_1_axi_gpio_1_0_in_context.xdc] for cell 'dma_design_1_i/axi_gpio_1'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp63/dma_design_1_axi_gpio_2_3_in_context.xdc] for cell 'dma_design_1_i/axi_gpio_2'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp63/dma_design_1_axi_gpio_2_3_in_context.xdc] for cell 'dma_design_1_i/axi_gpio_2'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp65/dma_design_1_audio_testbench_0_0_in_context.xdc] for cell 'dma_design_1_i/audio_testbench_0'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp65/dma_design_1_audio_testbench_0_0_in_context.xdc] for cell 'dma_design_1_i/audio_testbench_0'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp67/dma_design_1_auto_pc_0_in_context.xdc] for cell 'dma_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp67/dma_design_1_auto_pc_0_in_context.xdc] for cell 'dma_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'AC_ADR0'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'AC_ADR1'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO0'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO1'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO2'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO3'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'AC_MCLK'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'AC_SCK'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'AC_SDA'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'JA1'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'JA10'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'JA2'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'JA3'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'JA4'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'JA7'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'JA8'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'JA9'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'JB1'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'JB10'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'JB2'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'JB3'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'JB4'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'JB7'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'JB8'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'JB9'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'JC1_N'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'JC1_P'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'JC2_N'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'JC2_P'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'JC3_N'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'JC3_P'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'JC4_N'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'JC4_P'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'JD1_N'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'JD1_P'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'JD2_N'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'JD2_P'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'JD3_N'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'JD3_P'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'JD4_N'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'JD4_P'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'OLED_DC'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'OLED_RES'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'OLED_SCLK'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'OLED_SDIN'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'OLED_VBAT'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'OLED_VDD'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'HD_CLK'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'HD_D0'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'HD_D1'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'HD_D10'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'HD_D11'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'HD_D12'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'HD_D13'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'HD_D14'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'HS_D15'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'HD_D2'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'HD_D3'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'HD_D4'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'HD_D5'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'HD_D6'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'HD_D7'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'HD_D8'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'HD_D9'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'HD_DE'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'HD_HSYNC'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'HD_INT'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'HD_SCL'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'HD_SDA'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIF'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIFO'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'HD_VSYNC'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'LD0'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'LD1'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'LD2'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'LD3'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'LD4'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'LD5'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'LD6'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'LD7'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'reset_rtl'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:208]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:211]
WARNING: [Vivado 12-584] No ports matched 'OTG_VBUSOC'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'XADC_GIO0'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'XADC_GIO1'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'XADC_GIO2'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'XADC_GIO3'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'PUDC_B'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'OTG_RESETN'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:234]
WARNING: [Vivado 12-584] No ports matched 'SW0'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'SW1'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:240]
WARNING: [Vivado 12-584] No ports matched 'SW2'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'SW3'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'SW4'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:243]
WARNING: [Vivado 12-584] No ports matched 'SW5'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:244]
WARNING: [Vivado 12-584] No ports matched 'SW6'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:245]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:245]
WARNING: [Vivado 12-627] No clocks matched 'zed_audio_clk_48M'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:391]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:391]
WARNING: [Vivado 12-627] No clocks matched 'clk_100_0'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:391]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:391]
WARNING: [Vivado 12-627] No clocks matched 'clk_100_0'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:392]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:392]
WARNING: [Vivado 12-627] No clocks matched 'zed_audio_clk_48M'. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:392]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:392]
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/dma_design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dma_design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dma_design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 791.828 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '50.000' specified during out-of-context synthesis of instance 'dma_design_1_i/axi_vdma_0' at clock pin 's_axi_lite_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/.Xil/Vivado-11448-ensc-pit-13/dcp41/dma_design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property DONT_TOUCH = true for dma_design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/LSFR_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/audio_testbench_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/vga_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dma_design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design dma_design_1_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design dma_design_1_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design dma_design_1_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design dma_design_1_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design dma_design_1_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design dma_design_1_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design dma_design_1_ps7_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design dma_design_1_ps7_0_axi_periph_0 has unconnected port M03_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'dma_design_1_i/processing_system7_0/FCLK_CLK0' to pin 'dma_design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dma_design_1_i/processing_system7_0/FCLK_CLK1' to pin 'dma_design_1_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:AC_GPIO1_0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:AC_GPIO2_0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:AC_GPIO3_0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:SW_0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dma_design_1_i:clk_100_0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |dma_design_1_xbar_0                 |         1|
|2     |dma_design_1_auto_pc_0              |         1|
|3     |dma_design_1_LSFR_0_0               |         1|
|4     |dma_design_1_audio_testbench_0_0    |         1|
|5     |dma_design_1_axi_gpio_0_0           |         1|
|6     |dma_design_1_axi_gpio_1_0           |         1|
|7     |dma_design_1_axi_gpio_2_3           |         1|
|8     |dma_design_1_axi_smc_0              |         1|
|9     |dma_design_1_axi_vdma_0_0           |         1|
|10    |dma_design_1_proc_sys_reset_0_0     |         1|
|11    |dma_design_1_processing_system7_0_0 |         1|
|12    |dma_design_1_rst_ps7_0_100M_0       |         1|
|13    |dma_design_1_v_axi4s_vid_out_0_0    |         1|
|14    |dma_design_1_v_tc_0_0               |         1|
|15    |dma_design_1_vga_logic_0_0          |         1|
|16    |dma_design_1_xlconcat_0_0           |         1|
|17    |dma_design_1_xlconstant_0_0         |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |dma_design_1_LSFR_0_0_bbox_0               |     1|
|2     |dma_design_1_audio_testbench_0_0_bbox_1    |     1|
|3     |dma_design_1_auto_pc_0_bbox_9              |     1|
|4     |dma_design_1_axi_gpio_0_0_bbox_2           |     1|
|5     |dma_design_1_axi_gpio_1_0_bbox_3           |     1|
|6     |dma_design_1_axi_gpio_2_3_bbox_4           |     1|
|7     |dma_design_1_axi_smc_0_bbox_5              |     1|
|8     |dma_design_1_axi_vdma_0_0_bbox_6           |     1|
|9     |dma_design_1_proc_sys_reset_0_0_bbox_7     |     1|
|10    |dma_design_1_processing_system7_0_0_bbox_8 |     1|
|11    |dma_design_1_rst_ps7_0_100M_0_bbox_11      |     1|
|12    |dma_design_1_v_axi4s_vid_out_0_0_bbox_12   |     1|
|13    |dma_design_1_v_tc_0_0_bbox_13              |     1|
|14    |dma_design_1_vga_logic_0_0_bbox_14         |     1|
|15    |dma_design_1_xbar_0_bbox_10                |     1|
|16    |dma_design_1_xlconcat_0_0_bbox_15          |     1|
|17    |dma_design_1_xlconstant_0_0_bbox_16        |     1|
|18    |IBUF                                       |     5|
|19    |OBUF                                       |    14|
+------+-------------------------------------------+------+

Report Instance Areas: 
+------+---------------------+--------------------------------+------+
|      |Instance             |Module                          |Cells |
+------+---------------------+--------------------------------+------+
|1     |top                  |                                |  1502|
|2     |  dma_design_1_i     |dma_design_1                    |  1483|
|3     |    ps7_0_axi_periph |dma_design_1_ps7_0_axi_periph_0 |   662|
|4     |      s00_couplers   |s00_couplers_imp_IXCEF2         |   177|
+------+---------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 791.828 ; gain = 439.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 791.828 ; gain = 140.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 791.828 ; gain = 439.926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 791.828 ; gain = 446.875
INFO: [Common 17-1381] The checkpoint 'C:/Users/yangjiel/Desktop/180305_vdma_test_M2M3_change/180305_vdma_test_M2M3_change.runs/synth_1/dma_design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dma_design_1_wrapper_utilization_synth.rpt -pb dma_design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 791.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 15 19:36:41 2018...
