Analysis Results for Benchmarks with Configuration: ( 64kB 64kB 64kB 2 2 2 64 ) 


**************************************************
Benchmark: 401.bzip2
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        4414730                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    304821771                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total            968                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    698138041                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                4247613                       # number of overall misses (Count)
system.l2.overallAccesses::total              4415698                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 429.mcf
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       12736461                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    293783994                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total            686                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    677320670                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               11880638                       # number of overall misses (Count)
system.l2.overallAccesses::total             12737147                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 456.hmmer
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total         395597                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    256424803                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           4558                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    695978477                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                 263576                       # number of overall misses (Count)
system.l2.overallAccesses::total               400155                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 458.sjeng
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        8571532                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    271625551                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total         461145                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    675382070                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                8523351                       # number of overall misses (Count)
system.l2.overallAccesses::total              9032677                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 470.lbm
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        7163210                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    216142450                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total            562                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    740313131                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                7163753                       # number of overall misses (Count)
system.l2.overallAccesses::total              7163772                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

