<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Fetch the cache line that contains address `p` using the given `STRATEGY`."><title>_mm_prefetch in cs431_homework::test::loom::arch::x86_64 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../../static.files/rustdoc-069232aa.css"><meta name="rustdoc-vars" data-root-path="../../../../../" data-static-root-path="../../../../../static.files/" data-current-crate="cs431_homework" data-themes="" data-resource-suffix="" data-rustdoc-version="1.91.0-nightly (2fd855fbf 2025-08-07)" data-channel="nightly" data-search-js="search-fa3e91e5.js" data-settings-js="settings-5514c975.js" ><script src="../../../../../static.files/storage-68b7e25d.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../../../static.files/main-eebb9057.js"></script><noscript><link rel="stylesheet" href="../../../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc fn"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../../../cs431_homework/index.html">cs431_<wbr>homework</a><span class="version">0.1.0</span></h2></div><div class="sidebar-elems"><div id="rustdoc-modnav"><h2><a href="index.html">In cs431_<wbr>homework::<wbr>test::<wbr>loom::<wbr>arch::<wbr>x86_<wbr>64</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../../../index.html">cs431_homework</a>::<wbr><a href="../../../index.html">test</a>::<wbr><a href="../../index.html">loom</a>::<wbr><a href="../index.html">arch</a>::<wbr><a href="index.html">x86_64</a></div><h1>Function <span class="fn">_mm_prefetch</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><span class="since" title="Stable since Rust version 1.27.0">1.27.0</span> · <a class="src" href="https://doc.rust-lang.org/nightly/src/core/stdarch/crates/core_arch/src/x86/sse.rs.html#1900">Source</a> </span></div><pre class="rust item-decl"><code>pub unsafe fn _mm_prefetch&lt;const STRATEGY: <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.i32.html">i32</a>&gt;(p: <a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.pointer.html">*const </a><a class="primitive" href="https://doc.rust-lang.org/nightly/std/primitive.i8.html">i8</a>)</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Fetch the cache line that contains address <code>p</code> using the given <code>STRATEGY</code>.</p>
<p>The <code>STRATEGY</code> must be one of:</p>
<ul>
<li>
<p><a href="constant._MM_HINT_T0.html"><code>_MM_HINT_T0</code></a>: Fetch into all levels of the
cache hierarchy.</p>
</li>
<li>
<p><a href="constant._MM_HINT_T1.html"><code>_MM_HINT_T1</code></a>: Fetch into L2 and higher.</p>
</li>
<li>
<p><a href="constant._MM_HINT_T2.html"><code>_MM_HINT_T2</code></a>: Fetch into L3 and higher or
an implementation-specific choice (e.g., L2 if there is no L3).</p>
</li>
<li>
<p><a href="constant._MM_HINT_NTA.html"><code>_MM_HINT_NTA</code></a>: Fetch data using the
non-temporal access (NTA) hint. It may be a place closer than main memory
but outside of the cache hierarchy. This is used to reduce access latency
without polluting the cache.</p>
</li>
<li>
<p><a href="constant._MM_HINT_ET0.html"><code>_MM_HINT_ET0</code></a> and
<a href="constant._MM_HINT_ET1.html"><code>_MM_HINT_ET1</code></a> are similar to <code>_MM_HINT_T0</code>
and <code>_MM_HINT_T1</code> but indicate an anticipation to write to the address.</p>
</li>
</ul>
<p>The actual implementation depends on the particular CPU. This instruction
is considered a hint, so the CPU is also free to simply ignore the request.</p>
<p>The amount of prefetched data depends on the cache line size of the
specific CPU, but it will be at least 32 bytes.</p>
<p>Common caveats:</p>
<ul>
<li>
<p>Most modern CPUs already automatically prefetch data based on predicted
access patterns.</p>
</li>
<li>
<p>Data is usually not fetched if this would cause a TLB miss or a page
fault.</p>
</li>
<li>
<p>Too much prefetching can cause unnecessary cache evictions.</p>
</li>
<li>
<p>Prefetching may also fail if there are not enough memory-subsystem
resources (e.g., request buffers).</p>
</li>
</ul>
<p><a href="https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_prefetch">Intel’s documentation</a></p>
</div></details></section></div></main></body></html>