Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  8 02:26:01 2023
| Host         : vt_g14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vpong_timing_summary_routed.rpt -pb top_vpong_timing_summary_routed.pb -rpx top_vpong_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vpong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    104         
DPIR-1     Warning           Asynchronous driver check      40          
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (155)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (932)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (155)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_disp_div/clk_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: game_logic_inst/cnt_ball_movement_x/clk_out_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_uart_baudrate_generator/baud_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: main_vga_sync/pixel_reg_reg[0]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: main_vga_sync/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (932)
--------------------------------------------------
 There are 932 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.532        0.000                      0                 1253        0.153        0.000                      0                 1253        4.500        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.532        0.000                      0                 1188        0.153        0.000                      0                 1188        4.500        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.845        0.000                      0                   65        0.511        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 4.446ns (51.551%)  route 4.178ns (48.449%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.557     5.078    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  graphics_renderer_inst/gpu_py_reg[0]/Q
                         net (fo=11, routed)          0.451     5.984    gpu_pos_y[0]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[0]_P[16])
                                                      3.841     9.825 f  vram_wa/P[16]
                         net (fo=16, routed)          1.785    11.610    paddle1_renderer_inst/memory_block_reg_9_2[0]
    SLICE_X31Y43         LUT4 (Prop_lut4_I2_O)        0.149    11.759 r  paddle1_renderer_inst/memory_block_reg_8_0_i_3/O
                         net (fo=6, routed)           1.943    13.702    main_vga_vram_buffer/memory_block_reg_9_2_1[0]
    RAMB36_X1Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.489    14.830    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKARDCLK
                         clock pessimism              0.180    15.010    
                         clock uncertainty           -0.035    14.974    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740    14.234    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         14.234    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 4.446ns (51.797%)  route 4.138ns (48.203%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.557     5.078    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  graphics_renderer_inst/gpu_py_reg[0]/Q
                         net (fo=11, routed)          0.451     5.984    gpu_pos_y[0]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[0]_P[16])
                                                      3.841     9.825 f  vram_wa/P[16]
                         net (fo=16, routed)          1.785    11.610    paddle1_renderer_inst/memory_block_reg_9_2[0]
    SLICE_X31Y43         LUT4 (Prop_lut4_I2_O)        0.149    11.759 r  paddle1_renderer_inst/memory_block_reg_8_0_i_3/O
                         net (fo=6, routed)           1.902    13.661    main_vga_vram_buffer/memory_block_reg_9_2_1[0]
    RAMB36_X1Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.493    14.834    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKARDCLK
                         clock pessimism              0.180    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740    14.238    main_vga_vram_buffer/memory_block_reg_8_1
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -13.661    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 4.446ns (52.475%)  route 4.027ns (47.525%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.557     5.078    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  graphics_renderer_inst/gpu_py_reg[0]/Q
                         net (fo=11, routed)          0.451     5.984    gpu_pos_y[0]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[0]_P[16])
                                                      3.841     9.825 f  vram_wa/P[16]
                         net (fo=16, routed)          1.785    11.610    paddle1_renderer_inst/memory_block_reg_9_2[0]
    SLICE_X31Y43         LUT4 (Prop_lut4_I2_O)        0.149    11.759 r  paddle1_renderer_inst/memory_block_reg_8_0_i_3/O
                         net (fo=6, routed)           1.791    13.551    main_vga_vram_buffer/memory_block_reg_9_2_1[0]
    RAMB36_X1Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.484    14.825    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_2/CLKARDCLK
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740    14.229    main_vga_vram_buffer/memory_block_reg_8_2
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 4.446ns (52.881%)  route 3.962ns (47.119%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.557     5.078    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  graphics_renderer_inst/gpu_py_reg[0]/Q
                         net (fo=11, routed)          0.451     5.984    gpu_pos_y[0]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[0]_P[16])
                                                      3.841     9.825 f  vram_wa/P[16]
                         net (fo=16, routed)          1.785    11.610    paddle1_renderer_inst/memory_block_reg_9_2[0]
    SLICE_X31Y43         LUT4 (Prop_lut4_I2_O)        0.149    11.759 r  paddle1_renderer_inst/memory_block_reg_8_0_i_3/O
                         net (fo=6, routed)           1.726    13.485    main_vga_vram_buffer/memory_block_reg_9_2_1[0]
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.479    14.820    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_2/CLKARDCLK
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740    14.224    main_vga_vram_buffer/memory_block_reg_9_2
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -13.485    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 4.297ns (50.290%)  route 4.247ns (49.710%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.557     5.078    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  graphics_renderer_inst/gpu_py_reg[0]/Q
                         net (fo=11, routed)          0.451     5.984    gpu_pos_y[0]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841     9.825 r  vram_wa/P[15]
                         net (fo=48, routed)          3.797    13.622    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X1Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.493    14.834    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKARDCLK
                         clock pessimism              0.180    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.463    main_vga_vram_buffer/memory_block_reg_8_1
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -13.622    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 4.447ns (53.427%)  route 3.876ns (46.573%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.557     5.078    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  graphics_renderer_inst/gpu_py_reg[0]/Q
                         net (fo=11, routed)          0.451     5.984    gpu_pos_y[0]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[0]_P[18])
                                                      3.841     9.825 f  vram_wa/P[18]
                         net (fo=16, routed)          1.404    11.229    paddle1_renderer_inst/memory_block_reg_9_2[2]
    SLICE_X32Y61         LUT4 (Prop_lut4_I3_O)        0.150    11.379 r  paddle1_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           2.022    13.401    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X1Y19         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.484    14.825    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.977    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734    14.243    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.518ns  (logic 4.297ns (50.446%)  route 4.221ns (49.554%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.557     5.078    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  graphics_renderer_inst/gpu_py_reg[0]/Q
                         net (fo=11, routed)          0.451     5.984    gpu_pos_y[0]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      3.841     9.825 r  vram_wa/P[15]
                         net (fo=48, routed)          3.770    13.596    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.481    14.822    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.451    main_vga_vram_buffer/memory_block_reg_10_1
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                         -13.596    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 4.447ns (53.536%)  route 3.860ns (46.464%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.557     5.078    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  graphics_renderer_inst/gpu_py_reg[0]/Q
                         net (fo=11, routed)          0.451     5.984    gpu_pos_y[0]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[0]_P[18])
                                                      3.841     9.825 f  vram_wa/P[18]
                         net (fo=16, routed)          1.404    11.229    paddle1_renderer_inst/memory_block_reg_9_2[2]
    SLICE_X32Y61         LUT4 (Prop_lut4_I3_O)        0.150    11.379 r  paddle1_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           2.005    13.384    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X1Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.483    14.824    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/CLKARDCLK
                         clock pessimism              0.187    15.011    
                         clock uncertainty           -0.035    14.976    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734    14.242    main_vga_vram_buffer/memory_block_reg_6_2
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 4.297ns (50.881%)  route 4.148ns (49.119%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.557     5.078    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  graphics_renderer_inst/gpu_py_reg[0]/Q
                         net (fo=11, routed)          0.451     5.984    gpu_pos_y[0]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841     9.825 r  vram_wa/P[12]
                         net (fo=48, routed)          3.698    13.523    main_vga_vram_buffer/memory_block_reg_9_2_0[12]
    RAMB36_X1Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.493    14.834    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/CLKARDCLK
                         clock pessimism              0.180    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.412    main_vga_vram_buffer/memory_block_reg_8_1
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -13.523    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 4.445ns (53.737%)  route 3.827ns (46.263%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.557     5.078    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  graphics_renderer_inst/gpu_py_reg[0]/Q
                         net (fo=11, routed)          0.451     5.984    gpu_pos_y[0]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[0]_P[16])
                                                      3.841     9.825 f  vram_wa/P[16]
                         net (fo=16, routed)          1.601    11.426    paddle1_renderer_inst/memory_block_reg_9_2[0]
    SLICE_X34Y67         LUT4 (Prop_lut4_I2_O)        0.148    11.574 r  paddle1_renderer_inst/memory_block_reg_0_0_i_4/O
                         net (fo=6, routed)           1.775    13.350    main_vga_vram_buffer/WEA[0]
    RAMB36_X2Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.485    14.826    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKARDCLK
                         clock pessimism              0.187    15.013    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736    14.242    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  0.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.355ns (67.632%)  route 0.170ns (32.368%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.564     1.447    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/Q
                         net (fo=2, routed)           0.169     1.757    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
    SLICE_X33Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  game_logic_inst/cnt_ball_movement_x/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.802    game_logic_inst/cnt_ball_movement_x/counter[4]_i_2_n_1
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.917 r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.918    game_logic_inst/cnt_ball_movement_x/counter_reg[4]_i_1__0_n_1
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.972 r  game_logic_inst/cnt_ball_movement_x/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.972    game_logic_inst/cnt_ball_movement_x/counter_reg[8]_i_1__0_n_8
    SLICE_X33Y50         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    game_logic_inst/cnt_ball_movement_x/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.366ns (68.296%)  route 0.170ns (31.704%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.564     1.447    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/Q
                         net (fo=2, routed)           0.169     1.757    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
    SLICE_X33Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  game_logic_inst/cnt_ball_movement_x/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.802    game_logic_inst/cnt_ball_movement_x/counter[4]_i_2_n_1
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.917 r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.918    game_logic_inst/cnt_ball_movement_x/counter_reg[4]_i_1__0_n_1
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.983 r  game_logic_inst/cnt_ball_movement_x/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.983    game_logic_inst/cnt_ball_movement_x/counter_reg[8]_i_1__0_n_6
    SLICE_X33Y50         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    game_logic_inst/cnt_ball_movement_x/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.564     1.447    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/Q
                         net (fo=5, routed)           0.121     1.710    btn_reset/genblk1[0].the_debouncer/counter_reg_n_1_[1]
    SLICE_X30Y47         LUT4 (Prop_lut4_I2_O)        0.045     1.755 r  btn_reset/genblk1[0].the_debouncer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.755    btn_reset/genblk1[0].the_debouncer/counter[2]_i_1_n_1
    SLICE_X30Y47         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.833     1.960    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.120     1.580    btn_reset/genblk1[0].the_debouncer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.709%)  route 0.170ns (30.291%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.564     1.447    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/Q
                         net (fo=2, routed)           0.169     1.757    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
    SLICE_X33Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  game_logic_inst/cnt_ball_movement_x/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.802    game_logic_inst/cnt_ball_movement_x/counter[4]_i_2_n_1
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.917 r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.918    game_logic_inst/cnt_ball_movement_x/counter_reg[4]_i_1__0_n_1
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.008 r  game_logic_inst/cnt_ball_movement_x/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.008    game_logic_inst/cnt_ball_movement_x/counter_reg[8]_i_1__0_n_5
    SLICE_X33Y50         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    game_logic_inst/cnt_ball_movement_x/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.709%)  route 0.170ns (30.291%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.564     1.447    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/Q
                         net (fo=2, routed)           0.169     1.757    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
    SLICE_X33Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  game_logic_inst/cnt_ball_movement_x/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.802    game_logic_inst/cnt_ball_movement_x/counter[4]_i_2_n_1
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.917 r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.918    game_logic_inst/cnt_ball_movement_x/counter_reg[4]_i_1__0_n_1
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.008 r  game_logic_inst/cnt_ball_movement_x/counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.008    game_logic_inst/cnt_ball_movement_x/counter_reg[8]_i_1__0_n_7
    SLICE_X33Y50         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.105     1.819    game_logic_inst/cnt_ball_movement_x/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.394ns (69.870%)  route 0.170ns (30.130%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.564     1.447    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/Q
                         net (fo=2, routed)           0.169     1.757    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
    SLICE_X33Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  game_logic_inst/cnt_ball_movement_x/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.802    game_logic_inst/cnt_ball_movement_x/counter[4]_i_2_n_1
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.917 r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.918    game_logic_inst/cnt_ball_movement_x/counter_reg[4]_i_1__0_n_1
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.957 r  game_logic_inst/cnt_ball_movement_x/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.957    game_logic_inst/cnt_ball_movement_x/counter_reg[8]_i_1__0_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.011 r  game_logic_inst/cnt_ball_movement_x/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.011    game_logic_inst/cnt_ball_movement_x/counter_reg[12]_i_1__0_n_8
    SLICE_X33Y51         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y51         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDCE (Hold_fdce_C_D)         0.105     1.819    game_logic_inst/cnt_ball_movement_x/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.185%)  route 0.164ns (46.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  btn_reset/genblk1[0].the_debouncer/counter_reg[12]/Q
                         net (fo=5, routed)           0.164     1.751    btn_reset/genblk1[0].the_debouncer/counter_reg[12]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  btn_reset/genblk1[0].the_debouncer/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.796    btn_reset/genblk1[0].the_debouncer/counter[13]_i_1_n_1
    SLICE_X30Y46         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.832     1.959    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.120     1.601    btn_reset/genblk1[0].the_debouncer/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  btn_reset/genblk1[0].the_debouncer/counter_reg[12]/Q
                         net (fo=5, routed)           0.120     1.707    btn_reset/genblk1[0].the_debouncer/counter_reg[12]
    SLICE_X29Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.752 r  btn_reset/genblk1[0].the_debouncer/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.752    btn_reset/genblk1[0].the_debouncer/counter[14]_i_1_n_1
    SLICE_X29Y46         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.833     1.960    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    btn_reset/genblk1[0].the_debouncer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.405ns (70.447%)  route 0.170ns (29.553%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.564     1.447    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/Q
                         net (fo=2, routed)           0.169     1.757    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
    SLICE_X33Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  game_logic_inst/cnt_ball_movement_x/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.802    game_logic_inst/cnt_ball_movement_x/counter[4]_i_2_n_1
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.917 r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.918    game_logic_inst/cnt_ball_movement_x/counter_reg[4]_i_1__0_n_1
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.957 r  game_logic_inst/cnt_ball_movement_x/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.957    game_logic_inst/cnt_ball_movement_x/counter_reg[8]_i_1__0_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.022 r  game_logic_inst/cnt_ball_movement_x/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.022    game_logic_inst/cnt_ball_movement_x/counter_reg[12]_i_1__0_n_6
    SLICE_X33Y51         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y51         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDCE (Hold_fdce_C_D)         0.105     1.819    game_logic_inst/cnt_ball_movement_x/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.581%)  route 0.175ns (48.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.566     1.449    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.175     1.765    main_vga_sync/y[0]
    SLICE_X56Y45         LUT5 (Prop_lut5_I3_O)        0.045     1.810 r  main_vga_sync/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    main_vga_sync/v_count_reg[3]_i_1_n_1
    SLICE_X56Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.837     1.964    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X56Y45         FDCE (Hold_fdce_C_D)         0.120     1.606    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17  main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   main_vga_vram_buffer/memory_block_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   main_vga_vram_buffer/memory_block_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16  main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53  background_renderer_inst/pixel_on_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53  background_renderer_inst/pixel_on_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y52  ball_renderer_inst/pixel_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y52  ball_renderer_inst/pixel_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y52  ball_renderer_inst/pixel_on_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y52  ball_renderer_inst/pixel_on_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51  ball_renderer_inst/rom_image_bitmap/data_reg[47]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51  ball_renderer_inst/rom_image_bitmap/data_reg[47]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y50  ball_renderer_inst/rom_image_bitmap/data_reg[55]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y50  ball_renderer_inst/rom_image_bitmap/data_reg[55]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53  background_renderer_inst/pixel_on_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y53  background_renderer_inst/pixel_on_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y52  ball_renderer_inst/pixel_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y52  ball_renderer_inst/pixel_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y52  ball_renderer_inst/pixel_on_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y52  ball_renderer_inst/pixel_on_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51  ball_renderer_inst/rom_image_bitmap/data_reg[47]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51  ball_renderer_inst/rom_image_bitmap/data_reg[47]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y50  ball_renderer_inst/rom_image_bitmap/data_reg[55]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y50  ball_renderer_inst/rom_image_bitmap/data_reg[55]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.518ns (14.013%)  route 3.179ns (85.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.565     5.086    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          3.179     8.783    main_vga_sync/AR[0]
    SLICE_X56Y46         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.453    14.794    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X56Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.628    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.518ns (14.013%)  route 3.179ns (85.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.565     5.086    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          3.179     8.783    main_vga_sync/AR[0]
    SLICE_X56Y46         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.453    14.794    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X56Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.628    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.518ns (14.681%)  route 3.010ns (85.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.565     5.086    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          3.010     8.615    graphics_renderer_inst/AR[0]
    SLICE_X11Y55         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.441    14.782    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X11Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.521    graphics_renderer_inst/gpu_py_reg[0]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.518ns (14.681%)  route 3.010ns (85.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.565     5.086    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          3.010     8.615    graphics_renderer_inst/AR[0]
    SLICE_X11Y55         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.441    14.782    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X11Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.521    graphics_renderer_inst/gpu_py_reg[1]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.518ns (14.681%)  route 3.010ns (85.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.565     5.086    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          3.010     8.615    graphics_renderer_inst/AR[0]
    SLICE_X11Y55         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.441    14.782    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X11Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.521    graphics_renderer_inst/gpu_py_reg[2]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.518ns (14.681%)  route 3.010ns (85.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.565     5.086    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          3.010     8.615    graphics_renderer_inst/AR[0]
    SLICE_X11Y55         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.441    14.782    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X11Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.521    graphics_renderer_inst/gpu_py_reg[3]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.518ns (15.208%)  route 2.888ns (84.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.565     5.086    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          2.888     8.492    main_vga_sync/AR[0]
    SLICE_X56Y45         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.453    14.794    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X56Y45         FDCE (Recov_fdce_C_CLR)     -0.319    14.628    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.518ns (15.208%)  route 2.888ns (84.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.565     5.086    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          2.888     8.492    main_vga_sync/AR[0]
    SLICE_X56Y45         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.453    14.794    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X56Y45         FDCE (Recov_fdce_C_CLR)     -0.319    14.628    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.518ns (15.944%)  route 2.731ns (84.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.565     5.086    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          2.731     8.335    graphics_renderer_inst/AR[0]
    SLICE_X11Y56         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.441    14.782    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X11Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.521    graphics_renderer_inst/gpu_py_reg[4]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.518ns (15.944%)  route 2.731ns (84.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.565     5.086    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          2.731     8.335    graphics_renderer_inst/AR[0]
    SLICE_X11Y56         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.441    14.782    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[5]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X11Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.521    graphics_renderer_inst/gpu_py_reg[5]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.164ns (23.870%)  route 0.523ns (76.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.523     2.133    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X33Y51         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y51         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    game_logic_inst/cnt_ball_movement_x/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.164ns (23.870%)  route 0.523ns (76.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.523     2.133    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X33Y51         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y51         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    game_logic_inst/cnt_ball_movement_x/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.164ns (23.870%)  route 0.523ns (76.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.523     2.133    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X33Y51         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y51         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    game_logic_inst/cnt_ball_movement_x/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.164ns (23.870%)  route 0.523ns (76.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.523     2.133    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X33Y51         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y51         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    game_logic_inst/cnt_ball_movement_x/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.164ns (20.057%)  route 0.654ns (79.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.654     2.264    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X33Y50         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    game_logic_inst/cnt_ball_movement_x/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.164ns (20.057%)  route 0.654ns (79.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.654     2.264    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X33Y50         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    game_logic_inst/cnt_ball_movement_x/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.164ns (20.057%)  route 0.654ns (79.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.654     2.264    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X33Y50         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    game_logic_inst/cnt_ball_movement_x/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.164ns (20.057%)  route 0.654ns (79.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.654     2.264    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X33Y50         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    game_logic_inst/cnt_ball_movement_x/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.164ns (19.842%)  route 0.663ns (80.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.663     2.273    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X33Y52         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y52         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    game_logic_inst/cnt_ball_movement_x/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.164ns (19.842%)  route 0.663ns (80.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.663     2.273    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X33Y52         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    game_logic_inst/cnt_ball_movement_x/clk_IBUF_BUFG
    SLICE_X33Y52         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    game_logic_inst/cnt_ball_movement_x/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.651    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_12_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.023ns  (logic 7.066ns (47.033%)  route 7.957ns (52.967%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_12_1/CLKBWRCLK
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_12_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_12_1_n_2
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_13_1/DOBDO[0]
                         net (fo=1, routed)           2.984     6.346    main_vga_vram_buffer/memory_block_reg_13_1_n_68
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.470 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.953     7.424    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.548 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.955    11.502    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.023 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.023    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_12_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.747ns  (logic 7.074ns (47.968%)  route 7.673ns (52.032%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_12_1/CLKBWRCLK
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_12_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_12_1_n_2
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_13_1/DOBDO[0]
                         net (fo=1, routed)           2.984     6.346    main_vga_vram_buffer/memory_block_reg_13_1_n_68
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.470 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.953     7.424    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.548 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.671    11.218    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    14.747 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.747    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.676ns  (logic 7.040ns (47.973%)  route 7.635ns (52.027%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_12_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_12_0_n_2
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_13_0/DOBDO[0]
                         net (fo=1, routed)           2.562     5.924    main_vga_vram_buffer/memory_block_reg_13_0_n_68
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.048 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.974     7.022    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_1
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.146 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.035    11.180    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    14.676 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.676    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_12_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.574ns  (logic 7.050ns (48.377%)  route 7.523ns (51.623%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_12_1/CLKBWRCLK
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_12_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_12_1_n_2
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_13_1/DOBDO[0]
                         net (fo=1, routed)           2.984     6.346    main_vga_vram_buffer/memory_block_reg_13_1_n_68
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.470 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.953     7.424    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.548 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.521    11.068    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.574 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.574    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_12_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.574ns  (logic 7.047ns (48.358%)  route 7.526ns (51.642%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_12_2/CLKBWRCLK
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_12_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_12_2_n_2
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_13_2/DOBDO[0]
                         net (fo=1, routed)           3.285     6.648    main_vga_vram_buffer/memory_block_reg_13_2_n_68
    SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.124     6.772 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.670     7.442    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.566 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.505    11.071    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    14.574 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.574    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.559ns  (logic 7.064ns (48.518%)  route 7.495ns (51.482%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_12_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_12_0_n_2
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_13_0/DOBDO[0]
                         net (fo=1, routed)           2.562     5.924    main_vga_vram_buffer/memory_block_reg_13_0_n_68
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.048 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.974     7.022    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_1
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.146 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.895    11.040    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    14.559 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.559    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_12_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.393ns  (logic 7.069ns (49.115%)  route 7.324ns (50.885%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_12_2/CLKBWRCLK
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_12_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_12_2_n_2
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_13_2/DOBDO[0]
                         net (fo=1, routed)           3.285     6.648    main_vga_vram_buffer/memory_block_reg_13_2_n_68
    SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.124     6.772 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.670     7.442    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.566 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.303    10.869    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.393 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.393    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.274ns  (logic 7.070ns (49.528%)  route 7.204ns (50.472%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_12_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_12_0_n_2
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_13_0/DOBDO[0]
                         net (fo=1, routed)           2.562     5.924    main_vga_vram_buffer/memory_block_reg_13_0_n_68
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.048 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.974     7.022    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_1
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.146 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.604    10.749    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.274 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.274    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_12_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.101ns  (logic 7.075ns (50.179%)  route 7.025ns (49.821%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_12_1/CLKBWRCLK
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_12_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_12_1_n_2
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_13_1/DOBDO[0]
                         net (fo=1, routed)           2.984     6.346    main_vga_vram_buffer/memory_block_reg_13_1_n_68
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.470 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.953     7.424    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.548 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.023    10.570    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.101 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.101    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_12_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.093ns  (logic 7.069ns (50.157%)  route 7.024ns (49.843%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_12_2/CLKBWRCLK
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_12_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_12_2_n_2
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_13_2/DOBDO[0]
                         net (fo=1, routed)           3.285     6.648    main_vga_vram_buffer/memory_block_reg_13_2_n_68
    SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.124     6.772 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.670     7.442    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.566 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.003    10.569    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.093 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.093    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rs232_rx/is_received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            received_old_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  usb_rs232_rx/is_received_reg/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/is_received_reg/Q
                         net (fo=3, routed)           0.079     0.220    received
    SLICE_X3Y96          FDRE                                         r  received_old_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[6]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[6]/Q
                         net (fo=1, routed)           0.106     0.247    dout[6]
    SLICE_X2Y97          FDRE                                         r  uart_data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[5]/C
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_rx/dout_reg[5]/Q
                         net (fo=1, routed)           0.112     0.276    dout[5]
    SLICE_X2Y97          FDRE                                         r  uart_data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.140     0.281    usb_rs232_tx/is_sending
    SLICE_X2Y98          FDRE                                         r  usb_rs232_tx/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.140     0.281    usb_rs232_tx/is_sending
    SLICE_X2Y98          FDRE                                         r  usb_rs232_tx/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.644%)  route 0.097ns (34.356%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  usb_rs232_rx/count_reg[1]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/count_reg[1]/Q
                         net (fo=9, routed)           0.097     0.238    usb_rs232_rx/count_reg[1]
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.045     0.283 r  usb_rs232_rx/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.283    usb_rs232_rx/p_0_in__1[5]
    SLICE_X6Y97          FDRE                                         r  usb_rs232_rx/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  usb_rs232_rx/count_reg[1]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/count_reg[1]/Q
                         net (fo=9, routed)           0.099     0.240    usb_rs232_rx/count_reg[1]
    SLICE_X6Y97          LUT5 (Prop_lut5_I2_O)        0.045     0.285 r  usb_rs232_rx/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.285    usb_rs232_rx/p_0_in__1[4]
    SLICE_X6Y97          FDRE                                         r  usb_rs232_rx/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[7]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[7]/Q
                         net (fo=1, routed)           0.157     0.298    dout[7]
    SLICE_X2Y97          FDRE                                         r  uart_data_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.687%)  route 0.175ns (55.313%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[3]/C
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[3]/Q
                         net (fo=1, routed)           0.175     0.316    dout[3]
    SLICE_X3Y100         FDRE                                         r  uart_data_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_write_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/last_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE                         0.000     0.000 r  en_write_uart_reg/C
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  en_write_uart_reg/Q
                         net (fo=3, routed)           0.185     0.326    usb_rs232_tx/en_write_uart
    SLICE_X4Y98          FDRE                                         r  usb_rs232_tx/last_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           844 Endpoints
Min Delay           844 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_13_2/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.187ns  (logic 4.359ns (38.965%)  route 6.828ns (61.035%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.778     6.388    main_vga_sync_n_17
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[5]_P[8])
                                                      3.841    10.229 r  vram_ra/P[8]
                         net (fo=48, routed)          6.050    16.279    main_vga_vram_buffer/P[8]
    RAMB36_X0Y19         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_13_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_13_2/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.030ns  (logic 4.359ns (39.521%)  route 6.671ns (60.479%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.778     6.388    main_vga_sync_n_17
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[5]_P[3])
                                                      3.841    10.229 r  vram_ra/P[3]
                         net (fo=48, routed)          5.893    16.122    main_vga_vram_buffer/P[3]
    RAMB36_X0Y19         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_13_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_13_2/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.952ns  (logic 4.359ns (39.800%)  route 6.593ns (60.200%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.778     6.388    main_vga_sync_n_17
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[5]_P[7])
                                                      3.841    10.229 r  vram_ra/P[7]
                         net (fo=48, routed)          5.815    16.044    main_vga_vram_buffer/P[7]
    RAMB36_X0Y19         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_13_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_12_2/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.849ns  (logic 4.359ns (40.179%)  route 6.490ns (59.821%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.778     6.388    main_vga_sync_n_17
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[5]_P[8])
                                                      3.841    10.229 r  vram_ra/P[8]
                         net (fo=48, routed)          5.712    15.941    main_vga_vram_buffer/P[8]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_12_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_13_2/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.830ns  (logic 4.359ns (40.249%)  route 6.471ns (59.751%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.778     6.388    main_vga_sync_n_17
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[5]_P[9])
                                                      3.841    10.229 r  vram_ra/P[9]
                         net (fo=48, routed)          5.693    15.922    main_vga_vram_buffer/P[9]
    RAMB36_X0Y19         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_13_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_13_2/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.784ns  (logic 4.359ns (40.422%)  route 6.425ns (59.578%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.778     6.388    main_vga_sync_n_17
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      3.841    10.229 r  vram_ra/P[4]
                         net (fo=48, routed)          5.647    15.876    main_vga_vram_buffer/P[4]
    RAMB36_X0Y19         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_13_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_12_2/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.692ns  (logic 4.359ns (40.770%)  route 6.333ns (59.230%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.778     6.388    main_vga_sync_n_17
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[5]_P[3])
                                                      3.841    10.229 r  vram_ra/P[3]
                         net (fo=48, routed)          5.555    15.784    main_vga_vram_buffer/P[3]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_12_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_13_2/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.665ns  (logic 4.359ns (40.872%)  route 6.306ns (59.128%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.778     6.388    main_vga_sync_n_17
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[5]_P[10])
                                                      3.841    10.229 r  vram_ra/P[10]
                         net (fo=48, routed)          5.528    15.757    main_vga_vram_buffer/P[10]
    RAMB36_X0Y19         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_13_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_12_2/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.614ns  (logic 4.359ns (41.068%)  route 6.255ns (58.932%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.778     6.388    main_vga_sync_n_17
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[5]_P[7])
                                                      3.841    10.229 r  vram_ra/P[7]
                         net (fo=48, routed)          5.477    15.706    main_vga_vram_buffer/P[7]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_12_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_13_2/ADDRBWRADDR[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.582ns  (logic 4.359ns (41.194%)  route 6.223ns (58.806%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.778     6.388    main_vga_sync_n_17
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      3.841    10.229 r  vram_ra/P[1]
                         net (fo=48, routed)          5.445    15.674    main_vga_vram_buffer/P[1]
    RAMB36_X0Y19         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_13_2/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_px_reg[8]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.164ns (32.390%)  route 0.342ns (67.610%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.342     1.952    game_logic_inst/AR[0]
    SLICE_X30Y48         FDPE                                         f  game_logic_inst/ball_px_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_px_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.164ns (29.218%)  route 0.397ns (70.782%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.397     2.007    game_logic_inst/AR[0]
    SLICE_X29Y49         FDPE                                         f  game_logic_inst/ball_px_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_px_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.164ns (28.993%)  route 0.402ns (71.007%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.402     2.012    game_logic_inst/AR[0]
    SLICE_X28Y49         FDCE                                         f  game_logic_inst/ball_px_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_px_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.164ns (28.993%)  route 0.402ns (71.007%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.402     2.012    game_logic_inst/AR[0]
    SLICE_X28Y49         FDCE                                         f  game_logic_inst/ball_px_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_px_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.164ns (28.993%)  route 0.402ns (71.007%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.402     2.012    game_logic_inst/AR[0]
    SLICE_X28Y49         FDPE                                         f  game_logic_inst/ball_px_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_dx_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.164ns (28.419%)  route 0.413ns (71.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.413     2.023    game_logic_inst/AR[0]
    SLICE_X30Y49         FDCE                                         f  game_logic_inst/ball_dx_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_px_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.164ns (28.419%)  route 0.413ns (71.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.413     2.023    game_logic_inst/AR[0]
    SLICE_X31Y49         FDPE                                         f  game_logic_inst/ball_px_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_px_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.164ns (28.419%)  route 0.413ns (71.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.413     2.023    game_logic_inst/AR[0]
    SLICE_X31Y49         FDCE                                         f  game_logic_inst/ball_px_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_px_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.164ns (28.419%)  route 0.413ns (71.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.413     2.023    game_logic_inst/AR[0]
    SLICE_X31Y49         FDCE                                         f  game_logic_inst/ball_px_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_px_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.164ns (28.419%)  route 0.413ns (71.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.563     1.446    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=77, routed)          0.413     2.023    game_logic_inst/AR[0]
    SLICE_X30Y49         FDCE                                         f  game_logic_inst/ball_px_reg[9]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.347ns  (logic 1.306ns (24.423%)  route 4.041ns (75.577%))
  Logic Levels:           6  (FDCE=1 LUT3=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE                         0.000     0.000 r  game_logic_inst/ball_px_reg[0]/C
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/ball_px_reg[0]/Q
                         net (fo=15, routed)          1.364     1.820    graphics_renderer_inst/ball_pos[0]
    SLICE_X30Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.944 f  graphics_renderer_inst/pixel_data[2]_i_8__0/O
                         net (fo=4, routed)           0.973     2.917    graphics_renderer_inst/pixel_data[2]_i_8__0_n_1
    SLICE_X29Y51         LUT3 (Prop_lut3_I2_O)        0.152     3.069 r  graphics_renderer_inst/pixel_on_i_13/O
                         net (fo=1, routed)           0.433     3.502    graphics_renderer_inst/pixel_on_i_13_n_1
    SLICE_X29Y51         LUT6 (Prop_lut6_I1_O)        0.326     3.828 f  graphics_renderer_inst/pixel_on_i_5/O
                         net (fo=1, routed)           0.818     4.646    graphics_renderer_inst/pixel_on_i_5_n_1
    SLICE_X30Y51         LUT6 (Prop_lut6_I3_O)        0.124     4.770 r  graphics_renderer_inst/pixel_on_i_1__0/O
                         net (fo=2, routed)           0.453     5.223    ball_renderer_inst/rom_image_bitmap/pixel_data_reg[2]_3
    SLICE_X29Y52         LUT3 (Prop_lut3_I1_O)        0.124     5.347 r  ball_renderer_inst/rom_image_bitmap/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.347    ball_renderer_inst/rom_image_bitmap_n_2
    SLICE_X29Y52         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.438     4.779    ball_renderer_inst/clk_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.294ns  (logic 1.182ns (22.325%)  route 4.112ns (77.675%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE                         0.000     0.000 r  game_logic_inst/ball_px_reg[0]/C
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/ball_px_reg[0]/Q
                         net (fo=15, routed)          1.364     1.820    graphics_renderer_inst/ball_pos[0]
    SLICE_X30Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.944 f  graphics_renderer_inst/pixel_data[2]_i_8__0/O
                         net (fo=4, routed)           0.973     2.917    graphics_renderer_inst/pixel_data[2]_i_8__0_n_1
    SLICE_X29Y51         LUT3 (Prop_lut3_I2_O)        0.152     3.069 r  graphics_renderer_inst/pixel_on_i_13/O
                         net (fo=1, routed)           0.433     3.502    graphics_renderer_inst/pixel_on_i_13_n_1
    SLICE_X29Y51         LUT6 (Prop_lut6_I1_O)        0.326     3.828 f  graphics_renderer_inst/pixel_on_i_5/O
                         net (fo=1, routed)           0.818     4.646    graphics_renderer_inst/pixel_on_i_5_n_1
    SLICE_X30Y51         LUT6 (Prop_lut6_I3_O)        0.124     4.770 r  graphics_renderer_inst/pixel_on_i_1__0/O
                         net (fo=2, routed)           0.524     5.294    ball_renderer_inst/pixel_on_reg_0
    SLICE_X30Y52         FDRE                                         r  ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.436     4.777    ball_renderer_inst/clk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  ball_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_reset/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.817ns  (logic 1.441ns (37.761%)  route 2.376ns (62.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.376     3.817    btn_reset/btnC_IBUF
    SLICE_X14Y43         FDRE                                         r  btn_reset/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.450     4.791    btn_reset/clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  btn_reset/tmp1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.231ns (28.130%)  route 0.590ns (71.870%))
  Logic Levels:           3  (FDPE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDPE                         0.000     0.000 r  game_logic_inst/ball_px_reg[5]/C
    SLICE_X31Y49         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  game_logic_inst/ball_px_reg[5]/Q
                         net (fo=12, routed)          0.343     0.484    graphics_renderer_inst/ball_pos[5]
    SLICE_X30Y51         LUT6 (Prop_lut6_I3_O)        0.045     0.529 f  graphics_renderer_inst/pixel_on_i_6/O
                         net (fo=1, routed)           0.054     0.583    graphics_renderer_inst/pixel_on_i_6_n_1
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.628 r  graphics_renderer_inst/pixel_on_i_1__0/O
                         net (fo=2, routed)           0.193     0.821    ball_renderer_inst/pixel_on_reg_0
    SLICE_X30Y52         FDRE                                         r  ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.958    ball_renderer_inst/clk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  ball_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ball_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.276ns (32.504%)  route 0.573ns (67.496%))
  Logic Levels:           4  (FDPE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDPE                         0.000     0.000 r  game_logic_inst/ball_px_reg[5]/C
    SLICE_X31Y49         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  game_logic_inst/ball_px_reg[5]/Q
                         net (fo=12, routed)          0.343     0.484    graphics_renderer_inst/ball_pos[5]
    SLICE_X30Y51         LUT6 (Prop_lut6_I3_O)        0.045     0.529 f  graphics_renderer_inst/pixel_on_i_6/O
                         net (fo=1, routed)           0.054     0.583    graphics_renderer_inst/pixel_on_i_6_n_1
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.628 r  graphics_renderer_inst/pixel_on_i_1__0/O
                         net (fo=2, routed)           0.176     0.804    ball_renderer_inst/rom_image_bitmap/pixel_data_reg[2]_3
    SLICE_X29Y52         LUT3 (Prop_lut3_I1_O)        0.045     0.849 r  ball_renderer_inst/rom_image_bitmap/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.849    ball_renderer_inst/rom_image_bitmap_n_2
    SLICE_X29Y52         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.832     1.959    ball_renderer_inst/clk_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_reset/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.210ns (16.977%)  route 1.025ns (83.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.025     1.234    btn_reset/btnC_IBUF
    SLICE_X14Y43         FDRE                                         r  btn_reset/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.836     1.963    btn_reset/clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  btn_reset/tmp1_reg[0]/C





