Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Fri Apr 12 14:37:32 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6427)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12594)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6427)
---------------------------
 There are 6395 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UART/UHANDLE/next_nr_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12594)
----------------------------------------------------
 There are 12594 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.500        0.000                      0                  562        0.128        0.000                      0                  562        3.000        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
VIDEO/G0/inst/clk_100  {0.000 5.000}      10.000          100.000         
  clk_25_prescaler     {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VIDEO/G0/inst/clk_100                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_prescaler          26.500        0.000                      0                  562        0.128        0.000                      0                  562       19.500        0.000                       0                   178  
  clkfbout_prescaler                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VIDEO/G0/inst/clk_100
  To Clock:  VIDEO/G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VIDEO/G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       26.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.500ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        12.411ns  (logic 2.354ns (18.967%)  route 10.057ns (81.033%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.739     1.739    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y100        FDRE (Prop_fdre_C_Q)         0.456     2.195 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.927     4.123    VIDEO/G3/ROM1_i_4[0]
    SLICE_X14Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.247 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.247    VIDEO/G2/ROM1_i_7[0]
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.780 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.780    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.103 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.652     5.755    VIDEO/G2/pointEighty0[10]
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686     6.441 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.441    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.673 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          7.477    14.151    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.485    41.485    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    40.650    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.650    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                 26.500    

Slack (MET) :             26.536ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        12.374ns  (logic 2.054ns (16.599%)  route 10.320ns (83.401%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.739     1.739    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y100        FDRE (Prop_fdre_C_Q)         0.456     2.195 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.927     4.123    VIDEO/G3/ROM1_i_4[0]
    SLICE_X14Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.247 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.247    VIDEO/G2/ROM1_i_7[0]
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.825 r  VIDEO/G2/ROM1_i_5/O[2]
                         net (fo=1, routed)           0.602     5.426    VIDEO/G2/pointEighty0[7]
    SLICE_X14Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.677     6.103 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.103    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.322 r  VIDEO/G2/ROM1_i_2/O[0]
                         net (fo=27, routed)          7.791    14.113    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y11         RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.477    41.477    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.484    
                         clock uncertainty           -0.098    41.386    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    40.649    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.649    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                 26.536    

Slack (MET) :             26.692ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        12.699ns  (logic 2.354ns (18.537%)  route 10.345ns (81.463%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.739     1.739    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y100        FDRE (Prop_fdre_C_Q)         0.456     2.195 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.927     4.123    VIDEO/G3/ROM1_i_4[0]
    SLICE_X14Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.247 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.247    VIDEO/G2/ROM1_i_7[0]
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.780 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.780    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.103 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.652     5.755    VIDEO/G2/pointEighty0[10]
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686     6.441 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.441    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.673 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          7.765    14.438    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X58Y70         FDRE                                         r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.497    41.497    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y70         FDRE                                         r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.007    41.504    
                         clock uncertainty           -0.098    41.406    
    SLICE_X58Y70         FDRE (Setup_fdre_C_D)       -0.276    41.130    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         41.130    
                         arrival time                         -14.438    
  -------------------------------------------------------------------
                         slack                                 26.692    

Slack (MET) :             26.871ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        12.157ns  (logic 2.354ns (19.363%)  route 9.803ns (80.637%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.739     1.739    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y100        FDRE (Prop_fdre_C_Q)         0.456     2.195 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.927     4.123    VIDEO/G3/ROM1_i_4[0]
    SLICE_X14Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.247 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.247    VIDEO/G2/ROM1_i_7[0]
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.780 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.780    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.103 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.652     5.755    VIDEO/G2/pointEighty0[10]
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686     6.441 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.441    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.673 f  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          7.223    13.896    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y3          RAMB36E1                                     r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.479    41.479    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.479    
                         clock uncertainty           -0.098    41.381    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.614    40.767    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.767    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                 26.871    

Slack (MET) :             26.876ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        12.036ns  (logic 2.054ns (17.065%)  route 9.982ns (82.935%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.739     1.739    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y100        FDRE (Prop_fdre_C_Q)         0.456     2.195 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.927     4.123    VIDEO/G3/ROM1_i_4[0]
    SLICE_X14Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.247 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.247    VIDEO/G2/ROM1_i_7[0]
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.825 r  VIDEO/G2/ROM1_i_5/O[2]
                         net (fo=1, routed)           0.602     5.426    VIDEO/G2/pointEighty0[7]
    SLICE_X14Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.677     6.103 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.103    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.322 r  VIDEO/G2/ROM1_i_2/O[0]
                         net (fo=27, routed)          7.453    13.775    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y10         RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.479    41.479    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    40.651    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.651    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                 26.876    

Slack (MET) :             27.245ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.653ns  (logic 2.270ns (19.480%)  route 9.383ns (80.520%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.739     1.739    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y100        FDRE (Prop_fdre_C_Q)         0.456     2.195 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.927     4.123    VIDEO/G3/ROM1_i_4[0]
    SLICE_X14Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.247 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.247    VIDEO/G2/ROM1_i_7[0]
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.780 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.780    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.999 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.589     5.587    VIDEO/G2/pointEighty0[9]
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.938     6.525 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          6.867    13.393    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y11         RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.477    41.477    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.484    
                         clock uncertainty           -0.098    41.386    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    40.637    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.637    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                 27.245    

Slack (MET) :             27.267ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.766ns  (logic 2.354ns (20.007%)  route 9.412ns (79.993%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.739     1.739    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y100        FDRE (Prop_fdre_C_Q)         0.456     2.195 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.927     4.123    VIDEO/G3/ROM1_i_4[0]
    SLICE_X14Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.247 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.247    VIDEO/G2/ROM1_i_7[0]
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.780 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.780    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.103 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.652     5.755    VIDEO/G2/pointEighty0[10]
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686     6.441 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.441    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.673 f  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.832    13.505    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y11         RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.477    41.477    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.484    
                         clock uncertainty           -0.098    41.386    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.614    40.772    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                 27.267    

Slack (MET) :             27.339ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.696ns  (logic 2.354ns (20.127%)  route 9.342ns (79.873%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.739     1.739    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y100        FDRE (Prop_fdre_C_Q)         0.456     2.195 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.927     4.123    VIDEO/G3/ROM1_i_4[0]
    SLICE_X14Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.247 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.247    VIDEO/G2/ROM1_i_7[0]
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.780 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.780    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.103 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.652     5.755    VIDEO/G2/pointEighty0[10]
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686     6.441 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.441    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.673 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.762    13.435    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y10         RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.479    41.479    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.614    40.774    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.774    
                         arrival time                         -13.435    
  -------------------------------------------------------------------
                         slack                                 27.339    

Slack (MET) :             27.479ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.433ns  (logic 2.354ns (20.590%)  route 9.079ns (79.410%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.739     1.739    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y100        FDRE (Prop_fdre_C_Q)         0.456     2.195 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.927     4.123    VIDEO/G3/ROM1_i_4[0]
    SLICE_X14Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.247 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.247    VIDEO/G2/ROM1_i_7[0]
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.780 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.780    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.103 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.652     5.755    VIDEO/G2/pointEighty0[10]
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686     6.441 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.441    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.673 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.499    13.172    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.486    41.486    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    40.651    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.651    
                         arrival time                         -13.172    
  -------------------------------------------------------------------
                         slack                                 27.479    

Slack (MET) :             27.585ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.315ns  (logic 2.270ns (20.062%)  route 9.045ns (79.938%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.739     1.739    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y100        FDRE (Prop_fdre_C_Q)         0.456     2.195 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.927     4.123    VIDEO/G3/ROM1_i_4[0]
    SLICE_X14Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.247 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.247    VIDEO/G2/ROM1_i_7[0]
    SLICE_X14Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.780 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.780    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.999 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.589     5.587    VIDEO/G2/pointEighty0[9]
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.938     6.525 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          6.529    13.055    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y10         RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.479    41.479    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    40.639    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.639    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                 27.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.554     0.554    VIDEO/G2/clk_25
    SLICE_X15Y78         FDPE                                         r  VIDEO/G2/creditsOffset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDPE (Prop_fdpe_C_Q)         0.141     0.695 r  VIDEO/G2/creditsOffset_reg[3]/Q
                         net (fo=4, routed)           0.076     0.771    VIDEO/G2/creditsOffset_reg_n_0_[3]
    SLICE_X14Y78         LUT6 (Prop_lut6_I4_O)        0.045     0.816 r  VIDEO/G2/creditsOffset[5]_i_1/O
                         net (fo=1, routed)           0.000     0.816    VIDEO/G2/creditsOffset0[5]
    SLICE_X14Y78         FDPE                                         r  VIDEO/G2/creditsOffset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.822     0.822    VIDEO/G2/clk_25
    SLICE_X14Y78         FDPE                                         r  VIDEO/G2/creditsOffset_reg[5]/C
                         clock pessimism             -0.255     0.567    
    SLICE_X14Y78         FDPE (Hold_fdpe_C_D)         0.121     0.688    VIDEO/G2/creditsOffset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 VIDEO/G3/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.212ns (37.407%)  route 0.355ns (62.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.567     0.567    VIDEO/G3/clk_25
    SLICE_X10Y48         FDRE                                         r  VIDEO/G3/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VIDEO/G3/RGB_reg[11]/Q
                         net (fo=2, routed)           0.355     1.085    VIDEO/G3/RGB[11]
    SLICE_X10Y54         LUT4 (Prop_lut4_I1_O)        0.048     1.133 r  VIDEO/G3/red[3]_i_2/O
                         net (fo=1, routed)           0.000     1.133    VIDEO/G4/red_reg[3]_0
    SLICE_X10Y54         FDRE                                         r  VIDEO/G4/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.833     0.833    VIDEO/G4/clk_25
    SLICE_X10Y54         FDRE                                         r  VIDEO/G4/red_reg[3]/C
                         clock pessimism              0.000     0.833    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.131     0.964    VIDEO/G4/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 VIDEO/G3/RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.209ns (35.919%)  route 0.373ns (64.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.566     0.566    VIDEO/G3/clk_25
    SLICE_X10Y46         FDRE                                         r  VIDEO/G3/RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  VIDEO/G3/RGB_reg[10]/Q
                         net (fo=2, routed)           0.373     1.102    VIDEO/G3/RGB[10]
    SLICE_X10Y54         LUT4 (Prop_lut4_I1_O)        0.045     1.147 r  VIDEO/G3/red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.147    VIDEO/G4/red_reg[2]_0
    SLICE_X10Y54         FDRE                                         r  VIDEO/G4/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.833     0.833    VIDEO/G4/clk_25
    SLICE_X10Y54         FDRE                                         r  VIDEO/G4/red_reg[2]/C
                         clock pessimism              0.000     0.833    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.121     0.954    VIDEO/G4/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.557     0.557    VIDEO/G4/clk_25
    SLICE_X31Y86         FDRE                                         r  VIDEO/G4/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  VIDEO/G4/vcount_reg[5]/Q
                         net (fo=24, routed)          0.123     0.820    VIDEO/G4/vcount_reg[5]
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.865 r  VIDEO/G4/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.865    VIDEO/G4/plusOp__0[5]
    SLICE_X31Y86         FDRE                                         r  VIDEO/G4/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.824     0.824    VIDEO/G4/clk_25
    SLICE_X31Y86         FDRE                                         r  VIDEO/G4/vcount_reg[5]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.092     0.649    VIDEO/G4/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 VIDEO/G3/RGB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.209ns (34.414%)  route 0.398ns (65.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.566     0.566    VIDEO/G3/clk_25
    SLICE_X10Y46         FDRE                                         r  VIDEO/G3/RGB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  VIDEO/G3/RGB_reg[9]/Q
                         net (fo=2, routed)           0.398     1.128    VIDEO/G3/RGB[9]
    SLICE_X10Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.173 r  VIDEO/G3/red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.173    VIDEO/G4/red_reg[1]_0
    SLICE_X10Y54         FDRE                                         r  VIDEO/G4/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.833     0.833    VIDEO/G4/clk_25
    SLICE_X10Y54         FDRE                                         r  VIDEO/G4/red_reg[1]/C
                         clock pessimism              0.000     0.833    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.121     0.954    VIDEO/G4/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.326%)  route 0.169ns (44.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.559     0.559    VIDEO/G4/clk_25
    SLICE_X30Y88         FDRE                                         r  VIDEO/G4/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  VIDEO/G4/vcount_reg[4]/Q
                         net (fo=15, routed)          0.169     0.891    VIDEO/G4/vcount_reg[4]
    SLICE_X34Y88         LUT5 (Prop_lut5_I1_O)        0.045     0.936 r  VIDEO/G4/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.936    VIDEO/G4/vcount[7]_i_1_n_0
    SLICE_X34Y88         FDRE                                         r  VIDEO/G4/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.826     0.826    VIDEO/G4/clk_25
    SLICE_X34Y88         FDRE                                         r  VIDEO/G4/vcount_reg[7]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X34Y88         FDRE (Hold_fdre_C_D)         0.120     0.713    VIDEO/G4/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.037%)  route 0.187ns (56.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.557     0.557    VIDEO/G4/clk_25
    SLICE_X31Y84         FDRE                                         r  VIDEO/G4/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  VIDEO/G4/hcount_reg[7]/Q
                         net (fo=14, routed)          0.187     0.884    VIDEO/G4/hcount_reg[7]
    SLICE_X31Y85         FDRE                                         r  VIDEO/G4/hQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.824     0.824    VIDEO/G4/clk_25
    SLICE_X31Y85         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.070     0.642    VIDEO/G4/hQ_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.562     0.562    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176     0.879    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X9Y60          FDRE                                         r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.831     0.831    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X9Y60          FDRE (Hold_fdre_C_D)         0.070     0.632    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.140%)  route 0.163ns (49.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.557     0.557    VIDEO/G4/clk_25
    SLICE_X30Y85         FDRE                                         r  VIDEO/G4/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  VIDEO/G4/hcount_reg[9]/Q
                         net (fo=11, routed)          0.163     0.884    VIDEO/G4/hcount_reg[9]
    SLICE_X31Y85         FDRE                                         r  VIDEO/G4/hQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.824     0.824    VIDEO/G4/clk_25
    SLICE_X31Y85         FDRE                                         r  VIDEO/G4/hQ_reg[9]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.066     0.636    VIDEO/G4/hQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.554     0.554    VIDEO/G2/clk_25
    SLICE_X14Y78         FDPE                                         r  VIDEO/G2/creditsOffset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDPE (Prop_fdpe_C_Q)         0.164     0.718 r  VIDEO/G2/creditsOffset_reg[6]/Q
                         net (fo=4, routed)           0.175     0.893    VIDEO/G2/creditsOffset_reg_n_0_[6]
    SLICE_X14Y78         LUT4 (Prop_lut4_I1_O)        0.043     0.936 r  VIDEO/G2/creditsOffset[8]_i_1/O
                         net (fo=1, routed)           0.000     0.936    VIDEO/G2/creditsOffset0[8]
    SLICE_X14Y78         FDCE                                         r  VIDEO/G2/creditsOffset_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.822     0.822    VIDEO/G2/clk_25
    SLICE_X14Y78         FDCE                                         r  VIDEO/G2/creditsOffset_reg[8]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X14Y78         FDCE (Hold_fdce_C_D)         0.131     0.685    VIDEO/G2/creditsOffset_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y101    VIDEO/G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y101    VIDEO/G2/active_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y101    VIDEO/G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y101    VIDEO/G2/active_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y78     VIDEO/G2/creditsOffset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VIDEO/G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         12498 Endpoints
Min Delay         12498 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USOUND/PLAYHZ/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/USOUND/PLAYHZ/o_Sound_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.191ns  (logic 48.117ns (45.742%)  route 57.074ns (54.258%))
  Logic Levels:           205  (CARRY4=172 FDRE=1 LUT1=3 LUT2=8 LUT3=1 LUT4=19 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  UART/USOUND/PLAYHZ/counter_reg[1]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/USOUND/PLAYHZ/counter_reg[1]/Q
                         net (fo=2, routed)           0.982     1.438    UART/USOUND/PLAYHZ/counter_reg[1]
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.094 r  UART/USOUND/PLAYHZ/i___1467_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.094    UART/USOUND/PLAYHZ/i___1467_i_3_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  UART/USOUND/PLAYHZ/i___1482_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.208    UART/USOUND/PLAYHZ/i___1482_i_2_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  UART/USOUND/PLAYHZ/i___1521_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    UART/USOUND/PLAYHZ/i___1521_i_2_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.436 r  UART/USOUND/PLAYHZ/i___1552_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.436    UART/USOUND/PLAYHZ/i___1552_i_2_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.550 r  UART/USOUND/PLAYHZ/i___1578_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.550    UART/USOUND/PLAYHZ/i___1578_i_2_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.664 r  UART/USOUND/PLAYHZ/i___1603_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.664    UART/USOUND/PLAYHZ/i___1603_i_2_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.778 r  UART/USOUND/PLAYHZ/i___1624_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.778    UART/USOUND/PLAYHZ/i___1624_i_2_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.017 r  UART/USOUND/PLAYHZ/i___1467_i_1/O[2]
                         net (fo=382, routed)         5.409     8.426    UART/USOUND/PLAYHZ/i___1467_i_1_n_5
    SLICE_X12Y61         LUT3 (Prop_lut3_I1_O)        0.302     8.728 r  UART/USOUND/PLAYHZ/i___346_i_6/O
                         net (fo=1, routed)           0.000     8.728    UART/USOUND/PLAYHZ/i___346_i_6_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.261 r  UART/USOUND/PLAYHZ/i___346_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.261    UART/USOUND/PLAYHZ/i___346_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.584 f  UART/USOUND/PLAYHZ/i___343_i_6/O[1]
                         net (fo=1, routed)           0.798    10.382    UART/USOUND/PLAYHZ/i___343_i_6_n_6
    SLICE_X14Y62         LUT1 (Prop_lut1_I0_O)        0.306    10.688 r  UART/USOUND/PLAYHZ/i___343_i_5/O
                         net (fo=1, routed)           0.000    10.688    UART/USOUND/PLAYHZ/i___343_i_5_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.221 r  UART/USOUND/PLAYHZ/i___343_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.221    UART/USOUND/PLAYHZ/i___343_i_2_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  UART/USOUND/PLAYHZ/i___345_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.338    UART/USOUND/PLAYHZ/i___345_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.495 r  UART/USOUND/PLAYHZ/i___349_i_1/CO[1]
                         net (fo=2, routed)           0.628    12.122    UART/USOUND/PLAYHZ/i___349_i_1_n_2
    SLICE_X11Y64         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.806    12.928 f  UART/USOUND/PLAYHZ/i___344_i_1/O[1]
                         net (fo=2, routed)           0.840    13.768    UART/USOUND/PLAYHZ/i___344_i_1_n_6
    SLICE_X13Y64         LUT1 (Prop_lut1_I0_O)        0.303    14.071 r  UART/USOUND/PLAYHZ/i___344/O
                         net (fo=1, routed)           0.000    14.071    UART/USOUND/PLAYHZ/i___344_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.298 f  UART/USOUND/PLAYHZ/i___355_i_1/O[1]
                         net (fo=2, routed)           0.802    15.100    UART/USOUND/PLAYHZ/i___355_i_1_n_6
    SLICE_X15Y64         LUT1 (Prop_lut1_I0_O)        0.303    15.403 r  UART/USOUND/PLAYHZ/i___359/O
                         net (fo=1, routed)           0.000    15.403    UART/USOUND/PLAYHZ/i___359_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.801 r  UART/USOUND/PLAYHZ/i___366_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.801    UART/USOUND/PLAYHZ/i___366_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.072 r  UART/USOUND/PLAYHZ/i___365_i_1/CO[0]
                         net (fo=25, routed)          1.573    17.645    UART/USOUND/PLAYHZ/i___365_i_1_n_3
    SLICE_X29Y61         LUT2 (Prop_lut2_I0_O)        0.373    18.018 r  UART/USOUND/PLAYHZ/i___379_i_3/O
                         net (fo=1, routed)           0.000    18.018    UART/USOUND/PLAYHZ/i___379_i_3_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.419 r  UART/USOUND/PLAYHZ/i___379_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.419    UART/USOUND/PLAYHZ/i___379_i_1_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  UART/USOUND/PLAYHZ/i___378_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.533    UART/USOUND/PLAYHZ/i___378_i_1_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  UART/USOUND/PLAYHZ/i___383_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.647    UART/USOUND/PLAYHZ/i___383_i_1_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  UART/USOUND/PLAYHZ/i___376_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.761    UART/USOUND/PLAYHZ/i___376_i_2_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.875 r  UART/USOUND/PLAYHZ/i___377_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.875    UART/USOUND/PLAYHZ/i___377_i_1_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.146 r  UART/USOUND/PLAYHZ/i___376_i_1/CO[0]
                         net (fo=25, routed)          1.486    20.632    UART/USOUND/PLAYHZ/i___376_i_1_n_3
    SLICE_X30Y61         LUT4 (Prop_lut4_I0_O)        0.373    21.005 r  UART/USOUND/PLAYHZ/i___1643/O
                         net (fo=1, routed)           0.000    21.005    UART/USOUND/PLAYHZ/i___1643_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.538 r  UART/USOUND/PLAYHZ/i___390_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.538    UART/USOUND/PLAYHZ/i___390_i_1_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.655 r  UART/USOUND/PLAYHZ/i___389_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.655    UART/USOUND/PLAYHZ/i___389_i_1_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.772 r  UART/USOUND/PLAYHZ/i___394_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.772    UART/USOUND/PLAYHZ/i___394_i_1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.889 r  UART/USOUND/PLAYHZ/i___388_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.889    UART/USOUND/PLAYHZ/i___388_i_1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.006 r  UART/USOUND/PLAYHZ/i___387_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.006    UART/USOUND/PLAYHZ/i___387_i_2_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.260 r  UART/USOUND/PLAYHZ/i___387_i_1/CO[0]
                         net (fo=25, routed)          1.795    24.055    UART/USOUND/PLAYHZ/i___387_i_1_n_3
    SLICE_X33Y61         LUT4 (Prop_lut4_I0_O)        0.367    24.422 r  UART/USOUND/PLAYHZ/i___1638/O
                         net (fo=1, routed)           0.000    24.422    UART/USOUND/PLAYHZ/i___1638_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.972 r  UART/USOUND/PLAYHZ/i___401_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.972    UART/USOUND/PLAYHZ/i___401_i_1_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.086 r  UART/USOUND/PLAYHZ/i___400_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.086    UART/USOUND/PLAYHZ/i___400_i_1_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.200 r  UART/USOUND/PLAYHZ/i___405_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.200    UART/USOUND/PLAYHZ/i___405_i_1_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.314 r  UART/USOUND/PLAYHZ/i___399_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.314    UART/USOUND/PLAYHZ/i___399_i_1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.428 r  UART/USOUND/PLAYHZ/i___398_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.428    UART/USOUND/PLAYHZ/i___398_i_2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.699 r  UART/USOUND/PLAYHZ/i___398_i_1/CO[0]
                         net (fo=25, routed)          1.890    27.589    UART/USOUND/PLAYHZ/i___398_i_1_n_3
    SLICE_X31Y61         LUT4 (Prop_lut4_I0_O)        0.373    27.962 r  UART/USOUND/PLAYHZ/i___1633/O
                         net (fo=1, routed)           0.000    27.962    UART/USOUND/PLAYHZ/i___1633_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.512 r  UART/USOUND/PLAYHZ/i___412_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.512    UART/USOUND/PLAYHZ/i___412_i_1_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.626 r  UART/USOUND/PLAYHZ/i___411_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.626    UART/USOUND/PLAYHZ/i___411_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.740 r  UART/USOUND/PLAYHZ/i___416_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.740    UART/USOUND/PLAYHZ/i___416_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.854 r  UART/USOUND/PLAYHZ/i___410_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.854    UART/USOUND/PLAYHZ/i___410_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.968 r  UART/USOUND/PLAYHZ/i___409_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.968    UART/USOUND/PLAYHZ/i___409_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.239 r  UART/USOUND/PLAYHZ/i___409_i_1/CO[0]
                         net (fo=25, routed)          1.742    30.981    UART/USOUND/PLAYHZ/i___409_i_1_n_3
    SLICE_X32Y60         LUT4 (Prop_lut4_I0_O)        0.373    31.354 r  UART/USOUND/PLAYHZ/i___1627/O
                         net (fo=1, routed)           0.000    31.354    UART/USOUND/PLAYHZ/i___1627_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.904 r  UART/USOUND/PLAYHZ/i___423_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.904    UART/USOUND/PLAYHZ/i___423_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.018 r  UART/USOUND/PLAYHZ/i___422_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.018    UART/USOUND/PLAYHZ/i___422_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.132 r  UART/USOUND/PLAYHZ/i___427_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.132    UART/USOUND/PLAYHZ/i___427_i_1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.246 r  UART/USOUND/PLAYHZ/i___421_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.246    UART/USOUND/PLAYHZ/i___421_i_1_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.360 r  UART/USOUND/PLAYHZ/i___420_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.360    UART/USOUND/PLAYHZ/i___420_i_2_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.631 r  UART/USOUND/PLAYHZ/i___420_i_1/CO[0]
                         net (fo=25, routed)          1.544    34.175    UART/USOUND/PLAYHZ/i___420_i_1_n_3
    SLICE_X34Y59         LUT4 (Prop_lut4_I0_O)        0.373    34.548 r  UART/USOUND/PLAYHZ/i___1621/O
                         net (fo=1, routed)           0.000    34.548    UART/USOUND/PLAYHZ/i___1621_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.081 r  UART/USOUND/PLAYHZ/i___431_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.081    UART/USOUND/PLAYHZ/i___431_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.198 r  UART/USOUND/PLAYHZ/i___434_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.198    UART/USOUND/PLAYHZ/i___434_i_1_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.315 r  UART/USOUND/PLAYHZ/i___438_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.315    UART/USOUND/PLAYHZ/i___438_i_1_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.432 r  UART/USOUND/PLAYHZ/i___433_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.432    UART/USOUND/PLAYHZ/i___433_i_1_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.549 r  UART/USOUND/PLAYHZ/i___432_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.549    UART/USOUND/PLAYHZ/i___432_i_1_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.803 r  UART/USOUND/PLAYHZ/i___431_i_1/CO[0]
                         net (fo=25, routed)          1.692    37.494    UART/USOUND/PLAYHZ/i___431_i_1_n_3
    SLICE_X35Y58         LUT4 (Prop_lut4_I0_O)        0.367    37.861 r  UART/USOUND/PLAYHZ/i___1613/O
                         net (fo=1, routed)           0.000    37.861    UART/USOUND/PLAYHZ/i___1613_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.411 r  UART/USOUND/PLAYHZ/i___442_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.411    UART/USOUND/PLAYHZ/i___442_i_2_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.525 r  UART/USOUND/PLAYHZ/i___445_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.525    UART/USOUND/PLAYHZ/i___445_i_1_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.639 r  UART/USOUND/PLAYHZ/i___449_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.639    UART/USOUND/PLAYHZ/i___449_i_1_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.753 r  UART/USOUND/PLAYHZ/i___444_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.753    UART/USOUND/PLAYHZ/i___444_i_1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.867 r  UART/USOUND/PLAYHZ/i___443_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.867    UART/USOUND/PLAYHZ/i___443_i_1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.138 r  UART/USOUND/PLAYHZ/i___442_i_1/CO[0]
                         net (fo=25, routed)          1.873    41.011    UART/USOUND/PLAYHZ/i___442_i_1_n_3
    SLICE_X33Y55         LUT2 (Prop_lut2_I0_O)        0.373    41.384 r  UART/USOUND/PLAYHZ/i___456_i_3/O
                         net (fo=1, routed)           0.000    41.384    UART/USOUND/PLAYHZ/i___456_i_3_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.785 r  UART/USOUND/PLAYHZ/i___456_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.785    UART/USOUND/PLAYHZ/i___456_i_1_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.899 r  UART/USOUND/PLAYHZ/i___453_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.899    UART/USOUND/PLAYHZ/i___453_i_2_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.013 r  UART/USOUND/PLAYHZ/i___461_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.013    UART/USOUND/PLAYHZ/i___461_i_1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.127 r  UART/USOUND/PLAYHZ/i___455_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.127    UART/USOUND/PLAYHZ/i___455_i_1_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.241 r  UART/USOUND/PLAYHZ/i___454_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.241    UART/USOUND/PLAYHZ/i___454_i_1_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.512 r  UART/USOUND/PLAYHZ/i___453_i_1/CO[0]
                         net (fo=25, routed)          1.472    43.984    UART/USOUND/PLAYHZ/i___453_i_1_n_3
    SLICE_X31Y54         LUT4 (Prop_lut4_I0_O)        0.373    44.357 r  UART/USOUND/PLAYHZ/i___1600/O
                         net (fo=1, routed)           0.000    44.357    UART/USOUND/PLAYHZ/i___1600_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.907 r  UART/USOUND/PLAYHZ/i___467_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.907    UART/USOUND/PLAYHZ/i___467_i_1_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.021 r  UART/USOUND/PLAYHZ/i___464_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.021    UART/USOUND/PLAYHZ/i___464_i_2_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.135 r  UART/USOUND/PLAYHZ/i___468_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.135    UART/USOUND/PLAYHZ/i___468_i_1_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.249 r  UART/USOUND/PLAYHZ/i___466_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.249    UART/USOUND/PLAYHZ/i___466_i_1_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.363 r  UART/USOUND/PLAYHZ/i___465_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.363    UART/USOUND/PLAYHZ/i___465_i_1_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.634 r  UART/USOUND/PLAYHZ/i___464_i_1/CO[0]
                         net (fo=25, routed)          1.683    47.317    UART/USOUND/PLAYHZ/i___464_i_1_n_3
    SLICE_X32Y54         LUT4 (Prop_lut4_I0_O)        0.373    47.690 r  UART/USOUND/PLAYHZ/i___1594/O
                         net (fo=1, routed)           0.000    47.690    UART/USOUND/PLAYHZ/i___1594_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.240 r  UART/USOUND/PLAYHZ/i___478_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.240    UART/USOUND/PLAYHZ/i___478_i_1_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.354 r  UART/USOUND/PLAYHZ/i___475_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.354    UART/USOUND/PLAYHZ/i___475_i_2_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.468 r  UART/USOUND/PLAYHZ/i___479_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.468    UART/USOUND/PLAYHZ/i___479_i_1_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.582 r  UART/USOUND/PLAYHZ/i___477_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    UART/USOUND/PLAYHZ/i___477_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.696 r  UART/USOUND/PLAYHZ/i___476_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.696    UART/USOUND/PLAYHZ/i___476_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.967 r  UART/USOUND/PLAYHZ/i___475_i_1/CO[0]
                         net (fo=25, routed)          1.878    50.845    UART/USOUND/PLAYHZ/i___475_i_1_n_3
    SLICE_X36Y53         LUT4 (Prop_lut4_I0_O)        0.373    51.218 r  UART/USOUND/PLAYHZ/i___1583/O
                         net (fo=1, routed)           0.000    51.218    UART/USOUND/PLAYHZ/i___1583_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.768 r  UART/USOUND/PLAYHZ/i___489_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.768    UART/USOUND/PLAYHZ/i___489_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.882 r  UART/USOUND/PLAYHZ/i___488_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.882    UART/USOUND/PLAYHZ/i___488_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.996 r  UART/USOUND/PLAYHZ/i___493_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.996    UART/USOUND/PLAYHZ/i___493_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.110 r  UART/USOUND/PLAYHZ/i___486_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.110    UART/USOUND/PLAYHZ/i___486_i_2_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.224 r  UART/USOUND/PLAYHZ/i___487_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.224    UART/USOUND/PLAYHZ/i___487_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.495 r  UART/USOUND/PLAYHZ/i___486_i_1/CO[0]
                         net (fo=25, routed)          1.752    54.247    UART/USOUND/PLAYHZ/i___486_i_1_n_3
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.373    54.620 r  UART/USOUND/PLAYHZ/i___500_i_4/O
                         net (fo=1, routed)           0.000    54.620    UART/USOUND/PLAYHZ/i___500_i_4_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.018 r  UART/USOUND/PLAYHZ/i___500_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.018    UART/USOUND/PLAYHZ/i___500_i_1_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.132 r  UART/USOUND/PLAYHZ/i___499_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.132    UART/USOUND/PLAYHZ/i___499_i_1_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.246 r  UART/USOUND/PLAYHZ/i___504_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.246    UART/USOUND/PLAYHZ/i___504_i_1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.360 r  UART/USOUND/PLAYHZ/i___497_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.360    UART/USOUND/PLAYHZ/i___497_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.474 r  UART/USOUND/PLAYHZ/i___498_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.474    UART/USOUND/PLAYHZ/i___498_i_1_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.745 r  UART/USOUND/PLAYHZ/i___497_i_1/CO[0]
                         net (fo=25, routed)          2.282    58.027    UART/USOUND/PLAYHZ/i___497_i_1_n_3
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.373    58.400 r  UART/USOUND/PLAYHZ/i___1568/O
                         net (fo=1, routed)           0.000    58.400    UART/USOUND/PLAYHZ/i___1568_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.950 r  UART/USOUND/PLAYHZ/i___511_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.950    UART/USOUND/PLAYHZ/i___511_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.064 r  UART/USOUND/PLAYHZ/i___510_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.064    UART/USOUND/PLAYHZ/i___510_i_1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.178 r  UART/USOUND/PLAYHZ/i___515_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.178    UART/USOUND/PLAYHZ/i___515_i_1_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.292 r  UART/USOUND/PLAYHZ/i___509_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.292    UART/USOUND/PLAYHZ/i___509_i_1_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.406 r  UART/USOUND/PLAYHZ/i___508_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.406    UART/USOUND/PLAYHZ/i___508_i_2_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.677 r  UART/USOUND/PLAYHZ/i___508_i_1/CO[0]
                         net (fo=25, routed)          1.709    61.386    UART/USOUND/PLAYHZ/i___508_i_1_n_3
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.373    61.759 r  UART/USOUND/PLAYHZ/i___1561/O
                         net (fo=1, routed)           0.000    61.759    UART/USOUND/PLAYHZ/i___1561_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.292 r  UART/USOUND/PLAYHZ/i___522_i_1/CO[3]
                         net (fo=1, routed)           0.001    62.292    UART/USOUND/PLAYHZ/i___522_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.409 r  UART/USOUND/PLAYHZ/i___521_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.409    UART/USOUND/PLAYHZ/i___521_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.526 r  UART/USOUND/PLAYHZ/i___526_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.526    UART/USOUND/PLAYHZ/i___526_i_1_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.643 r  UART/USOUND/PLAYHZ/i___520_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.643    UART/USOUND/PLAYHZ/i___520_i_1_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.760 r  UART/USOUND/PLAYHZ/i___519_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.760    UART/USOUND/PLAYHZ/i___519_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.014 r  UART/USOUND/PLAYHZ/i___519_i_1/CO[0]
                         net (fo=25, routed)          1.748    64.763    UART/USOUND/PLAYHZ/i___519_i_1_n_3
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.367    65.130 r  UART/USOUND/PLAYHZ/i___1550/O
                         net (fo=1, routed)           0.000    65.130    UART/USOUND/PLAYHZ/i___1550_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.680 r  UART/USOUND/PLAYHZ/i___533_i_1/CO[3]
                         net (fo=1, routed)           0.000    65.680    UART/USOUND/PLAYHZ/i___533_i_1_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.794 r  UART/USOUND/PLAYHZ/i___532_i_1/CO[3]
                         net (fo=1, routed)           0.000    65.794    UART/USOUND/PLAYHZ/i___532_i_1_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.908 r  UART/USOUND/PLAYHZ/i___537_i_1/CO[3]
                         net (fo=1, routed)           0.001    65.908    UART/USOUND/PLAYHZ/i___537_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.022 r  UART/USOUND/PLAYHZ/i___531_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.022    UART/USOUND/PLAYHZ/i___531_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.136 r  UART/USOUND/PLAYHZ/i___530_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.136    UART/USOUND/PLAYHZ/i___530_i_2_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.407 r  UART/USOUND/PLAYHZ/i___530_i_1/CO[0]
                         net (fo=25, routed)          1.638    68.045    UART/USOUND/PLAYHZ/i___530_i_1_n_3
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.373    68.418 r  UART/USOUND/PLAYHZ/i___544_i_4/O
                         net (fo=1, routed)           0.000    68.418    UART/USOUND/PLAYHZ/i___544_i_4_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    68.816 r  UART/USOUND/PLAYHZ/i___544_i_1/CO[3]
                         net (fo=1, routed)           0.000    68.816    UART/USOUND/PLAYHZ/i___544_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.930 r  UART/USOUND/PLAYHZ/i___543_i_1/CO[3]
                         net (fo=1, routed)           0.000    68.930    UART/USOUND/PLAYHZ/i___543_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.044 r  UART/USOUND/PLAYHZ/i___548_i_1/CO[3]
                         net (fo=1, routed)           0.001    69.045    UART/USOUND/PLAYHZ/i___548_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.159 r  UART/USOUND/PLAYHZ/i___542_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.159    UART/USOUND/PLAYHZ/i___542_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.273 r  UART/USOUND/PLAYHZ/i___541_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.273    UART/USOUND/PLAYHZ/i___541_i_2_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    69.544 r  UART/USOUND/PLAYHZ/i___541_i_1/CO[0]
                         net (fo=25, routed)          1.759    71.303    UART/USOUND/PLAYHZ/i___541_i_1_n_3
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.373    71.676 r  UART/USOUND/PLAYHZ/i___1535/O
                         net (fo=1, routed)           0.000    71.676    UART/USOUND/PLAYHZ/i___1535_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.226 r  UART/USOUND/PLAYHZ/i___552_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.226    UART/USOUND/PLAYHZ/i___552_i_2_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.340 r  UART/USOUND/PLAYHZ/i___555_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.340    UART/USOUND/PLAYHZ/i___555_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.454 r  UART/USOUND/PLAYHZ/i___559_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.454    UART/USOUND/PLAYHZ/i___559_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.568 r  UART/USOUND/PLAYHZ/i___554_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.568    UART/USOUND/PLAYHZ/i___554_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.682 r  UART/USOUND/PLAYHZ/i___553_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.682    UART/USOUND/PLAYHZ/i___553_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.953 r  UART/USOUND/PLAYHZ/i___552_i_1/CO[0]
                         net (fo=25, routed)          1.896    74.849    UART/USOUND/PLAYHZ/i___552_i_1_n_3
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.373    75.222 r  UART/USOUND/PLAYHZ/i___1528/O
                         net (fo=1, routed)           0.000    75.222    UART/USOUND/PLAYHZ/i___1528_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.755 r  UART/USOUND/PLAYHZ/i___563_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.755    UART/USOUND/PLAYHZ/i___563_i_2_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.872 r  UART/USOUND/PLAYHZ/i___566_i_1/CO[3]
                         net (fo=1, routed)           0.000    75.872    UART/USOUND/PLAYHZ/i___566_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.989 r  UART/USOUND/PLAYHZ/i___570_i_1/CO[3]
                         net (fo=1, routed)           0.000    75.989    UART/USOUND/PLAYHZ/i___570_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.106 r  UART/USOUND/PLAYHZ/i___565_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.106    UART/USOUND/PLAYHZ/i___565_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.223 r  UART/USOUND/PLAYHZ/i___564_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.223    UART/USOUND/PLAYHZ/i___564_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    76.477 r  UART/USOUND/PLAYHZ/i___563_i_1/CO[0]
                         net (fo=25, routed)          1.543    78.020    UART/USOUND/PLAYHZ/i___563_i_1_n_3
    SLICE_X37Y41         LUT4 (Prop_lut4_I0_O)        0.367    78.387 r  UART/USOUND/PLAYHZ/i___1517/O
                         net (fo=1, routed)           0.000    78.387    UART/USOUND/PLAYHZ/i___1517_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.937 r  UART/USOUND/PLAYHZ/i___577_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.937    UART/USOUND/PLAYHZ/i___577_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.051 r  UART/USOUND/PLAYHZ/i___574_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.051    UART/USOUND/PLAYHZ/i___574_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.165 r  UART/USOUND/PLAYHZ/i___582_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.165    UART/USOUND/PLAYHZ/i___582_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.279 r  UART/USOUND/PLAYHZ/i___576_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.279    UART/USOUND/PLAYHZ/i___576_i_1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.393 r  UART/USOUND/PLAYHZ/i___575_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.393    UART/USOUND/PLAYHZ/i___575_i_1_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.664 r  UART/USOUND/PLAYHZ/i___574_i_1/CO[0]
                         net (fo=25, routed)          1.797    81.460    UART/USOUND/PLAYHZ/i___574_i_1_n_3
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.373    81.833 r  UART/USOUND/PLAYHZ/i___588_i_3/O
                         net (fo=1, routed)           0.000    81.833    UART/USOUND/PLAYHZ/i___588_i_3_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.234 r  UART/USOUND/PLAYHZ/i___588_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.234    UART/USOUND/PLAYHZ/i___588_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.348 r  UART/USOUND/PLAYHZ/i___585_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.348    UART/USOUND/PLAYHZ/i___585_i_2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.462 r  UART/USOUND/PLAYHZ/i___589_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.462    UART/USOUND/PLAYHZ/i___589_i_1_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.576 r  UART/USOUND/PLAYHZ/i___587_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.576    UART/USOUND/PLAYHZ/i___587_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.690 r  UART/USOUND/PLAYHZ/i___586_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.690    UART/USOUND/PLAYHZ/i___586_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.961 r  UART/USOUND/PLAYHZ/i___585_i_1/CO[0]
                         net (fo=25, routed)          2.198    85.159    UART/USOUND/PLAYHZ/i___585_i_1_n_3
    SLICE_X43Y33         LUT4 (Prop_lut4_I0_O)        0.373    85.532 r  UART/USOUND/PLAYHZ/i___1495/O
                         net (fo=1, routed)           0.000    85.532    UART/USOUND/PLAYHZ/i___1495_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.082 r  UART/USOUND/PLAYHZ/i___599_i_1/CO[3]
                         net (fo=1, routed)           0.000    86.082    UART/USOUND/PLAYHZ/i___599_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.196 r  UART/USOUND/PLAYHZ/i___596_i_2/CO[3]
                         net (fo=1, routed)           0.000    86.196    UART/USOUND/PLAYHZ/i___596_i_2_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.310 r  UART/USOUND/PLAYHZ/i___600_i_1/CO[3]
                         net (fo=1, routed)           0.000    86.310    UART/USOUND/PLAYHZ/i___600_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.424 r  UART/USOUND/PLAYHZ/i___598_i_1/CO[3]
                         net (fo=1, routed)           0.000    86.424    UART/USOUND/PLAYHZ/i___598_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.538 r  UART/USOUND/PLAYHZ/i___597_i_1/CO[3]
                         net (fo=1, routed)           0.000    86.538    UART/USOUND/PLAYHZ/i___597_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.809 r  UART/USOUND/PLAYHZ/i___596_i_1/CO[0]
                         net (fo=25, routed)          1.877    88.686    UART/USOUND/PLAYHZ/i___596_i_1_n_3
    SLICE_X42Y32         LUT4 (Prop_lut4_I0_O)        0.373    89.059 r  UART/USOUND/PLAYHZ/i___1494/O
                         net (fo=1, routed)           0.000    89.059    UART/USOUND/PLAYHZ/i___1494_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.592 r  UART/USOUND/PLAYHZ/i___610_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.592    UART/USOUND/PLAYHZ/i___610_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.709 r  UART/USOUND/PLAYHZ/i___609_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.709    UART/USOUND/PLAYHZ/i___609_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.826 r  UART/USOUND/PLAYHZ/i___614_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.826    UART/USOUND/PLAYHZ/i___614_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.943 r  UART/USOUND/PLAYHZ/i___607_i_2/CO[3]
                         net (fo=1, routed)           0.000    89.943    UART/USOUND/PLAYHZ/i___607_i_2_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.060 r  UART/USOUND/PLAYHZ/i___608_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.060    UART/USOUND/PLAYHZ/i___608_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    90.314 r  UART/USOUND/PLAYHZ/i___607_i_1/CO[0]
                         net (fo=25, routed)          2.086    92.400    UART/USOUND/PLAYHZ/i___607_i_1_n_3
    SLICE_X38Y31         LUT2 (Prop_lut2_I0_O)        0.367    92.767 r  UART/USOUND/PLAYHZ/i___621_i_3/O
                         net (fo=1, routed)           0.000    92.767    UART/USOUND/PLAYHZ/i___621_i_3_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    93.143 r  UART/USOUND/PLAYHZ/i___621_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.143    UART/USOUND/PLAYHZ/i___621_i_1_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.260 r  UART/USOUND/PLAYHZ/i___620_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.260    UART/USOUND/PLAYHZ/i___620_i_1_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.377 r  UART/USOUND/PLAYHZ/i___625_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.377    UART/USOUND/PLAYHZ/i___625_i_1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.494 r  UART/USOUND/PLAYHZ/i___618_i_2/CO[3]
                         net (fo=1, routed)           0.000    93.494    UART/USOUND/PLAYHZ/i___618_i_2_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.611 r  UART/USOUND/PLAYHZ/i___619_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.611    UART/USOUND/PLAYHZ/i___619_i_1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.865 r  UART/USOUND/PLAYHZ/i___618_i_1/CO[0]
                         net (fo=25, routed)          1.580    95.445    UART/USOUND/PLAYHZ/i___618_i_1_n_3
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.367    95.812 r  UART/USOUND/PLAYHZ/i___632_i_3/O
                         net (fo=1, routed)           0.000    95.812    UART/USOUND/PLAYHZ/i___632_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    96.213 r  UART/USOUND/PLAYHZ/i___632_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.213    UART/USOUND/PLAYHZ/i___632_i_1_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.327 r  UART/USOUND/PLAYHZ/i___631_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.327    UART/USOUND/PLAYHZ/i___631_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.441 r  UART/USOUND/PLAYHZ/i___636_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.441    UART/USOUND/PLAYHZ/i___636_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.555 r  UART/USOUND/PLAYHZ/i___630_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.555    UART/USOUND/PLAYHZ/i___630_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.669 r  UART/USOUND/PLAYHZ/i___629_i_2/CO[3]
                         net (fo=1, routed)           0.000    96.669    UART/USOUND/PLAYHZ/i___629_i_2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    96.940 r  UART/USOUND/PLAYHZ/i___629_i_1/CO[0]
                         net (fo=25, routed)          1.599    98.539    UART/USOUND/PLAYHZ/i___629_i_1_n_3
    SLICE_X40Y32         LUT4 (Prop_lut4_I0_O)        0.373    98.912 r  UART/USOUND/PLAYHZ/i___1491/O
                         net (fo=1, routed)           0.000    98.912    UART/USOUND/PLAYHZ/i___1491_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.462 r  UART/USOUND/PLAYHZ/i___643_i_1/CO[3]
                         net (fo=1, routed)           0.000    99.462    UART/USOUND/PLAYHZ/i___643_i_1_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.576 r  UART/USOUND/PLAYHZ/i___642_i_1/CO[3]
                         net (fo=1, routed)           0.000    99.576    UART/USOUND/PLAYHZ/i___642_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.690 r  UART/USOUND/PLAYHZ/i___647_i_1/CO[3]
                         net (fo=1, routed)           0.000    99.690    UART/USOUND/PLAYHZ/i___647_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.804 r  UART/USOUND/PLAYHZ/i___641_i_1/CO[3]
                         net (fo=1, routed)           0.000    99.804    UART/USOUND/PLAYHZ/i___641_i_1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.918 r  UART/USOUND/PLAYHZ/i___640_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.918    UART/USOUND/PLAYHZ/i___640_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   100.189 r  UART/USOUND/PLAYHZ/i___640_i_1/CO[0]
                         net (fo=25, routed)          1.581   101.770    UART/USOUND/PLAYHZ/i___640_i_1_n_3
    SLICE_X41Y32         LUT2 (Prop_lut2_I0_O)        0.373   102.143 r  UART/USOUND/PLAYHZ/i___643/O
                         net (fo=1, routed)           0.000   102.143    UART/USOUND/PLAYHZ/i___643_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.544 r  UART/USOUND/PLAYHZ/i__i_84/CO[3]
                         net (fo=1, routed)           0.000   102.544    UART/USOUND/PLAYHZ/i__i_84_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.658 r  UART/USOUND/PLAYHZ/i__i_58/CO[3]
                         net (fo=1, routed)           0.000   102.658    UART/USOUND/PLAYHZ/i__i_58_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.772 r  UART/USOUND/PLAYHZ/i__i_38/CO[3]
                         net (fo=1, routed)           0.000   102.772    UART/USOUND/PLAYHZ/i__i_38_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.886 r  UART/USOUND/PLAYHZ/i__i_13/CO[3]
                         net (fo=1, routed)           0.000   102.886    UART/USOUND/PLAYHZ/i__i_13_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.000 f  UART/USOUND/PLAYHZ/i__i_4/CO[3]
                         net (fo=1, routed)           0.868   103.868    UART/USOUND/PLAYHZ/i__i_4_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124   103.992 r  UART/USOUND/PLAYHZ/i__i_1/O
                         net (fo=1, routed)           1.076   105.067    UART/USOUND/PLAYHZ/i__i_1_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.124   105.191 r  UART/USOUND/PLAYHZ/i_/O
                         net (fo=1, routed)           0.000   105.191    UART/USOUND/PLAYHZ/i__n_0
    SLICE_X42Y69         FDRE                                         r  UART/USOUND/PLAYHZ/o_Sound_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.432ns  (logic 14.003ns (28.913%)  route 34.429ns (71.087%))
  Logic Levels:           48  (CARRY4=24 FDRE=1 LUT2=3 LUT3=4 LUT4=5 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=45, routed)          4.628     5.084    UART/URX/Data_Recieved[7]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.208 r  UART/URX/geld[7]_i_14/O
                         net (fo=1, routed)           0.000     5.208    UART/URX/geld[7]_i_14_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.606 r  UART/URX/geld_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.606    UART/URX/geld_reg[7]_i_9_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.763 r  UART/URX/geld_reg[15]_i_22/CO[1]
                         net (fo=3, routed)           1.116     6.879    UART/URX/geld_reg[15]_i_22_n_2
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.329     7.208 f  UART/URX/geld[15]_i_24/O
                         net (fo=2, routed)           0.985     8.193    UART/URX/geld[15]_i_24_n_0
    SLICE_X36Y94         LUT5 (Prop_lut5_I3_O)        0.150     8.343 r  UART/URX/geld[15]_i_16/O
                         net (fo=2, routed)           0.838     9.181    UART/URX/geld[15]_i_16_n_0
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.326     9.507 r  UART/URX/geld[15]_i_20/O
                         net (fo=1, routed)           0.000     9.507    UART/URX/geld[15]_i_20_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.931 r  UART/URX/geld_reg[15]_i_9/O[1]
                         net (fo=1, routed)           1.096    11.028    UART/UHANDLE/geld1[11]
    SLICE_X37Y98         LUT4 (Prop_lut4_I2_O)        0.303    11.331 r  UART/UHANDLE/geld[15]_i_6/O
                         net (fo=1, routed)           0.000    11.331    UART/UHANDLE/geld[15]_i_6_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.863 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.863    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.977 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.977    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.091 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.091    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.205 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.518 r  UART/UHANDLE/geld_reg[31]_i_4/O[3]
                         net (fo=22, routed)          1.985    14.503    UART/UHANDLE/geld_reg[31]_i_4_n_4
    SLICE_X49Y108        LUT4 (Prop_lut4_I3_O)        0.306    14.809 r  UART/UHANDLE/geld[31]_i_1/O
                         net (fo=81, routed)          2.479    17.287    UART/UHANDLE/geld_reg[31]_0[3]
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.124    17.411 r  UART/UHANDLE/Number[3]_i_655/O
                         net (fo=73, routed)          2.880    20.292    UART/UHANDLE/Number[3]_i_655_n_0
    SLICE_X27Y115        LUT3 (Prop_lut3_I0_O)        0.152    20.444 r  UART/UHANDLE/Number[0]_i_212/O
                         net (fo=3, routed)           1.001    21.445    UART/UHANDLE/Number[0]_i_212_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    22.043 r  UART/UHANDLE/Number_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.043    UART/UHANDLE/Number_reg[3]_i_715_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.160 r  UART/UHANDLE/Number_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    22.160    UART/UHANDLE/Number_reg[3]_i_711_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.483 r  UART/UHANDLE/Number_reg[3]_i_932/O[1]
                         net (fo=3, routed)           0.755    23.238    UART/UHANDLE/Number_reg[3]_i_932_n_6
    SLICE_X28Y115        LUT3 (Prop_lut3_I0_O)        0.306    23.544 r  UART/UHANDLE/Number[3]_i_937/O
                         net (fo=2, routed)           1.438    24.983    UART/UHANDLE/Number[3]_i_937_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.154    25.137 r  UART/UHANDLE/Number[3]_i_726/O
                         net (fo=2, routed)           0.822    25.959    UART/UHANDLE/Number[3]_i_726_n_0
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.327    26.286 r  UART/UHANDLE/Number[3]_i_730/O
                         net (fo=1, routed)           0.000    26.286    UART/UHANDLE/Number[3]_i_730_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.866 r  UART/UHANDLE/Number_reg[3]_i_584/O[2]
                         net (fo=5, routed)           1.162    28.028    UART/UHANDLE/Number_reg[3]_i_584_n_5
    SLICE_X23Y115        LUT3 (Prop_lut3_I2_O)        0.302    28.330 r  UART/UHANDLE/Number[1]_i_70/O
                         net (fo=1, routed)           0.343    28.672    UART/UHANDLE/Number[1]_i_70_n_0
    SLICE_X22Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.057 r  UART/UHANDLE/Number_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.057    UART/UHANDLE/Number_reg[1]_i_48_n_0
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.279 r  UART/UHANDLE/Number_reg[3]_i_583/O[0]
                         net (fo=1, routed)           0.809    30.088    UART/UHANDLE/Number_reg[3]_i_583_n_7
    SLICE_X21Y114        LUT2 (Prop_lut2_I1_O)        0.299    30.387 r  UART/UHANDLE/Number[3]_i_421/O
                         net (fo=1, routed)           0.000    30.387    UART/UHANDLE/Number[3]_i_421_n_0
    SLICE_X21Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.788 r  UART/UHANDLE/Number_reg[3]_i_324/CO[3]
                         net (fo=1, routed)           0.000    30.788    UART/UHANDLE/Number_reg[3]_i_324_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.010 r  UART/UHANDLE/Number_reg[3]_i_321/O[0]
                         net (fo=1, routed)           1.191    32.201    UART/UHANDLE/Number_reg[3]_i_321_n_7
    SLICE_X21Y109        LUT2 (Prop_lut2_I1_O)        0.299    32.500 r  UART/UHANDLE/Number[3]_i_191/O
                         net (fo=1, routed)           0.000    32.500    UART/UHANDLE/Number[3]_i_191_n_0
    SLICE_X21Y109        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    32.727 r  UART/UHANDLE/Number_reg[3]_i_110/O[1]
                         net (fo=5, routed)           0.855    33.582    UART/UHANDLE/Number_reg[3]_i_110_n_6
    SLICE_X16Y109        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    34.455 r  UART/UHANDLE/Number_reg[3]_i_109/CO[2]
                         net (fo=30, routed)          1.426    35.881    UART/UHANDLE/Number_reg[3]_i_109_n_1
    SLICE_X17Y107        LUT5 (Prop_lut5_I3_O)        0.313    36.194 f  UART/UHANDLE/Number[3]_i_194/O
                         net (fo=1, routed)           0.647    36.842    UART/UHANDLE/Number[3]_i_194_n_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I1_O)        0.124    36.966 r  UART/UHANDLE/Number[3]_i_111/O
                         net (fo=13, routed)          1.042    38.008    UART/UHANDLE/Number[3]_i_111_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I0_O)        0.124    38.132 r  UART/UHANDLE/Number[1]_i_7/O
                         net (fo=19, routed)          1.442    39.574    UART/UHANDLE/Number[1]_i_7_n_0
    SLICE_X12Y107        LUT4 (Prop_lut4_I2_O)        0.124    39.698 r  UART/UHANDLE/Number[3]_i_593/O
                         net (fo=1, routed)           0.000    39.698    UART/UHANDLE/Number[3]_i_593_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.231 r  UART/UHANDLE/Number_reg[3]_i_439/CO[3]
                         net (fo=1, routed)           0.000    40.231    UART/UHANDLE/Number_reg[3]_i_439_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.554 r  UART/UHANDLE/Number_reg[3]_i_342/O[1]
                         net (fo=3, routed)           1.166    41.721    UART/UHANDLE/Number_reg[3]_i_342_n_6
    SLICE_X13Y107        LUT5 (Prop_lut5_I0_O)        0.306    42.027 r  UART/UHANDLE/Number[3]_i_338/O
                         net (fo=1, routed)           0.000    42.027    UART/UHANDLE/Number[3]_i_338_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.428 r  UART/UHANDLE/Number_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    42.428    UART/UHANDLE/Number_reg[3]_i_208_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.650 r  UART/UHANDLE/Number_reg[3]_i_115/O[0]
                         net (fo=3, routed)           0.953    43.602    UART/UHANDLE/Number_reg[3]_i_115_n_7
    SLICE_X14Y107        LUT4 (Prop_lut4_I3_O)        0.299    43.901 r  UART/UHANDLE/Number[3]_i_331/O
                         net (fo=1, routed)           0.000    43.901    UART/UHANDLE/Number[3]_i_331_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.277 r  UART/UHANDLE/Number_reg[3]_i_201/CO[3]
                         net (fo=1, routed)           0.000    44.277    UART/UHANDLE/Number_reg[3]_i_201_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.506 r  UART/UHANDLE/Number_reg[3]_i_113/CO[2]
                         net (fo=4, routed)           0.812    45.319    UART/UHANDLE/Number_reg[3]_i_113_n_1
    SLICE_X20Y104        LUT4 (Prop_lut4_I3_O)        0.310    45.629 f  UART/UHANDLE/Number[0]_i_19/O
                         net (fo=1, routed)           0.782    46.411    UART/UHANDLE/Number[0]_i_19_n_0
    SLICE_X23Y104        LUT6 (Prop_lut6_I4_O)        0.124    46.535 r  UART/UHANDLE/Number[0]_i_5/O
                         net (fo=1, routed)           1.773    48.308    UART/URX/Number_reg[0]_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I3_O)        0.124    48.432 r  UART/URX/Number[0]_i_1/O
                         net (fo=1, routed)           0.000    48.432    UART/UHANDLE/Number_reg[0]_3[0]
    SLICE_X47Y90         FDRE                                         r  UART/UHANDLE/Number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.082ns  (logic 14.003ns (29.123%)  route 34.079ns (70.877%))
  Logic Levels:           48  (CARRY4=24 FDRE=1 LUT2=3 LUT3=4 LUT4=4 LUT5=7 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=45, routed)          4.628     5.084    UART/URX/Data_Recieved[7]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.208 r  UART/URX/geld[7]_i_14/O
                         net (fo=1, routed)           0.000     5.208    UART/URX/geld[7]_i_14_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.606 r  UART/URX/geld_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.606    UART/URX/geld_reg[7]_i_9_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.763 r  UART/URX/geld_reg[15]_i_22/CO[1]
                         net (fo=3, routed)           1.116     6.879    UART/URX/geld_reg[15]_i_22_n_2
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.329     7.208 f  UART/URX/geld[15]_i_24/O
                         net (fo=2, routed)           0.985     8.193    UART/URX/geld[15]_i_24_n_0
    SLICE_X36Y94         LUT5 (Prop_lut5_I3_O)        0.150     8.343 r  UART/URX/geld[15]_i_16/O
                         net (fo=2, routed)           0.838     9.181    UART/URX/geld[15]_i_16_n_0
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.326     9.507 r  UART/URX/geld[15]_i_20/O
                         net (fo=1, routed)           0.000     9.507    UART/URX/geld[15]_i_20_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.931 r  UART/URX/geld_reg[15]_i_9/O[1]
                         net (fo=1, routed)           1.096    11.028    UART/UHANDLE/geld1[11]
    SLICE_X37Y98         LUT4 (Prop_lut4_I2_O)        0.303    11.331 r  UART/UHANDLE/geld[15]_i_6/O
                         net (fo=1, routed)           0.000    11.331    UART/UHANDLE/geld[15]_i_6_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.863 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.863    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.977 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.977    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.091 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.091    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.205 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.518 r  UART/UHANDLE/geld_reg[31]_i_4/O[3]
                         net (fo=22, routed)          1.985    14.503    UART/UHANDLE/geld_reg[31]_i_4_n_4
    SLICE_X49Y108        LUT4 (Prop_lut4_I3_O)        0.306    14.809 r  UART/UHANDLE/geld[31]_i_1/O
                         net (fo=81, routed)          2.479    17.287    UART/UHANDLE/geld_reg[31]_0[3]
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.124    17.411 r  UART/UHANDLE/Number[3]_i_655/O
                         net (fo=73, routed)          2.880    20.292    UART/UHANDLE/Number[3]_i_655_n_0
    SLICE_X27Y115        LUT3 (Prop_lut3_I0_O)        0.152    20.444 r  UART/UHANDLE/Number[0]_i_212/O
                         net (fo=3, routed)           1.001    21.445    UART/UHANDLE/Number[0]_i_212_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    22.043 r  UART/UHANDLE/Number_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.043    UART/UHANDLE/Number_reg[3]_i_715_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.160 r  UART/UHANDLE/Number_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    22.160    UART/UHANDLE/Number_reg[3]_i_711_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.483 r  UART/UHANDLE/Number_reg[3]_i_932/O[1]
                         net (fo=3, routed)           0.755    23.238    UART/UHANDLE/Number_reg[3]_i_932_n_6
    SLICE_X28Y115        LUT3 (Prop_lut3_I0_O)        0.306    23.544 r  UART/UHANDLE/Number[3]_i_937/O
                         net (fo=2, routed)           1.438    24.983    UART/UHANDLE/Number[3]_i_937_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.154    25.137 r  UART/UHANDLE/Number[3]_i_726/O
                         net (fo=2, routed)           0.822    25.959    UART/UHANDLE/Number[3]_i_726_n_0
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.327    26.286 r  UART/UHANDLE/Number[3]_i_730/O
                         net (fo=1, routed)           0.000    26.286    UART/UHANDLE/Number[3]_i_730_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.866 r  UART/UHANDLE/Number_reg[3]_i_584/O[2]
                         net (fo=5, routed)           1.162    28.028    UART/UHANDLE/Number_reg[3]_i_584_n_5
    SLICE_X23Y115        LUT3 (Prop_lut3_I2_O)        0.302    28.330 r  UART/UHANDLE/Number[1]_i_70/O
                         net (fo=1, routed)           0.343    28.672    UART/UHANDLE/Number[1]_i_70_n_0
    SLICE_X22Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.057 r  UART/UHANDLE/Number_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.057    UART/UHANDLE/Number_reg[1]_i_48_n_0
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.279 r  UART/UHANDLE/Number_reg[3]_i_583/O[0]
                         net (fo=1, routed)           0.809    30.088    UART/UHANDLE/Number_reg[3]_i_583_n_7
    SLICE_X21Y114        LUT2 (Prop_lut2_I1_O)        0.299    30.387 r  UART/UHANDLE/Number[3]_i_421/O
                         net (fo=1, routed)           0.000    30.387    UART/UHANDLE/Number[3]_i_421_n_0
    SLICE_X21Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.788 r  UART/UHANDLE/Number_reg[3]_i_324/CO[3]
                         net (fo=1, routed)           0.000    30.788    UART/UHANDLE/Number_reg[3]_i_324_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.010 r  UART/UHANDLE/Number_reg[3]_i_321/O[0]
                         net (fo=1, routed)           1.191    32.201    UART/UHANDLE/Number_reg[3]_i_321_n_7
    SLICE_X21Y109        LUT2 (Prop_lut2_I1_O)        0.299    32.500 r  UART/UHANDLE/Number[3]_i_191/O
                         net (fo=1, routed)           0.000    32.500    UART/UHANDLE/Number[3]_i_191_n_0
    SLICE_X21Y109        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    32.727 r  UART/UHANDLE/Number_reg[3]_i_110/O[1]
                         net (fo=5, routed)           0.855    33.582    UART/UHANDLE/Number_reg[3]_i_110_n_6
    SLICE_X16Y109        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    34.455 r  UART/UHANDLE/Number_reg[3]_i_109/CO[2]
                         net (fo=30, routed)          1.426    35.881    UART/UHANDLE/Number_reg[3]_i_109_n_1
    SLICE_X17Y107        LUT5 (Prop_lut5_I3_O)        0.313    36.194 f  UART/UHANDLE/Number[3]_i_194/O
                         net (fo=1, routed)           0.647    36.842    UART/UHANDLE/Number[3]_i_194_n_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I1_O)        0.124    36.966 r  UART/UHANDLE/Number[3]_i_111/O
                         net (fo=13, routed)          1.042    38.008    UART/UHANDLE/Number[3]_i_111_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I0_O)        0.124    38.132 r  UART/UHANDLE/Number[1]_i_7/O
                         net (fo=19, routed)          1.442    39.574    UART/UHANDLE/Number[1]_i_7_n_0
    SLICE_X12Y107        LUT4 (Prop_lut4_I2_O)        0.124    39.698 r  UART/UHANDLE/Number[3]_i_593/O
                         net (fo=1, routed)           0.000    39.698    UART/UHANDLE/Number[3]_i_593_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.231 r  UART/UHANDLE/Number_reg[3]_i_439/CO[3]
                         net (fo=1, routed)           0.000    40.231    UART/UHANDLE/Number_reg[3]_i_439_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.554 r  UART/UHANDLE/Number_reg[3]_i_342/O[1]
                         net (fo=3, routed)           1.166    41.721    UART/UHANDLE/Number_reg[3]_i_342_n_6
    SLICE_X13Y107        LUT5 (Prop_lut5_I0_O)        0.306    42.027 r  UART/UHANDLE/Number[3]_i_338/O
                         net (fo=1, routed)           0.000    42.027    UART/UHANDLE/Number[3]_i_338_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.428 r  UART/UHANDLE/Number_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    42.428    UART/UHANDLE/Number_reg[3]_i_208_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.650 r  UART/UHANDLE/Number_reg[3]_i_115/O[0]
                         net (fo=3, routed)           0.953    43.602    UART/UHANDLE/Number_reg[3]_i_115_n_7
    SLICE_X14Y107        LUT4 (Prop_lut4_I3_O)        0.299    43.901 r  UART/UHANDLE/Number[3]_i_331/O
                         net (fo=1, routed)           0.000    43.901    UART/UHANDLE/Number[3]_i_331_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.277 r  UART/UHANDLE/Number_reg[3]_i_201/CO[3]
                         net (fo=1, routed)           0.000    44.277    UART/UHANDLE/Number_reg[3]_i_201_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.506 f  UART/UHANDLE/Number_reg[3]_i_113/CO[2]
                         net (fo=4, routed)           0.529    45.036    UART/UHANDLE/Number_reg[3]_i_113_n_1
    SLICE_X20Y104        LUT5 (Prop_lut5_I0_O)        0.310    45.346 r  UART/UHANDLE/Number[3]_i_54/O
                         net (fo=1, routed)           0.873    46.219    UART/UHANDLE/Number[3]_i_54_n_0
    SLICE_X21Y104        LUT5 (Prop_lut5_I1_O)        0.124    46.343 f  UART/UHANDLE/Number[3]_i_13/O
                         net (fo=1, routed)           1.615    47.958    UART/UHANDLE/Number[3]_i_13_n_0
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.124    48.082 r  UART/UHANDLE/Number[3]_i_3/O
                         net (fo=1, routed)           0.000    48.082    UART/UHANDLE/Number[3]_i_3_n_0
    SLICE_X46Y91         FDRE                                         r  UART/UHANDLE/Number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.906ns  (logic 14.003ns (29.230%)  route 33.903ns (70.770%))
  Logic Levels:           48  (CARRY4=24 FDRE=1 LUT2=3 LUT3=4 LUT4=4 LUT5=5 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=45, routed)          4.628     5.084    UART/URX/Data_Recieved[7]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.208 r  UART/URX/geld[7]_i_14/O
                         net (fo=1, routed)           0.000     5.208    UART/URX/geld[7]_i_14_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.606 r  UART/URX/geld_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.606    UART/URX/geld_reg[7]_i_9_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.763 r  UART/URX/geld_reg[15]_i_22/CO[1]
                         net (fo=3, routed)           1.116     6.879    UART/URX/geld_reg[15]_i_22_n_2
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.329     7.208 f  UART/URX/geld[15]_i_24/O
                         net (fo=2, routed)           0.985     8.193    UART/URX/geld[15]_i_24_n_0
    SLICE_X36Y94         LUT5 (Prop_lut5_I3_O)        0.150     8.343 r  UART/URX/geld[15]_i_16/O
                         net (fo=2, routed)           0.838     9.181    UART/URX/geld[15]_i_16_n_0
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.326     9.507 r  UART/URX/geld[15]_i_20/O
                         net (fo=1, routed)           0.000     9.507    UART/URX/geld[15]_i_20_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.931 r  UART/URX/geld_reg[15]_i_9/O[1]
                         net (fo=1, routed)           1.096    11.028    UART/UHANDLE/geld1[11]
    SLICE_X37Y98         LUT4 (Prop_lut4_I2_O)        0.303    11.331 r  UART/UHANDLE/geld[15]_i_6/O
                         net (fo=1, routed)           0.000    11.331    UART/UHANDLE/geld[15]_i_6_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.863 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.863    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.977 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.977    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.091 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.091    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.205 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.518 r  UART/UHANDLE/geld_reg[31]_i_4/O[3]
                         net (fo=22, routed)          1.985    14.503    UART/UHANDLE/geld_reg[31]_i_4_n_4
    SLICE_X49Y108        LUT4 (Prop_lut4_I3_O)        0.306    14.809 r  UART/UHANDLE/geld[31]_i_1/O
                         net (fo=81, routed)          2.479    17.287    UART/UHANDLE/geld_reg[31]_0[3]
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.124    17.411 r  UART/UHANDLE/Number[3]_i_655/O
                         net (fo=73, routed)          2.880    20.292    UART/UHANDLE/Number[3]_i_655_n_0
    SLICE_X27Y115        LUT3 (Prop_lut3_I0_O)        0.152    20.444 r  UART/UHANDLE/Number[0]_i_212/O
                         net (fo=3, routed)           1.001    21.445    UART/UHANDLE/Number[0]_i_212_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    22.043 r  UART/UHANDLE/Number_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.043    UART/UHANDLE/Number_reg[3]_i_715_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.160 r  UART/UHANDLE/Number_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    22.160    UART/UHANDLE/Number_reg[3]_i_711_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.483 r  UART/UHANDLE/Number_reg[3]_i_932/O[1]
                         net (fo=3, routed)           0.755    23.238    UART/UHANDLE/Number_reg[3]_i_932_n_6
    SLICE_X28Y115        LUT3 (Prop_lut3_I0_O)        0.306    23.544 r  UART/UHANDLE/Number[3]_i_937/O
                         net (fo=2, routed)           1.438    24.983    UART/UHANDLE/Number[3]_i_937_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.154    25.137 r  UART/UHANDLE/Number[3]_i_726/O
                         net (fo=2, routed)           0.822    25.959    UART/UHANDLE/Number[3]_i_726_n_0
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.327    26.286 r  UART/UHANDLE/Number[3]_i_730/O
                         net (fo=1, routed)           0.000    26.286    UART/UHANDLE/Number[3]_i_730_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.866 r  UART/UHANDLE/Number_reg[3]_i_584/O[2]
                         net (fo=5, routed)           1.162    28.028    UART/UHANDLE/Number_reg[3]_i_584_n_5
    SLICE_X23Y115        LUT3 (Prop_lut3_I2_O)        0.302    28.330 r  UART/UHANDLE/Number[1]_i_70/O
                         net (fo=1, routed)           0.343    28.672    UART/UHANDLE/Number[1]_i_70_n_0
    SLICE_X22Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.057 r  UART/UHANDLE/Number_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.057    UART/UHANDLE/Number_reg[1]_i_48_n_0
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.279 r  UART/UHANDLE/Number_reg[3]_i_583/O[0]
                         net (fo=1, routed)           0.809    30.088    UART/UHANDLE/Number_reg[3]_i_583_n_7
    SLICE_X21Y114        LUT2 (Prop_lut2_I1_O)        0.299    30.387 r  UART/UHANDLE/Number[3]_i_421/O
                         net (fo=1, routed)           0.000    30.387    UART/UHANDLE/Number[3]_i_421_n_0
    SLICE_X21Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.788 r  UART/UHANDLE/Number_reg[3]_i_324/CO[3]
                         net (fo=1, routed)           0.000    30.788    UART/UHANDLE/Number_reg[3]_i_324_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.010 r  UART/UHANDLE/Number_reg[3]_i_321/O[0]
                         net (fo=1, routed)           1.191    32.201    UART/UHANDLE/Number_reg[3]_i_321_n_7
    SLICE_X21Y109        LUT2 (Prop_lut2_I1_O)        0.299    32.500 r  UART/UHANDLE/Number[3]_i_191/O
                         net (fo=1, routed)           0.000    32.500    UART/UHANDLE/Number[3]_i_191_n_0
    SLICE_X21Y109        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    32.727 r  UART/UHANDLE/Number_reg[3]_i_110/O[1]
                         net (fo=5, routed)           0.855    33.582    UART/UHANDLE/Number_reg[3]_i_110_n_6
    SLICE_X16Y109        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    34.455 r  UART/UHANDLE/Number_reg[3]_i_109/CO[2]
                         net (fo=30, routed)          1.426    35.881    UART/UHANDLE/Number_reg[3]_i_109_n_1
    SLICE_X17Y107        LUT5 (Prop_lut5_I3_O)        0.313    36.194 f  UART/UHANDLE/Number[3]_i_194/O
                         net (fo=1, routed)           0.647    36.842    UART/UHANDLE/Number[3]_i_194_n_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I1_O)        0.124    36.966 r  UART/UHANDLE/Number[3]_i_111/O
                         net (fo=13, routed)          1.042    38.008    UART/UHANDLE/Number[3]_i_111_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I0_O)        0.124    38.132 r  UART/UHANDLE/Number[1]_i_7/O
                         net (fo=19, routed)          1.442    39.574    UART/UHANDLE/Number[1]_i_7_n_0
    SLICE_X12Y107        LUT4 (Prop_lut4_I2_O)        0.124    39.698 r  UART/UHANDLE/Number[3]_i_593/O
                         net (fo=1, routed)           0.000    39.698    UART/UHANDLE/Number[3]_i_593_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.231 r  UART/UHANDLE/Number_reg[3]_i_439/CO[3]
                         net (fo=1, routed)           0.000    40.231    UART/UHANDLE/Number_reg[3]_i_439_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.554 r  UART/UHANDLE/Number_reg[3]_i_342/O[1]
                         net (fo=3, routed)           1.166    41.721    UART/UHANDLE/Number_reg[3]_i_342_n_6
    SLICE_X13Y107        LUT5 (Prop_lut5_I0_O)        0.306    42.027 r  UART/UHANDLE/Number[3]_i_338/O
                         net (fo=1, routed)           0.000    42.027    UART/UHANDLE/Number[3]_i_338_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.428 r  UART/UHANDLE/Number_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    42.428    UART/UHANDLE/Number_reg[3]_i_208_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.650 r  UART/UHANDLE/Number_reg[3]_i_115/O[0]
                         net (fo=3, routed)           0.953    43.602    UART/UHANDLE/Number_reg[3]_i_115_n_7
    SLICE_X14Y107        LUT4 (Prop_lut4_I3_O)        0.299    43.901 r  UART/UHANDLE/Number[3]_i_331/O
                         net (fo=1, routed)           0.000    43.901    UART/UHANDLE/Number[3]_i_331_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.277 r  UART/UHANDLE/Number_reg[3]_i_201/CO[3]
                         net (fo=1, routed)           0.000    44.277    UART/UHANDLE/Number_reg[3]_i_201_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.506 r  UART/UHANDLE/Number_reg[3]_i_113/CO[2]
                         net (fo=4, routed)           0.526    45.033    UART/UHANDLE/Number_reg[3]_i_113_n_1
    SLICE_X20Y104        LUT6 (Prop_lut6_I5_O)        0.310    45.343 r  UART/UHANDLE/Number[2]_i_11/O
                         net (fo=1, routed)           0.712    46.054    UART/UHANDLE/Number[2]_i_11_n_0
    SLICE_X27Y104        LUT6 (Prop_lut6_I5_O)        0.124    46.178 r  UART/UHANDLE/Number[2]_i_4/O
                         net (fo=1, routed)           1.604    47.782    UART/UHANDLE/Number[2]_i_4_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124    47.906 r  UART/UHANDLE/Number[2]_i_1/O
                         net (fo=1, routed)           0.000    47.906    UART/UHANDLE/Number[2]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  UART/UHANDLE/Number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.860ns  (logic 14.231ns (29.735%)  route 33.629ns (70.265%))
  Logic Levels:           48  (CARRY4=24 FDRE=1 LUT2=3 LUT3=4 LUT4=5 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=45, routed)          4.628     5.084    UART/URX/Data_Recieved[7]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.208 r  UART/URX/geld[7]_i_14/O
                         net (fo=1, routed)           0.000     5.208    UART/URX/geld[7]_i_14_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.606 r  UART/URX/geld_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.606    UART/URX/geld_reg[7]_i_9_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.763 r  UART/URX/geld_reg[15]_i_22/CO[1]
                         net (fo=3, routed)           1.116     6.879    UART/URX/geld_reg[15]_i_22_n_2
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.329     7.208 f  UART/URX/geld[15]_i_24/O
                         net (fo=2, routed)           0.985     8.193    UART/URX/geld[15]_i_24_n_0
    SLICE_X36Y94         LUT5 (Prop_lut5_I3_O)        0.150     8.343 r  UART/URX/geld[15]_i_16/O
                         net (fo=2, routed)           0.838     9.181    UART/URX/geld[15]_i_16_n_0
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.326     9.507 r  UART/URX/geld[15]_i_20/O
                         net (fo=1, routed)           0.000     9.507    UART/URX/geld[15]_i_20_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.931 r  UART/URX/geld_reg[15]_i_9/O[1]
                         net (fo=1, routed)           1.096    11.028    UART/UHANDLE/geld1[11]
    SLICE_X37Y98         LUT4 (Prop_lut4_I2_O)        0.303    11.331 r  UART/UHANDLE/geld[15]_i_6/O
                         net (fo=1, routed)           0.000    11.331    UART/UHANDLE/geld[15]_i_6_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.863 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.863    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.977 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.977    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.091 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.091    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.205 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.518 r  UART/UHANDLE/geld_reg[31]_i_4/O[3]
                         net (fo=22, routed)          1.985    14.503    UART/UHANDLE/geld_reg[31]_i_4_n_4
    SLICE_X49Y108        LUT4 (Prop_lut4_I3_O)        0.306    14.809 r  UART/UHANDLE/geld[31]_i_1/O
                         net (fo=81, routed)          2.479    17.287    UART/UHANDLE/geld_reg[31]_0[3]
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.124    17.411 r  UART/UHANDLE/Number[3]_i_655/O
                         net (fo=73, routed)          2.880    20.292    UART/UHANDLE/Number[3]_i_655_n_0
    SLICE_X27Y115        LUT3 (Prop_lut3_I0_O)        0.152    20.444 r  UART/UHANDLE/Number[0]_i_212/O
                         net (fo=3, routed)           1.001    21.445    UART/UHANDLE/Number[0]_i_212_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    22.043 r  UART/UHANDLE/Number_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.043    UART/UHANDLE/Number_reg[3]_i_715_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.160 r  UART/UHANDLE/Number_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    22.160    UART/UHANDLE/Number_reg[3]_i_711_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.483 r  UART/UHANDLE/Number_reg[3]_i_932/O[1]
                         net (fo=3, routed)           0.755    23.238    UART/UHANDLE/Number_reg[3]_i_932_n_6
    SLICE_X28Y115        LUT3 (Prop_lut3_I0_O)        0.306    23.544 r  UART/UHANDLE/Number[3]_i_937/O
                         net (fo=2, routed)           1.438    24.983    UART/UHANDLE/Number[3]_i_937_n_0
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.154    25.137 r  UART/UHANDLE/Number[3]_i_726/O
                         net (fo=2, routed)           0.822    25.959    UART/UHANDLE/Number[3]_i_726_n_0
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.327    26.286 r  UART/UHANDLE/Number[3]_i_730/O
                         net (fo=1, routed)           0.000    26.286    UART/UHANDLE/Number[3]_i_730_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.866 r  UART/UHANDLE/Number_reg[3]_i_584/O[2]
                         net (fo=5, routed)           1.162    28.028    UART/UHANDLE/Number_reg[3]_i_584_n_5
    SLICE_X23Y115        LUT3 (Prop_lut3_I2_O)        0.302    28.330 r  UART/UHANDLE/Number[1]_i_70/O
                         net (fo=1, routed)           0.343    28.672    UART/UHANDLE/Number[1]_i_70_n_0
    SLICE_X22Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.057 r  UART/UHANDLE/Number_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.057    UART/UHANDLE/Number_reg[1]_i_48_n_0
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.279 r  UART/UHANDLE/Number_reg[3]_i_583/O[0]
                         net (fo=1, routed)           0.809    30.088    UART/UHANDLE/Number_reg[3]_i_583_n_7
    SLICE_X21Y114        LUT2 (Prop_lut2_I1_O)        0.299    30.387 r  UART/UHANDLE/Number[3]_i_421/O
                         net (fo=1, routed)           0.000    30.387    UART/UHANDLE/Number[3]_i_421_n_0
    SLICE_X21Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.788 r  UART/UHANDLE/Number_reg[3]_i_324/CO[3]
                         net (fo=1, routed)           0.000    30.788    UART/UHANDLE/Number_reg[3]_i_324_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.010 r  UART/UHANDLE/Number_reg[3]_i_321/O[0]
                         net (fo=1, routed)           1.191    32.201    UART/UHANDLE/Number_reg[3]_i_321_n_7
    SLICE_X21Y109        LUT2 (Prop_lut2_I1_O)        0.299    32.500 r  UART/UHANDLE/Number[3]_i_191/O
                         net (fo=1, routed)           0.000    32.500    UART/UHANDLE/Number[3]_i_191_n_0
    SLICE_X21Y109        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    32.727 r  UART/UHANDLE/Number_reg[3]_i_110/O[1]
                         net (fo=5, routed)           0.855    33.582    UART/UHANDLE/Number_reg[3]_i_110_n_6
    SLICE_X16Y109        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    34.455 r  UART/UHANDLE/Number_reg[3]_i_109/CO[2]
                         net (fo=30, routed)          1.426    35.881    UART/UHANDLE/Number_reg[3]_i_109_n_1
    SLICE_X17Y107        LUT5 (Prop_lut5_I3_O)        0.313    36.194 f  UART/UHANDLE/Number[3]_i_194/O
                         net (fo=1, routed)           0.647    36.842    UART/UHANDLE/Number[3]_i_194_n_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I1_O)        0.124    36.966 r  UART/UHANDLE/Number[3]_i_111/O
                         net (fo=13, routed)          1.042    38.008    UART/UHANDLE/Number[3]_i_111_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I0_O)        0.124    38.132 r  UART/UHANDLE/Number[1]_i_7/O
                         net (fo=19, routed)          1.442    39.574    UART/UHANDLE/Number[1]_i_7_n_0
    SLICE_X12Y107        LUT4 (Prop_lut4_I2_O)        0.124    39.698 r  UART/UHANDLE/Number[3]_i_593/O
                         net (fo=1, routed)           0.000    39.698    UART/UHANDLE/Number[3]_i_593_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.231 r  UART/UHANDLE/Number_reg[3]_i_439/CO[3]
                         net (fo=1, routed)           0.000    40.231    UART/UHANDLE/Number_reg[3]_i_439_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.554 r  UART/UHANDLE/Number_reg[3]_i_342/O[1]
                         net (fo=3, routed)           1.166    41.721    UART/UHANDLE/Number_reg[3]_i_342_n_6
    SLICE_X13Y107        LUT5 (Prop_lut5_I0_O)        0.306    42.027 r  UART/UHANDLE/Number[3]_i_338/O
                         net (fo=1, routed)           0.000    42.027    UART/UHANDLE/Number[3]_i_338_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.428 r  UART/UHANDLE/Number_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    42.428    UART/UHANDLE/Number_reg[3]_i_208_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.650 r  UART/UHANDLE/Number_reg[3]_i_115/O[0]
                         net (fo=3, routed)           0.953    43.602    UART/UHANDLE/Number_reg[3]_i_115_n_7
    SLICE_X14Y107        LUT4 (Prop_lut4_I3_O)        0.299    43.901 r  UART/UHANDLE/Number[3]_i_331/O
                         net (fo=1, routed)           0.000    43.901    UART/UHANDLE/Number[3]_i_331_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.277 r  UART/UHANDLE/Number_reg[3]_i_201/CO[3]
                         net (fo=1, routed)           0.000    44.277    UART/UHANDLE/Number_reg[3]_i_201_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.506 f  UART/UHANDLE/Number_reg[3]_i_113/CO[2]
                         net (fo=4, routed)           0.812    45.319    UART/UHANDLE/Number_reg[3]_i_113_n_1
    SLICE_X20Y104        LUT4 (Prop_lut4_I3_O)        0.336    45.655 r  UART/UHANDLE/Number[1]_i_6/O
                         net (fo=1, routed)           0.162    45.816    UART/UHANDLE/Number[1]_i_6_n_0
    SLICE_X20Y104        LUT6 (Prop_lut6_I1_O)        0.326    46.142 r  UART/UHANDLE/Number[1]_i_2/O
                         net (fo=1, routed)           1.593    47.736    UART/UHANDLE/Number[1]_i_2_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.124    47.860 r  UART/UHANDLE/Number[1]_i_1/O
                         net (fo=1, routed)           0.000    47.860    UART/UHANDLE/Number[1]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  UART/UHANDLE/Number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.696ns  (logic 13.122ns (33.056%)  route 26.574ns (66.944%))
  Logic Levels:           41  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=5 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         1.504     2.022    UART/UHANDLE/bcd_to_display[0]
    SLICE_X43Y94         LUT1 (Prop_lut1_I0_O)        0.118     2.140 r  UART/UHANDLE/BCD[3]_i_173/O
                         net (fo=4, routed)           1.229     3.369    UART/UHANDLE/BCD[3]_i_173_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     4.151 r  UART/UHANDLE/BCD_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     4.151    UART/UHANDLE/BCD_reg[3]_i_106_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.265 r  UART/UHANDLE/BCD_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.265    UART/UHANDLE/BCD_reg[3]_i_110_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.599 r  UART/UHANDLE/BCD_reg[3]_i_113/O[1]
                         net (fo=33, routed)          3.737     8.336    UART/UHANDLE/o_BCD_bus6[10]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.329     8.665 r  UART/UHANDLE/BCD[3]_i_618/O
                         net (fo=57, routed)          2.787    11.452    UART/UHANDLE/BCD[3]_i_618_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.328    11.780 r  UART/UHANDLE/BCD[3]_i_1106/O
                         net (fo=1, routed)           0.000    11.780    UART/UHANDLE/BCD[3]_i_1106_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.181 r  UART/UHANDLE/BCD_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    12.181    UART/UHANDLE/BCD_reg[3]_i_951_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.420 r  UART/UHANDLE/BCD_reg[3]_i_712/O[2]
                         net (fo=3, routed)           1.189    13.609    UART/UHANDLE/BCD_reg[3]_i_712_n_5
    SLICE_X41Y97         LUT3 (Prop_lut3_I2_O)        0.302    13.911 r  UART/UHANDLE/BCD[3]_i_714/O
                         net (fo=2, routed)           0.963    14.874    UART/UHANDLE/BCD[3]_i_714_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I1_O)        0.153    15.027 r  UART/UHANDLE/BCD[3]_i_506/O
                         net (fo=2, routed)           0.805    15.832    UART/UHANDLE/BCD[3]_i_506_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.331    16.163 r  UART/UHANDLE/BCD[3]_i_510/O
                         net (fo=1, routed)           0.000    16.163    UART/UHANDLE/BCD[3]_i_510_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.713 r  UART/UHANDLE/BCD_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    16.713    UART/UHANDLE/BCD_reg[3]_i_294_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.952 f  UART/UHANDLE/BCD_reg[3]_i_215/O[2]
                         net (fo=8, routed)           1.277    18.229    UART/UHANDLE/BCD_reg[3]_i_215_n_5
    SLICE_X39Y99         LUT3 (Prop_lut3_I1_O)        0.331    18.560 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.690    19.250    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X39Y99         LUT4 (Prop_lut4_I3_O)        0.327    19.577 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    19.577    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.978 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.001    19.979    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.202 r  UART/UHANDLE/BCD_reg[3]_i_303/O[0]
                         net (fo=1, routed)           0.813    21.015    UART/UHANDLE/BCD_reg[3]_i_303_n_7
    SLICE_X39Y101        LUT2 (Prop_lut2_I1_O)        0.299    21.314 r  UART/UHANDLE/BCD[3]_i_218/O
                         net (fo=1, routed)           0.000    21.314    UART/UHANDLE/BCD[3]_i_218_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.715 r  UART/UHANDLE/BCD_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    21.715    UART/UHANDLE/BCD_reg[3]_i_115_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.937 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           0.891    22.828    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X50Y103        LUT4 (Prop_lut4_I3_O)        0.299    23.127 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    23.127    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.705 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           0.971    24.677    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X49Y107        LUT1 (Prop_lut1_I0_O)        0.301    24.978 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    24.978    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.292 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.251    26.543    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X50Y105        LUT3 (Prop_lut3_I1_O)        0.337    26.880 r  UART/UHANDLE/BCD[3]_i_131/O
                         net (fo=1, routed)           0.452    27.332    UART/UHANDLE/o_BCD_bus4[8]
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.328    27.660 r  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           1.022    28.682    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X52Y104        LUT6 (Prop_lut6_I5_O)        0.124    28.806 f  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.030    29.836    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I4_O)        0.124    29.960 r  UART/UHANDLE/BCD[3]_i_11/O
                         net (fo=15, routed)          1.211    31.171    UART/UHANDLE/o_BCD_bus1[13]
    SLICE_X57Y104        LUT4 (Prop_lut4_I3_O)        0.124    31.295 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    31.295    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.845 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000    31.845    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.067 r  UART/UHANDLE/BCD_reg[2]_i_57/O[0]
                         net (fo=2, routed)           0.800    32.867    UART/UHANDLE/BCD_reg[2]_i_57_n_7
    SLICE_X56Y104        LUT2 (Prop_lut2_I0_O)        0.328    33.195 r  UART/UHANDLE/BCD[2]_i_50/O
                         net (fo=2, routed)           0.708    33.903    UART/UHANDLE/BCD[2]_i_50_n_0
    SLICE_X56Y104        LUT4 (Prop_lut4_I3_O)        0.331    34.234 r  UART/UHANDLE/BCD[2]_i_53/O
                         net (fo=1, routed)           0.000    34.234    UART/UHANDLE/BCD[2]_i_53_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.610 r  UART/UHANDLE/BCD_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.610    UART/UHANDLE/BCD_reg[2]_i_19_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.829 r  UART/UHANDLE/BCD_reg[2]_i_10/O[0]
                         net (fo=3, routed)           0.959    35.788    UART/UHANDLE/BCD_reg[2]_i_10_n_7
    SLICE_X55Y106        LUT4 (Prop_lut4_I1_O)        0.295    36.083 r  UART/UHANDLE/BCD[2]_i_33/O
                         net (fo=1, routed)           0.000    36.083    UART/UHANDLE/BCD[2]_i_33_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.619 f  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           0.600    37.219    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X57Y105        LUT5 (Prop_lut5_I0_O)        0.338    37.557 r  UART/UHANDLE/BCD[3]_i_13/O
                         net (fo=1, routed)           0.600    38.157    UART/UHANDLE/BCD[3]_i_13_n_0
    SLICE_X56Y103        LUT5 (Prop_lut5_I2_O)        0.332    38.489 r  UART/UHANDLE/BCD[3]_i_3/O
                         net (fo=1, routed)           1.084    39.572    UART/UHANDLE/bcd_to_display[15]
    SLICE_X61Y99         LUT6 (Prop_lut6_I1_O)        0.124    39.696 r  UART/UHANDLE/BCD[3]_i_1/O
                         net (fo=1, routed)           0.000    39.696    UART/UDISPLAY/D[3]
    SLICE_X61Y99         FDRE                                         r  UART/UDISPLAY/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.083ns  (logic 12.765ns (32.662%)  route 26.318ns (67.338%))
  Logic Levels:           40  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=5 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         1.504     2.022    UART/UHANDLE/bcd_to_display[0]
    SLICE_X43Y94         LUT1 (Prop_lut1_I0_O)        0.118     2.140 r  UART/UHANDLE/BCD[3]_i_173/O
                         net (fo=4, routed)           1.229     3.369    UART/UHANDLE/BCD[3]_i_173_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     4.151 r  UART/UHANDLE/BCD_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     4.151    UART/UHANDLE/BCD_reg[3]_i_106_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.265 r  UART/UHANDLE/BCD_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.265    UART/UHANDLE/BCD_reg[3]_i_110_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.599 r  UART/UHANDLE/BCD_reg[3]_i_113/O[1]
                         net (fo=33, routed)          3.737     8.336    UART/UHANDLE/o_BCD_bus6[10]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.329     8.665 r  UART/UHANDLE/BCD[3]_i_618/O
                         net (fo=57, routed)          2.787    11.452    UART/UHANDLE/BCD[3]_i_618_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.328    11.780 r  UART/UHANDLE/BCD[3]_i_1106/O
                         net (fo=1, routed)           0.000    11.780    UART/UHANDLE/BCD[3]_i_1106_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.181 r  UART/UHANDLE/BCD_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    12.181    UART/UHANDLE/BCD_reg[3]_i_951_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.420 r  UART/UHANDLE/BCD_reg[3]_i_712/O[2]
                         net (fo=3, routed)           1.189    13.609    UART/UHANDLE/BCD_reg[3]_i_712_n_5
    SLICE_X41Y97         LUT3 (Prop_lut3_I2_O)        0.302    13.911 r  UART/UHANDLE/BCD[3]_i_714/O
                         net (fo=2, routed)           0.963    14.874    UART/UHANDLE/BCD[3]_i_714_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I1_O)        0.153    15.027 r  UART/UHANDLE/BCD[3]_i_506/O
                         net (fo=2, routed)           0.805    15.832    UART/UHANDLE/BCD[3]_i_506_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.331    16.163 r  UART/UHANDLE/BCD[3]_i_510/O
                         net (fo=1, routed)           0.000    16.163    UART/UHANDLE/BCD[3]_i_510_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.713 r  UART/UHANDLE/BCD_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    16.713    UART/UHANDLE/BCD_reg[3]_i_294_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.952 f  UART/UHANDLE/BCD_reg[3]_i_215/O[2]
                         net (fo=8, routed)           1.277    18.229    UART/UHANDLE/BCD_reg[3]_i_215_n_5
    SLICE_X39Y99         LUT3 (Prop_lut3_I1_O)        0.331    18.560 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.690    19.250    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X39Y99         LUT4 (Prop_lut4_I3_O)        0.327    19.577 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    19.577    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.978 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.001    19.979    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.202 r  UART/UHANDLE/BCD_reg[3]_i_303/O[0]
                         net (fo=1, routed)           0.813    21.015    UART/UHANDLE/BCD_reg[3]_i_303_n_7
    SLICE_X39Y101        LUT2 (Prop_lut2_I1_O)        0.299    21.314 r  UART/UHANDLE/BCD[3]_i_218/O
                         net (fo=1, routed)           0.000    21.314    UART/UHANDLE/BCD[3]_i_218_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.715 r  UART/UHANDLE/BCD_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    21.715    UART/UHANDLE/BCD_reg[3]_i_115_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.937 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           0.891    22.828    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X50Y103        LUT4 (Prop_lut4_I3_O)        0.299    23.127 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    23.127    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.705 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           0.971    24.677    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X49Y107        LUT1 (Prop_lut1_I0_O)        0.301    24.978 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    24.978    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.292 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.251    26.543    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X50Y105        LUT3 (Prop_lut3_I1_O)        0.337    26.880 r  UART/UHANDLE/BCD[3]_i_131/O
                         net (fo=1, routed)           0.452    27.332    UART/UHANDLE/o_BCD_bus4[8]
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.328    27.660 r  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           1.022    28.682    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X52Y104        LUT6 (Prop_lut6_I5_O)        0.124    28.806 f  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.030    29.836    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I4_O)        0.124    29.960 r  UART/UHANDLE/BCD[3]_i_11/O
                         net (fo=15, routed)          1.211    31.171    UART/UHANDLE/o_BCD_bus1[13]
    SLICE_X57Y104        LUT4 (Prop_lut4_I3_O)        0.124    31.295 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    31.295    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.845 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000    31.845    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.067 r  UART/UHANDLE/BCD_reg[2]_i_57/O[0]
                         net (fo=2, routed)           0.800    32.867    UART/UHANDLE/BCD_reg[2]_i_57_n_7
    SLICE_X56Y104        LUT2 (Prop_lut2_I0_O)        0.328    33.195 r  UART/UHANDLE/BCD[2]_i_50/O
                         net (fo=2, routed)           0.708    33.903    UART/UHANDLE/BCD[2]_i_50_n_0
    SLICE_X56Y104        LUT4 (Prop_lut4_I3_O)        0.331    34.234 r  UART/UHANDLE/BCD[2]_i_53/O
                         net (fo=1, routed)           0.000    34.234    UART/UHANDLE/BCD[2]_i_53_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.610 r  UART/UHANDLE/BCD_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.610    UART/UHANDLE/BCD_reg[2]_i_19_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.829 r  UART/UHANDLE/BCD_reg[2]_i_10/O[0]
                         net (fo=3, routed)           0.959    35.788    UART/UHANDLE/BCD_reg[2]_i_10_n_7
    SLICE_X55Y106        LUT4 (Prop_lut4_I1_O)        0.295    36.083 r  UART/UHANDLE/BCD[2]_i_33/O
                         net (fo=1, routed)           0.000    36.083    UART/UHANDLE/BCD[2]_i_33_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.619 r  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           0.635    37.254    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X56Y102        LUT5 (Prop_lut5_I2_O)        0.313    37.567 r  UART/UHANDLE/BCD[1]_i_3/O
                         net (fo=1, routed)           1.392    38.959    UART/UHANDLE/bcd_to_display[13]
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    39.083 r  UART/UHANDLE/BCD[1]_i_1/O
                         net (fo=1, routed)           0.000    39.083    UART/UDISPLAY/D[1]
    SLICE_X63Y99         FDRE                                         r  UART/UDISPLAY/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.964ns  (logic 12.765ns (32.761%)  route 26.199ns (67.239%))
  Logic Levels:           40  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=5 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         1.504     2.022    UART/UHANDLE/bcd_to_display[0]
    SLICE_X43Y94         LUT1 (Prop_lut1_I0_O)        0.118     2.140 r  UART/UHANDLE/BCD[3]_i_173/O
                         net (fo=4, routed)           1.229     3.369    UART/UHANDLE/BCD[3]_i_173_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     4.151 r  UART/UHANDLE/BCD_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     4.151    UART/UHANDLE/BCD_reg[3]_i_106_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.265 r  UART/UHANDLE/BCD_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.265    UART/UHANDLE/BCD_reg[3]_i_110_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.599 r  UART/UHANDLE/BCD_reg[3]_i_113/O[1]
                         net (fo=33, routed)          3.737     8.336    UART/UHANDLE/o_BCD_bus6[10]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.329     8.665 r  UART/UHANDLE/BCD[3]_i_618/O
                         net (fo=57, routed)          2.787    11.452    UART/UHANDLE/BCD[3]_i_618_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.328    11.780 r  UART/UHANDLE/BCD[3]_i_1106/O
                         net (fo=1, routed)           0.000    11.780    UART/UHANDLE/BCD[3]_i_1106_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.181 r  UART/UHANDLE/BCD_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    12.181    UART/UHANDLE/BCD_reg[3]_i_951_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.420 r  UART/UHANDLE/BCD_reg[3]_i_712/O[2]
                         net (fo=3, routed)           1.189    13.609    UART/UHANDLE/BCD_reg[3]_i_712_n_5
    SLICE_X41Y97         LUT3 (Prop_lut3_I2_O)        0.302    13.911 r  UART/UHANDLE/BCD[3]_i_714/O
                         net (fo=2, routed)           0.963    14.874    UART/UHANDLE/BCD[3]_i_714_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I1_O)        0.153    15.027 r  UART/UHANDLE/BCD[3]_i_506/O
                         net (fo=2, routed)           0.805    15.832    UART/UHANDLE/BCD[3]_i_506_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.331    16.163 r  UART/UHANDLE/BCD[3]_i_510/O
                         net (fo=1, routed)           0.000    16.163    UART/UHANDLE/BCD[3]_i_510_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.713 r  UART/UHANDLE/BCD_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    16.713    UART/UHANDLE/BCD_reg[3]_i_294_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.952 f  UART/UHANDLE/BCD_reg[3]_i_215/O[2]
                         net (fo=8, routed)           1.277    18.229    UART/UHANDLE/BCD_reg[3]_i_215_n_5
    SLICE_X39Y99         LUT3 (Prop_lut3_I1_O)        0.331    18.560 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.690    19.250    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X39Y99         LUT4 (Prop_lut4_I3_O)        0.327    19.577 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    19.577    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.978 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.001    19.979    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.202 r  UART/UHANDLE/BCD_reg[3]_i_303/O[0]
                         net (fo=1, routed)           0.813    21.015    UART/UHANDLE/BCD_reg[3]_i_303_n_7
    SLICE_X39Y101        LUT2 (Prop_lut2_I1_O)        0.299    21.314 r  UART/UHANDLE/BCD[3]_i_218/O
                         net (fo=1, routed)           0.000    21.314    UART/UHANDLE/BCD[3]_i_218_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.715 r  UART/UHANDLE/BCD_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    21.715    UART/UHANDLE/BCD_reg[3]_i_115_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.937 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           0.891    22.828    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X50Y103        LUT4 (Prop_lut4_I3_O)        0.299    23.127 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    23.127    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.705 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           0.971    24.677    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X49Y107        LUT1 (Prop_lut1_I0_O)        0.301    24.978 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    24.978    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.292 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.251    26.543    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X50Y105        LUT3 (Prop_lut3_I1_O)        0.337    26.880 r  UART/UHANDLE/BCD[3]_i_131/O
                         net (fo=1, routed)           0.452    27.332    UART/UHANDLE/o_BCD_bus4[8]
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.328    27.660 r  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           1.022    28.682    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X52Y104        LUT6 (Prop_lut6_I5_O)        0.124    28.806 f  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.030    29.836    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I4_O)        0.124    29.960 r  UART/UHANDLE/BCD[3]_i_11/O
                         net (fo=15, routed)          1.211    31.171    UART/UHANDLE/o_BCD_bus1[13]
    SLICE_X57Y104        LUT4 (Prop_lut4_I3_O)        0.124    31.295 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    31.295    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.845 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000    31.845    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.067 r  UART/UHANDLE/BCD_reg[2]_i_57/O[0]
                         net (fo=2, routed)           0.800    32.867    UART/UHANDLE/BCD_reg[2]_i_57_n_7
    SLICE_X56Y104        LUT2 (Prop_lut2_I0_O)        0.328    33.195 r  UART/UHANDLE/BCD[2]_i_50/O
                         net (fo=2, routed)           0.708    33.903    UART/UHANDLE/BCD[2]_i_50_n_0
    SLICE_X56Y104        LUT4 (Prop_lut4_I3_O)        0.331    34.234 r  UART/UHANDLE/BCD[2]_i_53/O
                         net (fo=1, routed)           0.000    34.234    UART/UHANDLE/BCD[2]_i_53_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.610 r  UART/UHANDLE/BCD_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.610    UART/UHANDLE/BCD_reg[2]_i_19_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.829 r  UART/UHANDLE/BCD_reg[2]_i_10/O[0]
                         net (fo=3, routed)           0.959    35.788    UART/UHANDLE/BCD_reg[2]_i_10_n_7
    SLICE_X55Y106        LUT4 (Prop_lut4_I1_O)        0.295    36.083 r  UART/UHANDLE/BCD[2]_i_33/O
                         net (fo=1, routed)           0.000    36.083    UART/UHANDLE/BCD[2]_i_33_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.619 r  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           0.660    37.279    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X56Y102        LUT6 (Prop_lut6_I4_O)        0.313    37.592 r  UART/UHANDLE/BCD[2]_i_3/O
                         net (fo=1, routed)           1.248    38.840    UART/UHANDLE/bcd_to_display[14]
    SLICE_X64Y98         LUT6 (Prop_lut6_I1_O)        0.124    38.964 r  UART/UHANDLE/BCD[2]_i_1/O
                         net (fo=1, routed)           0.000    38.964    UART/UDISPLAY/D[2]
    SLICE_X64Y98         FDRE                                         r  UART/UDISPLAY/BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.626ns  (logic 12.961ns (33.555%)  route 25.665ns (66.445%))
  Logic Levels:           40  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=6 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         1.504     2.022    UART/UHANDLE/bcd_to_display[0]
    SLICE_X43Y94         LUT1 (Prop_lut1_I0_O)        0.118     2.140 r  UART/UHANDLE/BCD[3]_i_173/O
                         net (fo=4, routed)           1.229     3.369    UART/UHANDLE/BCD[3]_i_173_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     4.151 r  UART/UHANDLE/BCD_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000     4.151    UART/UHANDLE/BCD_reg[3]_i_106_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.265 r  UART/UHANDLE/BCD_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.265    UART/UHANDLE/BCD_reg[3]_i_110_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.599 r  UART/UHANDLE/BCD_reg[3]_i_113/O[1]
                         net (fo=33, routed)          3.737     8.336    UART/UHANDLE/o_BCD_bus6[10]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.329     8.665 r  UART/UHANDLE/BCD[3]_i_618/O
                         net (fo=57, routed)          2.787    11.452    UART/UHANDLE/BCD[3]_i_618_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.328    11.780 r  UART/UHANDLE/BCD[3]_i_1106/O
                         net (fo=1, routed)           0.000    11.780    UART/UHANDLE/BCD[3]_i_1106_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.181 r  UART/UHANDLE/BCD_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    12.181    UART/UHANDLE/BCD_reg[3]_i_951_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.420 r  UART/UHANDLE/BCD_reg[3]_i_712/O[2]
                         net (fo=3, routed)           1.189    13.609    UART/UHANDLE/BCD_reg[3]_i_712_n_5
    SLICE_X41Y97         LUT3 (Prop_lut3_I2_O)        0.302    13.911 r  UART/UHANDLE/BCD[3]_i_714/O
                         net (fo=2, routed)           0.963    14.874    UART/UHANDLE/BCD[3]_i_714_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I1_O)        0.153    15.027 r  UART/UHANDLE/BCD[3]_i_506/O
                         net (fo=2, routed)           0.805    15.832    UART/UHANDLE/BCD[3]_i_506_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.331    16.163 r  UART/UHANDLE/BCD[3]_i_510/O
                         net (fo=1, routed)           0.000    16.163    UART/UHANDLE/BCD[3]_i_510_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.713 r  UART/UHANDLE/BCD_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    16.713    UART/UHANDLE/BCD_reg[3]_i_294_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.952 f  UART/UHANDLE/BCD_reg[3]_i_215/O[2]
                         net (fo=8, routed)           1.277    18.229    UART/UHANDLE/BCD_reg[3]_i_215_n_5
    SLICE_X39Y99         LUT3 (Prop_lut3_I1_O)        0.331    18.560 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.690    19.250    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X39Y99         LUT4 (Prop_lut4_I3_O)        0.327    19.577 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    19.577    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.978 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.001    19.979    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.202 r  UART/UHANDLE/BCD_reg[3]_i_303/O[0]
                         net (fo=1, routed)           0.813    21.015    UART/UHANDLE/BCD_reg[3]_i_303_n_7
    SLICE_X39Y101        LUT2 (Prop_lut2_I1_O)        0.299    21.314 r  UART/UHANDLE/BCD[3]_i_218/O
                         net (fo=1, routed)           0.000    21.314    UART/UHANDLE/BCD[3]_i_218_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.715 r  UART/UHANDLE/BCD_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    21.715    UART/UHANDLE/BCD_reg[3]_i_115_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.937 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           0.891    22.828    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X50Y103        LUT4 (Prop_lut4_I3_O)        0.299    23.127 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    23.127    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.705 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           0.971    24.677    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X49Y107        LUT1 (Prop_lut1_I0_O)        0.301    24.978 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    24.978    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.292 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.251    26.543    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X50Y105        LUT3 (Prop_lut3_I1_O)        0.337    26.880 r  UART/UHANDLE/BCD[3]_i_131/O
                         net (fo=1, routed)           0.452    27.332    UART/UHANDLE/o_BCD_bus4[8]
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.328    27.660 r  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           1.022    28.682    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X52Y104        LUT6 (Prop_lut6_I5_O)        0.124    28.806 f  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.030    29.836    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I4_O)        0.124    29.960 r  UART/UHANDLE/BCD[3]_i_11/O
                         net (fo=15, routed)          1.211    31.171    UART/UHANDLE/o_BCD_bus1[13]
    SLICE_X57Y104        LUT4 (Prop_lut4_I3_O)        0.124    31.295 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    31.295    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.845 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000    31.845    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.067 r  UART/UHANDLE/BCD_reg[2]_i_57/O[0]
                         net (fo=2, routed)           0.800    32.867    UART/UHANDLE/BCD_reg[2]_i_57_n_7
    SLICE_X56Y104        LUT2 (Prop_lut2_I0_O)        0.328    33.195 r  UART/UHANDLE/BCD[2]_i_50/O
                         net (fo=2, routed)           0.708    33.903    UART/UHANDLE/BCD[2]_i_50_n_0
    SLICE_X56Y104        LUT4 (Prop_lut4_I3_O)        0.331    34.234 r  UART/UHANDLE/BCD[2]_i_53/O
                         net (fo=1, routed)           0.000    34.234    UART/UHANDLE/BCD[2]_i_53_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.610 r  UART/UHANDLE/BCD_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.610    UART/UHANDLE/BCD_reg[2]_i_19_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.829 r  UART/UHANDLE/BCD_reg[2]_i_10/O[0]
                         net (fo=3, routed)           0.959    35.788    UART/UHANDLE/BCD_reg[2]_i_10_n_7
    SLICE_X55Y106        LUT4 (Prop_lut4_I1_O)        0.295    36.083 r  UART/UHANDLE/BCD[2]_i_33/O
                         net (fo=1, routed)           0.000    36.083    UART/UHANDLE/BCD[2]_i_33_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.619 r  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           0.635    37.254    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X56Y102        LUT4 (Prop_lut4_I2_O)        0.305    37.559 r  UART/UHANDLE/BCD[0]_i_3/O
                         net (fo=1, routed)           0.740    38.298    UART/UHANDLE/bcd_to_display[12]
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.328    38.626 r  UART/UHANDLE/BCD[0]_i_1/O
                         net (fo=1, routed)           0.000    38.626    UART/UDISPLAY/D[0]
    SLICE_X63Y99         FDRE                                         r  UART/UDISPLAY/BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.849ns  (logic 9.724ns (27.903%)  route 25.125ns (72.097%))
  Logic Levels:           34  (CARRY4=16 FDRE=1 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[7]/C
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[7]/Q
                         net (fo=45, routed)          4.628     5.084    UART/URX/Data_Recieved[7]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.208 r  UART/URX/geld[7]_i_14/O
                         net (fo=1, routed)           0.000     5.208    UART/URX/geld[7]_i_14_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.606 r  UART/URX/geld_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.606    UART/URX/geld_reg[7]_i_9_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.763 r  UART/URX/geld_reg[15]_i_22/CO[1]
                         net (fo=3, routed)           1.116     6.879    UART/URX/geld_reg[15]_i_22_n_2
    SLICE_X43Y93         LUT3 (Prop_lut3_I1_O)        0.329     7.208 f  UART/URX/geld[15]_i_24/O
                         net (fo=2, routed)           0.985     8.193    UART/URX/geld[15]_i_24_n_0
    SLICE_X36Y94         LUT5 (Prop_lut5_I3_O)        0.150     8.343 r  UART/URX/geld[15]_i_16/O
                         net (fo=2, routed)           0.838     9.181    UART/URX/geld[15]_i_16_n_0
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.326     9.507 r  UART/URX/geld[15]_i_20/O
                         net (fo=1, routed)           0.000     9.507    UART/URX/geld[15]_i_20_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.931 r  UART/URX/geld_reg[15]_i_9/O[1]
                         net (fo=1, routed)           1.096    11.028    UART/UHANDLE/geld1[11]
    SLICE_X37Y98         LUT4 (Prop_lut4_I2_O)        0.303    11.331 r  UART/UHANDLE/geld[15]_i_6/O
                         net (fo=1, routed)           0.000    11.331    UART/UHANDLE/geld[15]_i_6_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.863 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.863    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.977 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.977    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.091 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.091    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.205 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.205    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.518 r  UART/UHANDLE/geld_reg[31]_i_4/O[3]
                         net (fo=22, routed)          1.985    14.503    UART/UHANDLE/geld_reg[31]_i_4_n_4
    SLICE_X49Y108        LUT4 (Prop_lut4_I3_O)        0.306    14.809 r  UART/UHANDLE/geld[31]_i_1/O
                         net (fo=81, routed)          1.732    16.541    UART/UHANDLE/geld_reg[31]_0[3]
    SLICE_X34Y108        LUT3 (Prop_lut3_I1_O)        0.119    16.660 r  UART/UHANDLE/Number[3]_i_322/O
                         net (fo=87, routed)          3.620    20.280    UART/UHANDLE/Number[3]_i_322_n_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I0_O)        0.383    20.663 r  UART/UHANDLE/Number[3]_i_531/O
                         net (fo=2, routed)           0.479    21.141    UART/UHANDLE/Number[3]_i_531_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    21.899 r  UART/UHANDLE/Number_reg[3]_i_612/CO[3]
                         net (fo=1, routed)           0.000    21.899    UART/UHANDLE/Number_reg[3]_i_612_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.016 r  UART/UHANDLE/Number_reg[3]_i_471/CO[3]
                         net (fo=1, routed)           0.000    22.016    UART/UHANDLE/Number_reg[3]_i_471_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.255 r  UART/UHANDLE/Number_reg[3]_i_650/O[2]
                         net (fo=3, routed)           0.809    23.065    UART/UHANDLE/Number_reg[3]_i_650_n_5
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.331    23.396 r  UART/UHANDLE/Number[3]_i_481/O
                         net (fo=2, routed)           0.779    24.175    UART/UHANDLE/Number[3]_i_481_n_0
    SLICE_X33Y96         LUT4 (Prop_lut4_I3_O)        0.327    24.502 r  UART/UHANDLE/Number[3]_i_484/O
                         net (fo=1, routed)           0.000    24.502    UART/UHANDLE/Number[3]_i_484_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.903 r  UART/UHANDLE/Number_reg[3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    24.903    UART/UHANDLE/Number_reg[3]_i_368_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.142 r  UART/UHANDLE/Number_reg[3]_i_380/O[2]
                         net (fo=4, routed)           0.819    25.960    UART/UHANDLE/Number_reg[3]_i_380_n_5
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.302    26.262 r  UART/UHANDLE/Number[3]_i_455/O
                         net (fo=1, routed)           0.665    26.928    UART/UHANDLE/Number[3]_i_455_n_0
    SLICE_X33Y95         LUT5 (Prop_lut5_I4_O)        0.124    27.052 r  UART/UHANDLE/Number[3]_i_354/O
                         net (fo=2, routed)           1.298    28.349    UART/UHANDLE/Number[3]_i_354_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.124    28.473 r  UART/UHANDLE/Number[3]_i_357/O
                         net (fo=1, routed)           0.000    28.473    UART/UHANDLE/Number[3]_i_357_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.051 r  UART/UHANDLE/Number_reg[3]_i_237/O[2]
                         net (fo=1, routed)           0.812    29.863    UART/UHANDLE/Number_reg[3]_i_237_n_5
    SLICE_X35Y97         LUT2 (Prop_lut2_I1_O)        0.301    30.164 r  UART/UHANDLE/Number[3]_i_238/O
                         net (fo=1, routed)           0.000    30.164    UART/UHANDLE/Number[3]_i_238_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    30.412 r  UART/UHANDLE/Number_reg[3]_i_128/O[2]
                         net (fo=1, routed)           0.667    31.079    UART/UHANDLE/Number_reg[3]_i_128_n_5
    SLICE_X34Y98         LUT2 (Prop_lut2_I1_O)        0.302    31.381 r  UART/UHANDLE/Number[3]_i_73/O
                         net (fo=1, routed)           0.000    31.381    UART/UHANDLE/Number[3]_i_73_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    31.633 f  UART/UHANDLE/Number_reg[3]_i_18/O[0]
                         net (fo=4, routed)           0.768    32.401    UART/UHANDLE/Number_reg[3]_i_18_n_7
    SLICE_X32Y100        LUT6 (Prop_lut6_I3_O)        0.295    32.696 r  UART/UHANDLE/Number[3]_i_4/O
                         net (fo=1, routed)           1.358    34.054    UART/UHANDLE/Number[3]_i_4_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.124    34.178 r  UART/UHANDLE/Number[3]_i_1/O
                         net (fo=4, routed)           0.671    34.849    UART/UHANDLE/Number[3]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  UART/UHANDLE/Number_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/hQ2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[4]/C
    SLICE_X48Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[4]/Q
                         net (fo=1, routed)           0.086     0.227    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[4]
    SLICE_X49Y120        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[2]/C
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[2]/Q
                         net (fo=1, routed)           0.110     0.251    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[2]
    SLICE_X49Y114        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[2]/C
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    VIDEO/G1/LocalhWriteLoc_reg[9]_0[2]
    SLICE_X55Y111        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[8]/C
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[8]/Q
                         net (fo=1, routed)           0.112     0.253    VIDEO/G1/LocalhWriteLoc_reg[9]_0[8]
    SLICE_X55Y111        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[7]/C
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[7]/Q
                         net (fo=1, routed)           0.112     0.253    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[7]
    SLICE_X57Y119        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[6]/C
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/USEND/temp_byte_out_reg[6]/Q
                         net (fo=2, routed)           0.121     0.262    UART/UTX/D[5]
    SLICE_X55Y113        FDRE                                         r  UART/UTX/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[2]/C
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/USEND/temp_byte_out_reg[2]/Q
                         net (fo=2, routed)           0.123     0.264    UART/UTX/D[2]
    SLICE_X55Y113        FDRE                                         r  UART/UTX/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[2][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[2][0]/C
    SLICE_X53Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/waveNr_reg[2][0]/Q
                         net (fo=2, routed)           0.124     0.265    VIDEO/G5/waveNr_reg_n_0_[2][0]
    SLICE_X52Y88         FDCE                                         r  VIDEO/G5/waveNr_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1D1/create_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/plant5/ram_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.105%)  route 0.125ns (46.895%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y128        FDRE                         0.000     0.000 r  VIDEO/G1D1/create_reg[3]/C
    SLICE_X37Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1D1/create_reg[3]/Q
                         net (fo=151, routed)         0.125     0.266    VIDEO/G1D1/plant5/Q[3]
    SLICE_X39Y127        FDRE                                         r  VIDEO/G1D1/plant5/ram_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1D1/coordX_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/coordX_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE                         0.000     0.000 r  VIDEO/G1D1/coordX_reg[8]/C
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1D1/coordX_reg[8]/Q
                         net (fo=1, routed)           0.087     0.228    VIDEO/G1/coordX2[8]
    SLICE_X30Y125        LUT3 (Prop_lut3_I1_O)        0.045     0.273 r  VIDEO/G1/coordX[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.273    VIDEO/G1_n_6
    SLICE_X30Y125        FDRE                                         r  VIDEO/coordX_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.983ns  (logic 2.399ns (21.842%)  route 8.584ns (78.158%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X31Y83         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          4.281     6.282    VIDEO/G4/hQ_reg[9]_0[1]
    SLICE_X63Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.819 r  VIDEO/G4/pixel_reg_i_4__1/O[2]
                         net (fo=5, routed)           0.844     7.663    VIDEO/G4/hQ_reg[3]_6[2]
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.302     7.965 r  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.938     8.902    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X65Y74         LUT4 (Prop_lut4_I1_O)        0.124     9.026 f  VIDEO/G5/money/fontRom/fontRow_reg_i_32__1/O
                         net (fo=2, routed)           0.892     9.918    VIDEO/G5/money/fontRom/moneyNr_reg[2][2]
    SLICE_X64Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.042 r  VIDEO/G5/money/fontRom/fontRow_reg_i_35__1/O
                         net (fo=1, routed)           0.790    10.832    VIDEO/G4/fontRow_reg_10
    SLICE_X62Y72         LUT3 (Prop_lut3_I1_O)        0.124    10.956 r  VIDEO/G4/fontRow_reg_i_24__1/O
                         net (fo=1, routed)           0.000    10.956    VIDEO/G4/fontRow_reg_i_24__1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.354 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    11.354    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.688 r  VIDEO/G4/fontRow_reg_i_4__1/O[1]
                         net (fo=1, routed)           0.840    12.528    VIDEO/G5/money/fontRom/fontRow_reg_4[5]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.853ns  (logic 2.293ns (21.127%)  route 8.560ns (78.873%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X31Y83         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          4.281     6.282    VIDEO/G4/hQ_reg[9]_0[1]
    SLICE_X63Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.819 r  VIDEO/G4/pixel_reg_i_4__1/O[2]
                         net (fo=5, routed)           0.844     7.663    VIDEO/G4/hQ_reg[3]_6[2]
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.302     7.965 r  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.938     8.902    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X65Y74         LUT4 (Prop_lut4_I1_O)        0.124     9.026 f  VIDEO/G5/money/fontRom/fontRow_reg_i_32__1/O
                         net (fo=2, routed)           0.892     9.918    VIDEO/G5/money/fontRom/moneyNr_reg[2][2]
    SLICE_X64Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.042 r  VIDEO/G5/money/fontRom/fontRow_reg_i_35__1/O
                         net (fo=1, routed)           0.790    10.832    VIDEO/G4/fontRow_reg_10
    SLICE_X62Y72         LUT3 (Prop_lut3_I1_O)        0.124    10.956 r  VIDEO/G4/fontRow_reg_i_24__1/O
                         net (fo=1, routed)           0.000    10.956    VIDEO/G4/fontRow_reg_i_24__1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.354 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    11.354    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.582 r  VIDEO/G4/fontRow_reg_i_4__1/CO[2]
                         net (fo=1, routed)           0.816    12.398    VIDEO/G5/money/fontRom/fontRow_reg_4[6]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.718ns  (logic 2.287ns (21.338%)  route 8.431ns (78.662%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X31Y83         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          4.281     6.282    VIDEO/G4/hQ_reg[9]_0[1]
    SLICE_X63Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.819 r  VIDEO/G4/pixel_reg_i_4__1/O[2]
                         net (fo=5, routed)           0.844     7.663    VIDEO/G4/hQ_reg[3]_6[2]
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.302     7.965 r  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.938     8.902    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X65Y74         LUT4 (Prop_lut4_I1_O)        0.124     9.026 f  VIDEO/G5/money/fontRom/fontRow_reg_i_32__1/O
                         net (fo=2, routed)           0.892     9.918    VIDEO/G5/money/fontRom/moneyNr_reg[2][2]
    SLICE_X64Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.042 r  VIDEO/G5/money/fontRom/fontRow_reg_i_35__1/O
                         net (fo=1, routed)           0.790    10.832    VIDEO/G4/fontRow_reg_10
    SLICE_X62Y72         LUT3 (Prop_lut3_I1_O)        0.124    10.956 r  VIDEO/G4/fontRow_reg_i_24__1/O
                         net (fo=1, routed)           0.000    10.956    VIDEO/G4/fontRow_reg_i_24__1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.354 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    11.354    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.576 r  VIDEO/G4/fontRow_reg_i_4__1/O[0]
                         net (fo=1, routed)           0.687    12.263    VIDEO/G5/money/fontRom/fontRow_reg_4[4]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.630ns  (logic 2.979ns (28.025%)  route 7.651ns (71.975%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X31Y83         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     2.001 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          4.219     6.220    VIDEO/G4/hQ_reg[9]_0[1]
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.344 r  VIDEO/G4/pixel_i_10__0/O
                         net (fo=1, routed)           0.000     6.344    VIDEO/G4/pixel_i_10__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.894 r  VIDEO/G4/pixel_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    VIDEO/G4/pixel_reg_i_5__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  VIDEO/G4/fontRow_reg_i_27__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    VIDEO/G4/fontRow_reg_i_27__1_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.165 r  VIDEO/G4/fontRow_reg_i_38__1/CO[1]
                         net (fo=2, routed)           0.819     7.984    VIDEO/G4/fontRow_reg_i_38__1_n_2
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.357     8.341 r  VIDEO/G4/fontRow_reg_i_29__1/O
                         net (fo=11, routed)          0.966     9.307    VIDEO/G4/fontRow_reg_i_29__1_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I2_O)        0.326     9.633 r  VIDEO/G4/fontRow_reg_i_17/O
                         net (fo=1, routed)           0.634    10.267    VIDEO/G4/fontRow_reg_i_17_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.923 r  VIDEO/G4/fontRow_reg_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.923    VIDEO/G4/fontRow_reg_i_2__1_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.162 r  VIDEO/G4/fontRow_reg_i_1__1/O[2]
                         net (fo=1, routed)           1.012    12.175    VIDEO/G5/money/fontRom/fontRow_reg_3[10]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.581ns  (logic 2.019ns (19.082%)  route 8.562ns (80.918%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X31Y83         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          4.281     6.282    VIDEO/G4/hQ_reg[9]_0[1]
    SLICE_X63Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.819 r  VIDEO/G4/pixel_reg_i_4__1/O[2]
                         net (fo=5, routed)           0.844     7.663    VIDEO/G4/hQ_reg[3]_6[2]
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.302     7.965 r  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.938     8.902    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X65Y74         LUT4 (Prop_lut4_I1_O)        0.124     9.026 f  VIDEO/G5/money/fontRom/fontRow_reg_i_32__1/O
                         net (fo=2, routed)           0.892     9.918    VIDEO/G5/money/fontRom/moneyNr_reg[2][2]
    SLICE_X64Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.042 r  VIDEO/G5/money/fontRom/fontRow_reg_i_35__1/O
                         net (fo=1, routed)           0.790    10.832    VIDEO/G4/fontRow_reg_10
    SLICE_X62Y72         LUT3 (Prop_lut3_I1_O)        0.124    10.956 r  VIDEO/G4/fontRow_reg_i_24__1/O
                         net (fo=1, routed)           0.000    10.956    VIDEO/G4/fontRow_reg_i_24__1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.308 r  VIDEO/G4/fontRow_reg_i_5__1/O[3]
                         net (fo=1, routed)           0.818    12.126    VIDEO/G5/money/fontRom/fontRow_reg_4[3]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.579ns  (logic 2.962ns (27.999%)  route 7.617ns (72.001%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X31Y83         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     2.001 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          4.219     6.220    VIDEO/G4/hQ_reg[9]_0[1]
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.344 r  VIDEO/G4/pixel_i_10__0/O
                         net (fo=1, routed)           0.000     6.344    VIDEO/G4/pixel_i_10__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.894 r  VIDEO/G4/pixel_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    VIDEO/G4/pixel_reg_i_5__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  VIDEO/G4/fontRow_reg_i_27__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    VIDEO/G4/fontRow_reg_i_27__1_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.165 r  VIDEO/G4/fontRow_reg_i_38__1/CO[1]
                         net (fo=2, routed)           0.819     7.984    VIDEO/G4/fontRow_reg_i_38__1_n_2
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.357     8.341 r  VIDEO/G4/fontRow_reg_i_29__1/O
                         net (fo=11, routed)          0.966     9.307    VIDEO/G4/fontRow_reg_i_29__1_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I2_O)        0.326     9.633 r  VIDEO/G4/fontRow_reg_i_17/O
                         net (fo=1, routed)           0.634    10.267    VIDEO/G4/fontRow_reg_i_17_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.923 r  VIDEO/G4/fontRow_reg_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.923    VIDEO/G4/fontRow_reg_i_2__1_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.145 r  VIDEO/G4/fontRow_reg_i_1__1/O[0]
                         net (fo=1, routed)           0.979    12.124    VIDEO/G5/money/fontRom/fontRow_reg_3[8]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.552ns  (logic 3.074ns (29.131%)  route 7.478ns (70.869%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X31Y83         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     2.001 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          4.219     6.220    VIDEO/G4/hQ_reg[9]_0[1]
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.344 r  VIDEO/G4/pixel_i_10__0/O
                         net (fo=1, routed)           0.000     6.344    VIDEO/G4/pixel_i_10__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.894 r  VIDEO/G4/pixel_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    VIDEO/G4/pixel_reg_i_5__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  VIDEO/G4/fontRow_reg_i_27__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    VIDEO/G4/fontRow_reg_i_27__1_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.165 r  VIDEO/G4/fontRow_reg_i_38__1/CO[1]
                         net (fo=2, routed)           0.819     7.984    VIDEO/G4/fontRow_reg_i_38__1_n_2
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.357     8.341 r  VIDEO/G4/fontRow_reg_i_29__1/O
                         net (fo=11, routed)          0.966     9.307    VIDEO/G4/fontRow_reg_i_29__1_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I2_O)        0.326     9.633 r  VIDEO/G4/fontRow_reg_i_17/O
                         net (fo=1, routed)           0.634    10.267    VIDEO/G4/fontRow_reg_i_17_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.923 r  VIDEO/G4/fontRow_reg_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.923    VIDEO/G4/fontRow_reg_i_2__1_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.257 r  VIDEO/G4/fontRow_reg_i_1__1/O[1]
                         net (fo=1, routed)           0.840    12.097    VIDEO/G5/money/fontRom/fontRow_reg_3[9]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 2.814ns (27.017%)  route 7.602ns (72.983%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X31Y83         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     2.001 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          4.219     6.220    VIDEO/G4/hQ_reg[9]_0[1]
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.344 r  VIDEO/G4/pixel_i_10__0/O
                         net (fo=1, routed)           0.000     6.344    VIDEO/G4/pixel_i_10__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.894 r  VIDEO/G4/pixel_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    VIDEO/G4/pixel_reg_i_5__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  VIDEO/G4/fontRow_reg_i_27__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    VIDEO/G4/fontRow_reg_i_27__1_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.165 r  VIDEO/G4/fontRow_reg_i_38__1/CO[1]
                         net (fo=2, routed)           0.819     7.984    VIDEO/G4/fontRow_reg_i_38__1_n_2
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.357     8.341 r  VIDEO/G4/fontRow_reg_i_29__1/O
                         net (fo=11, routed)          0.966     9.307    VIDEO/G4/fontRow_reg_i_29__1_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I2_O)        0.326     9.633 r  VIDEO/G4/fontRow_reg_i_17/O
                         net (fo=1, routed)           0.634    10.267    VIDEO/G4/fontRow_reg_i_17_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.997 r  VIDEO/G4/fontRow_reg_i_2__1/O[3]
                         net (fo=1, routed)           0.963    11.961    VIDEO/G5/money/fontRom/fontRow_reg_3[7]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.346ns  (logic 1.915ns (18.509%)  route 8.431ns (81.491%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X31Y83         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          4.281     6.282    VIDEO/G4/hQ_reg[9]_0[1]
    SLICE_X63Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.819 r  VIDEO/G4/pixel_reg_i_4__1/O[2]
                         net (fo=5, routed)           0.844     7.663    VIDEO/G4/hQ_reg[3]_6[2]
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.302     7.965 r  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.938     8.902    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X65Y74         LUT4 (Prop_lut4_I1_O)        0.124     9.026 f  VIDEO/G5/money/fontRom/fontRow_reg_i_32__1/O
                         net (fo=2, routed)           0.892     9.918    VIDEO/G5/money/fontRom/moneyNr_reg[2][2]
    SLICE_X64Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.042 r  VIDEO/G5/money/fontRom/fontRow_reg_i_35__1/O
                         net (fo=1, routed)           0.790    10.832    VIDEO/G4/fontRow_reg_10
    SLICE_X62Y72         LUT3 (Prop_lut3_I1_O)        0.124    10.956 r  VIDEO/G4/fontRow_reg_i_24__1/O
                         net (fo=1, routed)           0.000    10.956    VIDEO/G4/fontRow_reg_i_24__1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.204 r  VIDEO/G4/fontRow_reg_i_5__1/O[2]
                         net (fo=1, routed)           0.687    11.891    VIDEO/G5/money/fontRom/fontRow_reg_4[2]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.284ns  (logic 2.755ns (26.790%)  route 7.529ns (73.210%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.545     1.545    VIDEO/G4/clk_25
    SLICE_X31Y83         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     2.001 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          4.219     6.220    VIDEO/G4/hQ_reg[9]_0[1]
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.344 r  VIDEO/G4/pixel_i_10__0/O
                         net (fo=1, routed)           0.000     6.344    VIDEO/G4/pixel_i_10__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.894 r  VIDEO/G4/pixel_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    VIDEO/G4/pixel_reg_i_5__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  VIDEO/G4/fontRow_reg_i_27__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    VIDEO/G4/fontRow_reg_i_27__1_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.165 r  VIDEO/G4/fontRow_reg_i_38__1/CO[1]
                         net (fo=2, routed)           0.819     7.984    VIDEO/G4/fontRow_reg_i_38__1_n_2
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.357     8.341 r  VIDEO/G4/fontRow_reg_i_29__1/O
                         net (fo=11, routed)          0.966     9.307    VIDEO/G4/fontRow_reg_i_29__1_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I2_O)        0.326     9.633 r  VIDEO/G4/fontRow_reg_i_17/O
                         net (fo=1, routed)           0.634    10.267    VIDEO/G4/fontRow_reg_i_17_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.938 r  VIDEO/G4/fontRow_reg_i_2__1/O[2]
                         net (fo=1, routed)           0.890    11.829    VIDEO/G5/money/fontRom/fontRow_reg_3[6]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/vQ1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.764ns  (logic 0.141ns (18.463%)  route 0.623ns (81.537%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G4/clk_25
    SLICE_X32Y87         FDRE                                         r  VIDEO/G4/vQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  VIDEO/G4/vQ_reg[9]/Q
                         net (fo=53, routed)          0.623     1.321    VIDEO/vWriteLoc[9]
    SLICE_X24Y124        FDRE                                         r  VIDEO/vQ1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/vQ2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.835ns  (logic 0.164ns (19.647%)  route 0.671ns (80.353%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G4/clk_25
    SLICE_X34Y86         FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=42, routed)          0.671     1.390    VIDEO/vWriteLoc[0]
    SLICE_X27Y125        FDRE                                         r  VIDEO/vQ2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/vQ2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.141ns (16.612%)  route 0.708ns (83.388%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G4/clk_25
    SLICE_X31Y87         FDRE                                         r  VIDEO/G4/vQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  VIDEO/G4/vQ_reg[4]/Q
                         net (fo=50, routed)          0.708     1.406    VIDEO/vWriteLoc[4]
    SLICE_X31Y123        FDRE                                         r  VIDEO/vQ2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/vQ2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.851ns  (logic 0.141ns (16.566%)  route 0.710ns (83.434%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G4/clk_25
    SLICE_X33Y87         FDRE                                         r  VIDEO/G4/vQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  VIDEO/G4/vQ_reg[2]/Q
                         net (fo=49, routed)          0.710     1.409    VIDEO/vWriteLoc[2]
    SLICE_X28Y123        FDRE                                         r  VIDEO/vQ2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/vQ1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.884ns  (logic 0.164ns (18.543%)  route 0.720ns (81.457%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G4/clk_25
    SLICE_X34Y86         FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=42, routed)          0.720     1.440    VIDEO/vWriteLoc[0]
    SLICE_X24Y125        FDRE                                         r  VIDEO/vQ1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/vQ2_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.891ns  (logic 0.141ns (15.829%)  route 0.750ns (84.171%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G4/clk_25
    SLICE_X32Y87         FDRE                                         r  VIDEO/G4/vQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  VIDEO/G4/vQ_reg[9]/Q
                         net (fo=53, routed)          0.750     1.448    VIDEO/vWriteLoc[9]
    SLICE_X31Y123        FDRE                                         r  VIDEO/vQ2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/vQ2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.909ns  (logic 0.164ns (18.035%)  route 0.745ns (81.965%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G4/clk_25
    SLICE_X34Y86         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=48, routed)          0.745     1.465    VIDEO/vWriteLoc[1]
    SLICE_X28Y123        FDRE                                         r  VIDEO/vQ2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/vQ1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.920ns  (logic 0.164ns (17.822%)  route 0.756ns (82.178%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556     0.556    VIDEO/G4/clk_25
    SLICE_X34Y86         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=48, routed)          0.756     1.476    VIDEO/vWriteLoc[1]
    SLICE_X24Y124        FDRE                                         r  VIDEO/vQ1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/vQ1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.949ns  (logic 0.141ns (14.853%)  route 0.808ns (85.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G4/clk_25
    SLICE_X31Y87         FDRE                                         r  VIDEO/G4/vQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  VIDEO/G4/vQ_reg[4]/Q
                         net (fo=50, routed)          0.808     1.507    VIDEO/vWriteLoc[4]
    SLICE_X25Y124        FDRE                                         r  VIDEO/vQ1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/vQ1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.141ns (14.647%)  route 0.822ns (85.353%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558     0.558    VIDEO/G4/clk_25
    SLICE_X33Y87         FDRE                                         r  VIDEO/G4/vQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  VIDEO/G4/vQ_reg[2]/Q
                         net (fo=49, routed)          0.822     1.520    VIDEO/vWriteLoc[2]
    SLICE_X24Y124        FDRE                                         r  VIDEO/vQ1_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.575     6.575    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.697ns  (logic 0.840ns (7.852%)  route 9.857ns (92.148%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X27Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.626     8.045    VIDEO/G3/RGB_reg[11]_1[1]
    SLICE_X48Y12         LUT5 (Prop_lut5_I2_O)        0.297     8.342 r  VIDEO/G3/RGB[1]_i_4/O
                         net (fo=1, routed)           2.231    10.573    VIDEO/G3/RGB[1]_i_4_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.124    10.697 r  VIDEO/G3/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000    10.697    VIDEO/G3/RGB_0[1]
    SLICE_X9Y22          FDSE                                         r  VIDEO/G3/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.436     1.436    VIDEO/G3/clk_25
    SLICE_X9Y22          FDSE                                         r  VIDEO/G3/RGB_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.575ns  (logic 0.840ns (7.943%)  route 9.735ns (92.057%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X27Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.767     8.186    VIDEO/G3/RGB_reg[11]_1[1]
    SLICE_X48Y11         LUT5 (Prop_lut5_I2_O)        0.297     8.483 r  VIDEO/G3/RGB[2]_i_4/O
                         net (fo=1, routed)           1.968    10.451    VIDEO/G3/RGB[2]_i_4_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.575 r  VIDEO/G3/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000    10.575    VIDEO/G3/RGB_0[2]
    SLICE_X10Y22         FDRE                                         r  VIDEO/G3/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.437     1.437    VIDEO/G3/clk_25
    SLICE_X10Y22         FDRE                                         r  VIDEO/G3/RGB_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.546ns  (logic 0.840ns (7.965%)  route 9.706ns (92.035%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X27Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.545     7.964    VIDEO/G3/RGB_reg[11]_1[1]
    SLICE_X48Y11         LUT5 (Prop_lut5_I2_O)        0.297     8.261 r  VIDEO/G3/RGB[0]_i_4/O
                         net (fo=1, routed)           2.161    10.422    VIDEO/G3/RGB[0]_i_4_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.124    10.546 r  VIDEO/G3/RGB[0]_i_1/O
                         net (fo=1, routed)           0.000    10.546    VIDEO/G3/RGB_0[0]
    SLICE_X9Y22          FDSE                                         r  VIDEO/G3/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.436     1.436    VIDEO/G3/clk_25
    SLICE_X9Y22          FDSE                                         r  VIDEO/G3/RGB_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.449ns  (logic 0.840ns (8.039%)  route 9.609ns (91.961%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X27Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.476     7.895    VIDEO/G3/RGB_reg[11]_1[1]
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.297     8.192 r  VIDEO/G3/RGB[3]_i_4/O
                         net (fo=1, routed)           2.133    10.325    VIDEO/G3/RGB[3]_i_4_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I4_O)        0.124    10.449 r  VIDEO/G3/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000    10.449    VIDEO/G3/RGB_0[3]
    SLICE_X9Y23          FDRE                                         r  VIDEO/G3/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.435     1.435    VIDEO/G3/clk_25
    SLICE_X9Y23          FDRE                                         r  VIDEO/G3/RGB_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.037ns  (logic 0.840ns (8.369%)  route 9.197ns (91.631%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X27Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          6.820     7.239    VIDEO/G3/RGB_reg[11]_1[1]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.297     7.536 r  VIDEO/G3/RGB[7]_i_2/O
                         net (fo=1, routed)           2.376     9.913    VIDEO/G3/RGB[7]_i_2_n_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I0_O)        0.124    10.037 r  VIDEO/G3/RGB[7]_i_1/O
                         net (fo=1, routed)           0.000    10.037    VIDEO/G3/RGB_0[7]
    SLICE_X9Y50          FDSE                                         r  VIDEO/G3/RGB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.441     1.441    VIDEO/G3/clk_25
    SLICE_X9Y50          FDSE                                         r  VIDEO/G3/RGB_reg[7]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.897ns  (logic 0.840ns (8.487%)  route 9.057ns (91.513%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X27Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          6.815     7.234    VIDEO/G3/RGB_reg[11]_1[1]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.297     7.531 r  VIDEO/G3/RGB[5]_i_2/O
                         net (fo=1, routed)           2.242     9.773    VIDEO/G3/RGB[5]_i_2_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I0_O)        0.124     9.897 r  VIDEO/G3/RGB[5]_i_1/O
                         net (fo=1, routed)           0.000     9.897    VIDEO/G3/RGB_0[5]
    SLICE_X9Y48          FDSE                                         r  VIDEO/G3/RGB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.451     1.451    VIDEO/G3/clk_25
    SLICE_X9Y48          FDSE                                         r  VIDEO/G3/RGB_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.882ns  (logic 0.840ns (8.500%)  route 9.042ns (91.500%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X27Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          6.819     7.238    VIDEO/G3/RGB_reg[11]_1[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.297     7.535 f  VIDEO/G3/RGB[9]_i_2/O
                         net (fo=1, routed)           2.223     9.758    VIDEO/G3/RGB[9]_i_2_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.882 r  VIDEO/G3/RGB[9]_i_1/O
                         net (fo=1, routed)           0.000     9.882    VIDEO/G3/RGB_0[9]
    SLICE_X10Y46         FDRE                                         r  VIDEO/G3/RGB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.451     1.451    VIDEO/G3/clk_25
    SLICE_X10Y46         FDRE                                         r  VIDEO/G3/RGB_reg[9]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.702ns  (logic 0.840ns (8.658%)  route 8.862ns (91.342%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X27Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          6.647     7.066    VIDEO/G3/RGB_reg[11]_1[1]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.297     7.363 r  VIDEO/G3/RGB[4]_i_2/O
                         net (fo=1, routed)           2.214     9.578    VIDEO/G3/RGB[4]_i_2_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.702 r  VIDEO/G3/RGB[4]_i_1/O
                         net (fo=1, routed)           0.000     9.702    VIDEO/G3/RGB_0[4]
    SLICE_X10Y48         FDRE                                         r  VIDEO/G3/RGB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.452     1.452    VIDEO/G3/clk_25
    SLICE_X10Y48         FDRE                                         r  VIDEO/G3/RGB_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.578ns  (logic 0.840ns (8.770%)  route 8.738ns (91.230%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X27Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          6.642     7.061    VIDEO/G3/RGB_reg[11]_1[1]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.297     7.358 f  VIDEO/G3/RGB[10]_i_2/O
                         net (fo=1, routed)           2.096     9.454    VIDEO/G3/RGB[10]_i_2_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.578 r  VIDEO/G3/RGB[10]_i_1/O
                         net (fo=1, routed)           0.000     9.578    VIDEO/G3/RGB_0[10]
    SLICE_X10Y46         FDRE                                         r  VIDEO/G3/RGB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.451     1.451    VIDEO/G3/clk_25
    SLICE_X10Y46         FDRE                                         r  VIDEO/G3/RGB_reg[10]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 0.840ns (8.791%)  route 8.715ns (91.209%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X27Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          6.668     7.087    VIDEO/G3/RGB_reg[11]_1[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.297     7.384 f  VIDEO/G3/RGB[8]_i_2/O
                         net (fo=1, routed)           2.047     9.431    VIDEO/G3/RGB[8]_i_2_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.555 r  VIDEO/G3/RGB[8]_i_1/O
                         net (fo=1, routed)           0.000     9.555    VIDEO/G3/RGB_0[8]
    SLICE_X10Y46         FDRE                                         r  VIDEO/G3/RGB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.451     1.451    VIDEO/G3/clk_25
    SLICE_X10Y46         FDRE                                         r  VIDEO/G3/RGB_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.292ns (44.887%)  route 0.359ns (55.113%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X32Y121        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.359     0.487    VIDEO/G4/active3_carry__0[1]
    SLICE_X32Y112        LUT2 (Prop_lut2_I0_O)        0.099     0.586 r  VIDEO/G4/hpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.586    VIDEO/G2/hpos_reg[3]_1[1]
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.651 r  VIDEO/G2/hpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.651    VIDEO/G2/hpos00_in[1]
    SLICE_X32Y112        FDRE                                         r  VIDEO/G2/hpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.912     0.912    VIDEO/G2/clk_25
    SLICE_X32Y112        FDRE                                         r  VIDEO/G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.252ns (37.222%)  route 0.425ns (62.778%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y124        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[6]/C
    SLICE_X28Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[6]/Q
                         net (fo=7, routed)           0.425     0.566    VIDEO/G4/active3_carry__0[6]
    SLICE_X32Y113        LUT4 (Prop_lut4_I2_O)        0.045     0.611 r  VIDEO/G4/hpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.611    VIDEO/G2/hpos_reg[6]_2[2]
    SLICE_X32Y113        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.677 r  VIDEO/G2/hpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.677    VIDEO/G2/hpos00_in[6]
    SLICE_X32Y113        FDRE                                         r  VIDEO/G2/hpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.911     0.911    VIDEO/G2/clk_25
    SLICE_X32Y113        FDRE                                         r  VIDEO/G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.328ns (47.873%)  route 0.357ns (52.127%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X32Y121        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.357     0.485    VIDEO/G2/hpos_reg[3]_0[1]
    SLICE_X32Y112        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.200     0.685 r  VIDEO/G2/hpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.685    VIDEO/G2/hpos00_in[2]
    SLICE_X32Y112        FDRE                                         r  VIDEO/G2/hpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.912     0.912    VIDEO/G2/clk_25
    SLICE_X32Y112        FDRE                                         r  VIDEO/G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.349ns (49.424%)  route 0.357ns (50.577%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X32Y121        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.357     0.485    VIDEO/G2/hpos_reg[3]_0[1]
    SLICE_X32Y112        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.221     0.706 r  VIDEO/G2/hpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.706    VIDEO/G2/hpos00_in[3]
    SLICE_X32Y112        FDRE                                         r  VIDEO/G2/hpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.912     0.912    VIDEO/G2/clk_25
    SLICE_X32Y112        FDRE                                         r  VIDEO/G2/hpos_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.383ns (51.747%)  route 0.357ns (48.253%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X32Y121        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.357     0.485    VIDEO/G2/hpos_reg[3]_0[1]
    SLICE_X32Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.201     0.686 r  VIDEO/G2/hpos0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.686    VIDEO/G2/hpos0_carry_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.740 r  VIDEO/G2/hpos0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.740    VIDEO/G2/hpos00_in[4]
    SLICE_X32Y113        FDRE                                         r  VIDEO/G2/hpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.911     0.911    VIDEO/G2/clk_25
    SLICE_X32Y113        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.251ns (33.072%)  route 0.508ns (66.928%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y124        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[1]/C
    SLICE_X27Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[1]/Q
                         net (fo=14, routed)          0.508     0.649    VIDEO/G4/active1_inferred__0/i___0_carry__0[0]
    SLICE_X24Y100        LUT2 (Prop_lut2_I1_O)        0.045     0.694 r  VIDEO/G4/vpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.694    VIDEO/G2/vpos_reg[3]_1[1]
    SLICE_X24Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.759 r  VIDEO/G2/vpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.759    VIDEO/G2/vpos0[1]
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.919     0.919    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.419ns (53.985%)  route 0.357ns (46.015%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X32Y121        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.357     0.485    VIDEO/G2/hpos_reg[3]_0[1]
    SLICE_X32Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.201     0.686 r  VIDEO/G2/hpos0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.686    VIDEO/G2/hpos0_carry_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.776 r  VIDEO/G2/hpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.776    VIDEO/G2/hpos00_in[5]
    SLICE_X32Y113        FDRE                                         r  VIDEO/G2/hpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.911     0.911    VIDEO/G2/clk_25
    SLICE_X32Y113        FDRE                                         r  VIDEO/G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.256ns (32.066%)  route 0.542ns (67.934%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X32Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.542     0.683    VIDEO/G4/active3_carry__0[0]
    SLICE_X32Y112        LUT2 (Prop_lut2_I1_O)        0.045     0.728 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.728    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.798 r  VIDEO/G2/hpos0_carry/O[0]
                         net (fo=1, routed)           0.000     0.798    VIDEO/G2/hpos00_in[0]
    SLICE_X32Y112        FDRE                                         r  VIDEO/G2/hpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.912     0.912    VIDEO/G2/clk_25
    SLICE_X32Y112        FDRE                                         r  VIDEO/G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.304ns (37.440%)  route 0.508ns (62.560%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y124        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[1]/C
    SLICE_X27Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[1]/Q
                         net (fo=14, routed)          0.508     0.649    VIDEO/G4/active1_inferred__0/i___0_carry__0[0]
    SLICE_X24Y100        LUT2 (Prop_lut2_I0_O)        0.049     0.698 r  VIDEO/G4/vpos0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.698    VIDEO/G2/vpos_reg[3]_0[0]
    SLICE_X24Y100        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.114     0.812 r  VIDEO/G2/vpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.812    VIDEO/G2/vpos0[2]
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.919     0.919    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.325ns (39.017%)  route 0.508ns (60.983%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y124        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[1]/C
    SLICE_X27Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[1]/Q
                         net (fo=14, routed)          0.508     0.649    VIDEO/G4/active1_inferred__0/i___0_carry__0[0]
    SLICE_X24Y100        LUT2 (Prop_lut2_I0_O)        0.049     0.698 r  VIDEO/G4/vpos0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.698    VIDEO/G2/vpos_reg[3]_0[0]
    SLICE_X24Y100        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.135     0.833 r  VIDEO/G2/vpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.833    VIDEO/G2/vpos0[3]
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6396, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.919     0.919    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/vpos_reg[3]/C





