% instruction to constrol signal %

subdesign inst2constr
(
add, sub, and_ins, or_ins, sll, srl, sra, addi, andi, ori, lw, sw, beq, bne, j, z : input;
JUMP, BRANCH, ALUOP[3..0], SHIFT, ALUIMM, SE, WRITEMEM, WRITEREG, MEMTOREG, REGDES : output;
)
begin
table
add, sub, and_ins, or_ins, sll, srl, sra, addi, andi, ori, lw, sw, beq, bne, j => JUMP, ALUOP[3..0], SHIFT, ALUIMM, SE, WRITEMEM, WRITEREG, MEMTOREG, REGDES;
1  , 0,   0,       0,      0,   0,   0,   0,    0,    0,   0,  0,  0,   0,   0 => 0,    b"0010",    0,     0,      0,  0,    1,    0,     0;
0  , 1,   0,       0,      0,   0,   0,   0,    0,    0,   0,  0,  0,   0,   0 => 0,    b"0110",    0,     0,      0,  0,    1,    0,     0;
0  , 0,   1,       0,      0,   0,   0,   0,    0,    0,   0,  0,  0,   0,   0 => 0,    b"0000",    0,     0,      0,  0,    1,    0,     0;
0  , 0,   0,       1,      0,   0,   0,   0,    0,    0,   0,  0,  0,   0,   0 => 0,    b"0001",    0,     0,      0,  0,    1,    0,     0;
0  , 0,   0,       0,      1,   0,   0,   0,    0,    0,   0,  0,  0,   0,   0 => 0,    b"0011",    1,     0,      0,  0,    1,    0,     0;
0  , 0,   0,       0,      0,   1,   0,   0,    0,    0,   0,  0,  0,   0,   0 => 0,    b"0111",    1,     0,      0,  0,    1,    0,     0;
0  , 0,   0,       0,      0,   0,   1,   0,    0,    0,   0,  0,  0,   0,   0 => 0,    b"1111",    1,     0,      0,  0,    1,    0,     0;
0  , 0,   0,       0,      0,   0,   0,   1,    0,    0,   0,  0,  0,   0,   0 => 0,    b"0010",    0,     1,      1,  0,    1,    0,     1;
0  , 0,   0,       0,      0,   0,   0,   0,    1,    0,   0,  0,  0,   0,   0 => 0,    b"0000",    0,     1,      1,  0,    1,    0,     1;
0  , 0,   0,       0,      0,   0,   0,   0,    0,    1,   0,  0,  0,   0,   0 => 0,    b"0001",    0,     1,      1,  0,    1,    0,     1;
0  , 0,   0,       0,      0,   0,   0,   0,    0,    0,   1,  0,  0,   0,   0 => 0,    b"0010",    0,     1,      1,  0,    1,    1,     1;
0  , 0,   0,       0,      0,   0,   0,   0,    0,    0,   0,  1,  0,   0,   0 => 0,    b"0010",    0,     1,      1,  1,    0,    0,     0;
0  , 0,   0,       0,      0,   0,   0,   0,    0,    0,   0,  0,  1,   0,   0 => 0,    b"0110",    0,     0,      1,  0,    0,    0,     0;
0  , 0,   0,       0,      0,   0,   0,   0,    0,    0,   0,  0,  0,   1,   0 => 0,    b"0110",    0,     0,      1,  0,    0,    0,     0;
0  , 0,   0,       0,      0,   0,   0,   0,    0,    0,   0,  0,  0,   0,   1 => 1,    b"0000",    0,     0,      0,  0,    0,    0,     0;
end table;
branch = (beq & z) or (bne & (!z));
end; 
