-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pfb_multichannel_decimate_pfb_Pipeline_compute_loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_read_to_compute_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    stream_read_to_compute_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_read_to_compute_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_read_to_compute_empty_n : IN STD_LOGIC;
    stream_read_to_compute_read : OUT STD_LOGIC;
    stream_compute_to_fft_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    stream_compute_to_fft_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_compute_to_fft_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_compute_to_fft_full_n : IN STD_LOGIC;
    stream_compute_to_fft_write : OUT STD_LOGIC;
    write_bank_idx_load : IN STD_LOGIC_VECTOR (1 downto 0);
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0 : OUT STD_LOGIC;
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0 : OUT STD_LOGIC;
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0 : OUT STD_LOGIC;
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0 : OUT STD_LOGIC;
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0 : OUT STD_LOGIC;
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pfb_multichannel_decimate_pfb_Pipeline_compute_loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv23_CCD : STD_LOGIC_VECTOR (22 downto 0) := "00000000000110011001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv25_199A : STD_LOGIC_VECTOR (24 downto 0) := "0000000000001100110011010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv22_CCD : STD_LOGIC_VECTOR (21 downto 0) := "0000000000110011001101";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8001 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln31_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stream_compute_to_fft_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal stream_read_to_compute_blk_n : STD_LOGIC;
    signal write_bank_idx_load_read_reg_3542 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal k_1_reg_3570 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln31_fu_919_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln31_reg_3579 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln31_reg_3579_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_14_reg_3587 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_23_reg_3592 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_reg_3597 : STD_LOGIC_VECTOR (9 downto 0);
    signal input_pack_i_fu_1083_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_reg_3602 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_reg_3602_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_reg_3602_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_reg_3607 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_reg_3607_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_reg_3607_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_8_reg_3612 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_8_reg_3612_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_8_reg_3612_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_8_reg_3617 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_8_reg_3617_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_8_reg_3617_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_12_reg_3622 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_12_reg_3622_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_12_reg_3622_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_12_reg_3627 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_12_reg_3627_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_12_reg_3627_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_14_reg_3632 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_14_reg_3632_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_14_reg_3632_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_14_reg_3637 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_14_reg_3637_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_14_reg_3637_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal w_fu_1218_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_reg_3902 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_reg_3902_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal w_1_fu_1245_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_1_reg_3907 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln62_3_fu_1299_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sample_i_1_fu_1303_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_1_reg_3924 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_3_fu_1353_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_3_reg_3934 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_3_reg_3934_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_3_reg_3934_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_1_fu_1376_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_1_reg_3939 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_3_fu_1426_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_3_reg_3949 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_3_reg_3949_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_3_reg_3949_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal w_3_fu_1449_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_3_reg_3954 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_3_reg_3954_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal w_3_reg_3954_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_5_fu_1476_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_5_reg_3959 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_7_fu_1526_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_7_reg_3969 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_7_reg_3969_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_7_reg_3969_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_5_fu_1549_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_5_reg_3974 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_7_fu_1599_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_7_reg_3984 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_7_reg_3984_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_7_reg_3984_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_9_fu_1622_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_9_reg_3989 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_13_fu_1672_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_13_reg_3999 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_13_reg_3999_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_13_reg_3999_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_9_fu_1695_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_9_reg_4004 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_13_fu_1745_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_13_reg_4014 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_13_reg_4014_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_13_reg_4014_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_16_fu_1768_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_16_reg_4019 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_11_fu_1818_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_11_reg_4029 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_11_reg_4029_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_11_reg_4029_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_16_fu_1841_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_16_reg_4034 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_11_fu_1891_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_11_reg_4044 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_11_reg_4044_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_11_reg_4044_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln62_2_fu_1914_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3384_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_3392_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln62_3_fu_2054_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_3_reg_4151 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_3_fu_2063_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_3_reg_4156 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3400_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_3408_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln62_7_fu_2072_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_7_reg_4171 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_7_fu_2081_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_7_reg_4176 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3416_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_3424_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln62_11_fu_2090_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_11_reg_4191 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_11_fu_2099_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_11_reg_4196 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3432_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_3440_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln62_15_fu_2108_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_15_reg_4211 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_15_fu_2117_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_15_reg_4216 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_pack_i_fu_2299_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_i_reg_4221 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_fu_2427_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_reg_4226 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_i_1_fu_2611_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_i_1_reg_4231 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_1_fu_2739_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_1_reg_4236 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_i_2_fu_2923_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_i_2_reg_4241 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_2_fu_3051_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_2_reg_4246 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_i_3_fu_3235_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_i_3_reg_4251 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_3_fu_3363_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_3_reg_4256 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln31_fu_1023_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln31_1_fu_1074_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln60_fu_1189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln60_1_fu_1197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln60_2_fu_1205_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_urem354_fu_240 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal select_ln51_fu_1002_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_phi_urem354_load : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_phi_urem354_load_1 : STD_LOGIC_VECTOR (10 downto 0);
    signal phi_mul352_fu_244 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    signal add_ln31_1_fu_1058_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal k_fu_248 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln31_fu_896_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_k_1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal xor_ln31_fu_905_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln60_fu_927_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln60_fu_927_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln60_fu_927_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln60_4_cast_fu_911_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln60_1_fu_947_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln60_1_fu_947_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln60_1_fu_947_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln60_fu_963_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln60_2_fu_971_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln60_2_fu_971_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln60_2_fu_971_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln51_fu_990_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln51_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1064_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_fu_1218_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_1_fu_1245_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_2_fu_1272_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_2_fu_1272_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_1_fu_1303_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_2_fu_1326_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_2_fu_1326_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_3_fu_1353_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_1_fu_1376_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_2_fu_1399_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_2_fu_1399_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_3_fu_1426_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_3_fu_1449_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_5_fu_1476_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_6_fu_1499_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_6_fu_1499_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_7_fu_1526_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_5_fu_1549_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_6_fu_1572_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_6_fu_1572_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_7_fu_1599_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_9_fu_1622_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_fu_1645_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_fu_1645_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_13_fu_1672_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_9_fu_1695_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_fu_1718_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_fu_1718_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_13_fu_1745_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_16_fu_1768_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_10_fu_1791_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_10_fu_1791_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_11_fu_1818_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_16_fu_1841_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_10_fu_1864_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_10_fu_1864_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_11_fu_1891_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln62_fu_1947_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln62_1_fu_1944_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_fu_1956_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln62_fu_1947_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_fu_1956_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_4_fu_1973_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln63_4_fu_1982_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln62_4_fu_1973_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_4_fu_1982_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_8_fu_1999_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln63_8_fu_2008_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln62_8_fu_1999_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_8_fu_2008_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_12_fu_2025_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln63_12_fu_2034_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln62_12_fu_2025_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_12_fu_2034_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_3_fu_2054_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln62_7_fu_2051_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_3_fu_2063_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln62_7_fu_2072_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln63_7_fu_2081_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln62_11_fu_2090_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln63_11_fu_2099_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln62_15_fu_2108_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln63_15_fu_2117_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3448_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal acc_i_1_fu_2123_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal grp_fu_3457_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal acc_q_1_fu_2134_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal shl_ln62_1_fu_2145_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln62_8_fu_2130_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal sext_ln62_13_fu_2152_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln63_1_fu_2162_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln63_4_fu_2141_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal sext_ln63_9_fu_2169_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal acc_i_fu_2156_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_s_fu_2205_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_2197_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_fu_2215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_2179_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_fu_2221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_fu_2227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_2251_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln66_2_fu_2261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_1_fu_2239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_1_fu_2267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_1_fu_2245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_2_fu_2273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln66_fu_2233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln66_1_fu_2279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_3_fu_2293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln66_fu_2285_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln2_fu_2187_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_q_fu_2173_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_3_fu_2333_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_27_fu_2325_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_fu_2343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_2307_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_fu_2349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_fu_2355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_2379_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln67_2_fu_2389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_1_fu_2367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_1_fu_2395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_1_fu_2373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_2_fu_2401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_fu_2361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_1_fu_2407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_3_fu_2421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_fu_2413_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln3_fu_2315_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3466_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal acc_i_2_fu_2435_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal grp_fu_3475_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal acc_q_2_fu_2446_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal shl_ln62_3_fu_2457_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln62_18_fu_2442_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal sext_ln62_23_fu_2464_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln63_3_fu_2474_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln63_14_fu_2453_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal sext_ln63_19_fu_2481_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal acc_i_3_fu_2468_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_5_fu_2517_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_2509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_3_fu_2527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_2491_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_4_fu_2533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_2_fu_2539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_2563_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln66_5_fu_2573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_3_fu_2551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_5_fu_2579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_4_fu_2557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_6_fu_2585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln66_2_fu_2545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln66_3_fu_2591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_7_fu_2605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln66_2_fu_2597_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln66_1_fu_2499_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_q_3_fu_2485_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_7_fu_2645_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_31_fu_2637_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_3_fu_2655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_2619_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_4_fu_2661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_2_fu_2667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_2691_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln67_5_fu_2701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_3_fu_2679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_5_fu_2707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_4_fu_2685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_6_fu_2713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_2_fu_2673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_3_fu_2719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_7_fu_2733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_2_fu_2725_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln67_1_fu_2627_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3484_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal acc_i_4_fu_2747_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal grp_fu_3493_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal acc_q_4_fu_2758_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal shl_ln62_5_fu_2769_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln62_24_fu_2754_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal sext_ln62_25_fu_2776_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln63_5_fu_2786_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln63_20_fu_2765_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal sext_ln63_21_fu_2793_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal acc_i_5_fu_2780_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_9_fu_2829_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_33_fu_2821_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_6_fu_2839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_2803_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_8_fu_2845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_4_fu_2851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_2875_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln66_8_fu_2885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_5_fu_2863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_9_fu_2891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_7_fu_2869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_10_fu_2897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln66_4_fu_2857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln66_5_fu_2903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_11_fu_2917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln66_4_fu_2909_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln66_2_fu_2811_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_q_5_fu_2797_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_10_fu_2957_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_35_fu_2949_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_6_fu_2967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_2931_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_8_fu_2973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_4_fu_2979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_3003_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln67_8_fu_3013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_5_fu_2991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_9_fu_3019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_7_fu_2997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_10_fu_3025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_4_fu_2985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_5_fu_3031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_11_fu_3045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_4_fu_3037_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln67_2_fu_2939_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3502_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal acc_i_6_fu_3059_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal grp_fu_3511_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal acc_q_6_fu_3070_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal shl_ln62_7_fu_3081_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln62_26_fu_3066_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal sext_ln62_27_fu_3088_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln63_7_fu_3098_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln63_22_fu_3077_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal sext_ln63_23_fu_3105_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal acc_i_7_fu_3092_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_16_fu_3141_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_37_fu_3133_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_9_fu_3151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_3115_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_12_fu_3157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_6_fu_3163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_3187_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln66_11_fu_3197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_7_fu_3175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_13_fu_3203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_10_fu_3181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_14_fu_3209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln66_6_fu_3169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln66_7_fu_3215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln66_15_fu_3229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln66_6_fu_3221_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln66_3_fu_3123_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_q_7_fu_3109_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_17_fu_3269_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_39_fu_3261_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_9_fu_3279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_3243_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_12_fu_3285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_6_fu_3291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_3315_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln67_11_fu_3325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_7_fu_3303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_13_fu_3331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_10_fu_3309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_14_fu_3337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_6_fu_3297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_7_fu_3343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_15_fu_3357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_6_fu_3349_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln67_3_fu_3251_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3384_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3392_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3400_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3408_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3416_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3424_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3432_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3440_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3448_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3457_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3466_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3475_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3484_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3493_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3502_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3511_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3384_ce : STD_LOGIC;
    signal grp_fu_3392_ce : STD_LOGIC;
    signal grp_fu_3400_ce : STD_LOGIC;
    signal grp_fu_3408_ce : STD_LOGIC;
    signal grp_fu_3416_ce : STD_LOGIC;
    signal grp_fu_3424_ce : STD_LOGIC;
    signal grp_fu_3432_ce : STD_LOGIC;
    signal grp_fu_3440_ce : STD_LOGIC;
    signal grp_fu_3448_ce : STD_LOGIC;
    signal grp_fu_3457_ce : STD_LOGIC;
    signal grp_fu_3466_ce : STD_LOGIC;
    signal grp_fu_3475_ce : STD_LOGIC;
    signal grp_fu_3484_ce : STD_LOGIC;
    signal grp_fu_3493_ce : STD_LOGIC;
    signal grp_fu_3502_ce : STD_LOGIC;
    signal grp_fu_3511_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln60_1_fu_947_p00 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln60_2_fu_971_p00 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln60_fu_927_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_condition_379 : BOOLEAN;
    signal w_fu_1218_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_fu_1218_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_fu_1218_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_fu_1218_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_fu_1218_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_fu_1245_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_fu_1245_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_fu_1245_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_fu_1245_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_fu_1245_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_1272_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_1272_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_1272_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_1272_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_1272_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal sample_i_1_fu_1303_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_1_fu_1303_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_1_fu_1303_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_1_fu_1303_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_2_fu_1326_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_2_fu_1326_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_2_fu_1326_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_2_fu_1326_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_3_fu_1353_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_3_fu_1353_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_3_fu_1353_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_3_fu_1353_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_1_fu_1376_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_1_fu_1376_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_1_fu_1376_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_1_fu_1376_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_2_fu_1399_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_2_fu_1399_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_2_fu_1399_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_2_fu_1399_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_3_fu_1426_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_3_fu_1426_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_3_fu_1426_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_3_fu_1426_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal w_3_fu_1449_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_3_fu_1449_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_3_fu_1449_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_3_fu_1449_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_3_fu_1449_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal sample_i_5_fu_1476_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_5_fu_1476_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_5_fu_1476_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_5_fu_1476_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_6_fu_1499_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_6_fu_1499_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_6_fu_1499_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_6_fu_1499_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_7_fu_1526_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_7_fu_1526_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_7_fu_1526_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_7_fu_1526_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_5_fu_1549_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_5_fu_1549_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_5_fu_1549_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_5_fu_1549_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_6_fu_1572_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_6_fu_1572_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_6_fu_1572_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_6_fu_1572_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_7_fu_1599_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_7_fu_1599_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_7_fu_1599_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_7_fu_1599_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_9_fu_1622_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_9_fu_1622_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_9_fu_1622_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_9_fu_1622_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_fu_1645_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_fu_1645_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_fu_1645_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_fu_1645_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_13_fu_1672_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_13_fu_1672_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_13_fu_1672_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_13_fu_1672_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_9_fu_1695_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_9_fu_1695_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_9_fu_1695_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_9_fu_1695_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_fu_1718_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_fu_1718_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_fu_1718_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_fu_1718_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_13_fu_1745_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_13_fu_1745_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_13_fu_1745_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_13_fu_1745_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_16_fu_1768_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_16_fu_1768_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_16_fu_1768_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_16_fu_1768_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_10_fu_1791_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_10_fu_1791_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_10_fu_1791_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_10_fu_1791_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_11_fu_1818_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_11_fu_1818_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_11_fu_1818_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_11_fu_1818_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_16_fu_1841_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_16_fu_1841_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_16_fu_1841_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_16_fu_1841_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_10_fu_1864_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_10_fu_1864_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_10_fu_1864_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_10_fu_1864_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_11_fu_1891_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_11_fu_1891_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_11_fu_1891_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_11_fu_1891_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component pfb_multichannel_mul_11ns_13ns_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component pfb_multichannel_mul_12ns_14ns_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component pfb_multichannel_sparsemux_11_3_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pfb_multichannel_sparsemux_9_2_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pfb_multichannel_mul_16s_16s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (32 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pfb_multichannel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0,
        d0 => input_pack_i_fu_1083_p1,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0,
        d0 => input_pack_i_fu_1083_p1,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0,
        d0 => input_pack_i_fu_1083_p1,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0,
        d0 => input_pack_i_fu_1083_p1,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_U : component pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0);

    mul_11ns_13ns_23_1_1_U34 : component pfb_multichannel_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln60_fu_927_p0,
        din1 => mul_ln60_fu_927_p1,
        dout => mul_ln60_fu_927_p2);

    mul_12ns_14ns_25_1_1_U35 : component pfb_multichannel_mul_12ns_14ns_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 14,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln60_1_fu_947_p0,
        din1 => mul_ln60_1_fu_947_p1,
        dout => mul_ln60_1_fu_947_p2);

    mul_12ns_14ns_25_1_1_U36 : component pfb_multichannel_mul_12ns_14ns_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 14,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln60_2_fu_971_p0,
        din1 => mul_ln60_2_fu_971_p1,
        dout => mul_ln60_2_fu_971_p2);

    sparsemux_11_3_16_1_1_U37 : component pfb_multichannel_sparsemux_11_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 16,
        CASE1 => "001",
        din1_WIDTH => 16,
        CASE2 => "010",
        din2_WIDTH => 16,
        CASE3 => "011",
        din3_WIDTH => 16,
        CASE4 => "100",
        din4_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0,
        din4 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0,
        def => w_fu_1218_p11,
        sel => trunc_ln31_reg_3579_pp0_iter1_reg,
        dout => w_fu_1218_p13);

    sparsemux_11_3_16_1_1_U38 : component pfb_multichannel_sparsemux_11_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "001",
        din0_WIDTH => 16,
        CASE1 => "010",
        din1_WIDTH => 16,
        CASE2 => "011",
        din2_WIDTH => 16,
        CASE3 => "100",
        din3_WIDTH => 16,
        CASE4 => "000",
        din4_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0,
        din4 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0,
        def => w_1_fu_1245_p11,
        sel => trunc_ln31_reg_3579_pp0_iter1_reg,
        dout => w_1_fu_1245_p13);

    sparsemux_11_3_16_1_1_U39 : component pfb_multichannel_sparsemux_11_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "010",
        din0_WIDTH => 16,
        CASE1 => "011",
        din1_WIDTH => 16,
        CASE2 => "100",
        din2_WIDTH => 16,
        CASE3 => "000",
        din3_WIDTH => 16,
        CASE4 => "001",
        din4_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0,
        din4 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0,
        def => w_2_fu_1272_p11,
        sel => trunc_ln31_reg_3579_pp0_iter1_reg,
        dout => w_2_fu_1272_p13);

    sparsemux_9_2_16_1_1_U40 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0,
        def => sample_i_1_fu_1303_p9,
        sel => write_bank_idx_load,
        dout => sample_i_1_fu_1303_p11);

    sparsemux_9_2_16_1_1_U41 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0,
        def => sample_i_2_fu_1326_p9,
        sel => write_bank_idx_load,
        dout => sample_i_2_fu_1326_p11);

    sparsemux_9_2_16_1_1_U42 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0,
        def => sample_i_3_fu_1353_p9,
        sel => write_bank_idx_load,
        dout => sample_i_3_fu_1353_p11);

    sparsemux_9_2_16_1_1_U43 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0,
        def => sample_q_1_fu_1376_p9,
        sel => write_bank_idx_load,
        dout => sample_q_1_fu_1376_p11);

    sparsemux_9_2_16_1_1_U44 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0,
        def => sample_q_2_fu_1399_p9,
        sel => write_bank_idx_load,
        dout => sample_q_2_fu_1399_p11);

    sparsemux_9_2_16_1_1_U45 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0,
        def => sample_q_3_fu_1426_p9,
        sel => write_bank_idx_load,
        dout => sample_q_3_fu_1426_p11);

    sparsemux_11_3_16_1_1_U46 : component pfb_multichannel_sparsemux_11_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "011",
        din0_WIDTH => 16,
        CASE1 => "100",
        din1_WIDTH => 16,
        CASE2 => "000",
        din2_WIDTH => 16,
        CASE3 => "001",
        din3_WIDTH => 16,
        CASE4 => "010",
        din4_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0,
        din4 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0,
        def => w_3_fu_1449_p11,
        sel => trunc_ln31_reg_3579_pp0_iter1_reg,
        dout => w_3_fu_1449_p13);

    sparsemux_9_2_16_1_1_U47 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0,
        def => sample_i_5_fu_1476_p9,
        sel => write_bank_idx_load,
        dout => sample_i_5_fu_1476_p11);

    sparsemux_9_2_16_1_1_U48 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0,
        def => sample_i_6_fu_1499_p9,
        sel => write_bank_idx_load,
        dout => sample_i_6_fu_1499_p11);

    sparsemux_9_2_16_1_1_U49 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0,
        def => sample_i_7_fu_1526_p9,
        sel => write_bank_idx_load,
        dout => sample_i_7_fu_1526_p11);

    sparsemux_9_2_16_1_1_U50 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0,
        def => sample_q_5_fu_1549_p9,
        sel => write_bank_idx_load,
        dout => sample_q_5_fu_1549_p11);

    sparsemux_9_2_16_1_1_U51 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0,
        def => sample_q_6_fu_1572_p9,
        sel => write_bank_idx_load,
        dout => sample_q_6_fu_1572_p11);

    sparsemux_9_2_16_1_1_U52 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0,
        def => sample_q_7_fu_1599_p9,
        sel => write_bank_idx_load,
        dout => sample_q_7_fu_1599_p11);

    sparsemux_9_2_16_1_1_U53 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0,
        def => sample_i_9_fu_1622_p9,
        sel => write_bank_idx_load,
        dout => sample_i_9_fu_1622_p11);

    sparsemux_9_2_16_1_1_U54 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0,
        def => sample_i_fu_1645_p9,
        sel => write_bank_idx_load,
        dout => sample_i_fu_1645_p11);

    sparsemux_9_2_16_1_1_U55 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0,
        def => sample_i_13_fu_1672_p9,
        sel => write_bank_idx_load,
        dout => sample_i_13_fu_1672_p11);

    sparsemux_9_2_16_1_1_U56 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0,
        def => sample_q_9_fu_1695_p9,
        sel => write_bank_idx_load,
        dout => sample_q_9_fu_1695_p11);

    sparsemux_9_2_16_1_1_U57 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0,
        def => sample_q_fu_1718_p9,
        sel => write_bank_idx_load,
        dout => sample_q_fu_1718_p11);

    sparsemux_9_2_16_1_1_U58 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0,
        def => sample_q_13_fu_1745_p9,
        sel => write_bank_idx_load,
        dout => sample_q_13_fu_1745_p11);

    sparsemux_9_2_16_1_1_U59 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0,
        def => sample_i_16_fu_1768_p9,
        sel => write_bank_idx_load,
        dout => sample_i_16_fu_1768_p11);

    sparsemux_9_2_16_1_1_U60 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0,
        def => sample_i_10_fu_1791_p9,
        sel => write_bank_idx_load,
        dout => sample_i_10_fu_1791_p11);

    sparsemux_9_2_16_1_1_U61 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0,
        def => sample_i_11_fu_1818_p9,
        sel => write_bank_idx_load,
        dout => sample_i_11_fu_1818_p11);

    sparsemux_9_2_16_1_1_U62 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0,
        def => sample_q_16_fu_1841_p9,
        sel => write_bank_idx_load,
        dout => sample_q_16_fu_1841_p11);

    sparsemux_9_2_16_1_1_U63 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0,
        def => sample_q_10_fu_1864_p9,
        sel => write_bank_idx_load,
        dout => sample_q_10_fu_1864_p11);

    sparsemux_9_2_16_1_1_U64 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0,
        def => sample_q_11_fu_1891_p9,
        sel => write_bank_idx_load,
        dout => sample_q_11_fu_1891_p11);

    mul_16s_16s_32_1_1_U65 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln62_fu_1947_p0,
        din1 => input_pack_i_reg_3602_pp0_iter3_reg,
        dout => mul_ln62_fu_1947_p2);

    mul_16s_16s_32_1_1_U66 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln63_fu_1956_p0,
        din1 => input_pack_q_reg_3607_pp0_iter3_reg,
        dout => mul_ln63_fu_1956_p2);

    mul_16s_16s_32_1_1_U67 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln62_4_fu_1973_p0,
        din1 => sample_i_8_reg_3612_pp0_iter3_reg,
        dout => mul_ln62_4_fu_1973_p2);

    mul_16s_16s_32_1_1_U68 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln63_4_fu_1982_p0,
        din1 => sample_q_8_reg_3617_pp0_iter3_reg,
        dout => mul_ln63_4_fu_1982_p2);

    mul_16s_16s_32_1_1_U69 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln62_8_fu_1999_p0,
        din1 => sample_i_12_reg_3622_pp0_iter3_reg,
        dout => mul_ln62_8_fu_1999_p2);

    mul_16s_16s_32_1_1_U70 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln63_8_fu_2008_p0,
        din1 => sample_q_12_reg_3627_pp0_iter3_reg,
        dout => mul_ln63_8_fu_2008_p2);

    mul_16s_16s_32_1_1_U71 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln62_12_fu_2025_p0,
        din1 => sample_i_14_reg_3632_pp0_iter3_reg,
        dout => mul_ln62_12_fu_2025_p2);

    mul_16s_16s_32_1_1_U72 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln63_12_fu_2034_p0,
        din1 => sample_q_14_reg_3637_pp0_iter3_reg,
        dout => mul_ln63_12_fu_2034_p2);

    mul_16s_16s_32_1_1_U73 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln62_3_fu_2054_p0,
        din1 => sample_i_3_reg_3934_pp0_iter4_reg,
        dout => mul_ln62_3_fu_2054_p2);

    mul_16s_16s_32_1_1_U74 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln63_3_fu_2063_p0,
        din1 => sample_q_3_reg_3949_pp0_iter4_reg,
        dout => mul_ln63_3_fu_2063_p2);

    mul_16s_16s_32_1_1_U75 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => sample_i_7_reg_3969_pp0_iter4_reg,
        din1 => mul_ln62_7_fu_2072_p1,
        dout => mul_ln62_7_fu_2072_p2);

    mul_16s_16s_32_1_1_U76 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => sample_q_7_reg_3984_pp0_iter4_reg,
        din1 => mul_ln63_7_fu_2081_p1,
        dout => mul_ln63_7_fu_2081_p2);

    mul_16s_16s_32_1_1_U77 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => sample_i_13_reg_3999_pp0_iter4_reg,
        din1 => mul_ln62_11_fu_2090_p1,
        dout => mul_ln62_11_fu_2090_p2);

    mul_16s_16s_32_1_1_U78 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => sample_q_13_reg_4014_pp0_iter4_reg,
        din1 => mul_ln63_11_fu_2099_p1,
        dout => mul_ln63_11_fu_2099_p2);

    mul_16s_16s_32_1_1_U79 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => sample_i_11_reg_4029_pp0_iter4_reg,
        din1 => mul_ln62_15_fu_2108_p1,
        dout => mul_ln62_15_fu_2108_p2);

    mul_16s_16s_32_1_1_U80 : component pfb_multichannel_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => sample_q_11_reg_4044_pp0_iter4_reg,
        din1 => mul_ln63_15_fu_2117_p1,
        dout => mul_ln63_15_fu_2117_p2);

    mac_muladd_16s_16s_32s_33_4_1_U81 : component pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_2_fu_1326_p11,
        din1 => grp_fu_3384_p1,
        din2 => mul_ln62_fu_1947_p2,
        ce => grp_fu_3384_ce,
        dout => grp_fu_3384_p3);

    mac_muladd_16s_16s_32s_33_4_1_U82 : component pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_2_fu_1399_p11,
        din1 => grp_fu_3392_p1,
        din2 => mul_ln63_fu_1956_p2,
        ce => grp_fu_3392_ce,
        dout => grp_fu_3392_p3);

    mac_muladd_16s_16s_32s_33_4_1_U83 : component pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_6_fu_1499_p11,
        din1 => grp_fu_3400_p1,
        din2 => mul_ln62_4_fu_1973_p2,
        ce => grp_fu_3400_ce,
        dout => grp_fu_3400_p3);

    mac_muladd_16s_16s_32s_33_4_1_U84 : component pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_6_fu_1572_p11,
        din1 => grp_fu_3408_p1,
        din2 => mul_ln63_4_fu_1982_p2,
        ce => grp_fu_3408_ce,
        dout => grp_fu_3408_p3);

    mac_muladd_16s_16s_32s_33_4_1_U85 : component pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_fu_1645_p11,
        din1 => grp_fu_3416_p1,
        din2 => mul_ln62_8_fu_1999_p2,
        ce => grp_fu_3416_ce,
        dout => grp_fu_3416_p3);

    mac_muladd_16s_16s_32s_33_4_1_U86 : component pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_fu_1718_p11,
        din1 => grp_fu_3424_p1,
        din2 => mul_ln63_8_fu_2008_p2,
        ce => grp_fu_3424_ce,
        dout => grp_fu_3424_p3);

    mac_muladd_16s_16s_32s_33_4_1_U87 : component pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_10_fu_1791_p11,
        din1 => grp_fu_3432_p1,
        din2 => mul_ln62_12_fu_2025_p2,
        ce => grp_fu_3432_ce,
        dout => grp_fu_3432_p3);

    mac_muladd_16s_16s_32s_33_4_1_U88 : component pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_10_fu_1864_p11,
        din1 => grp_fu_3440_p1,
        din2 => mul_ln63_12_fu_2034_p2,
        ce => grp_fu_3440_ce,
        dout => grp_fu_3440_p3);

    mac_muladd_16s_16s_33s_33_4_1_U89 : component pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_1_reg_3924,
        din1 => grp_fu_3448_p1,
        din2 => grp_fu_3384_p3,
        ce => grp_fu_3448_ce,
        dout => grp_fu_3448_p3);

    mac_muladd_16s_16s_33s_33_4_1_U90 : component pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_1_reg_3939,
        din1 => grp_fu_3457_p1,
        din2 => grp_fu_3392_p3,
        ce => grp_fu_3457_ce,
        dout => grp_fu_3457_p3);

    mac_muladd_16s_16s_33s_33_4_1_U91 : component pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_5_reg_3959,
        din1 => grp_fu_3466_p1,
        din2 => grp_fu_3400_p3,
        ce => grp_fu_3466_ce,
        dout => grp_fu_3466_p3);

    mac_muladd_16s_16s_33s_33_4_1_U92 : component pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_5_reg_3974,
        din1 => grp_fu_3475_p1,
        din2 => grp_fu_3408_p3,
        ce => grp_fu_3475_ce,
        dout => grp_fu_3475_p3);

    mac_muladd_16s_16s_33s_33_4_1_U93 : component pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_9_reg_3989,
        din1 => grp_fu_3484_p1,
        din2 => grp_fu_3416_p3,
        ce => grp_fu_3484_ce,
        dout => grp_fu_3484_p3);

    mac_muladd_16s_16s_33s_33_4_1_U94 : component pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_9_reg_4004,
        din1 => grp_fu_3493_p1,
        din2 => grp_fu_3424_p3,
        ce => grp_fu_3493_ce,
        dout => grp_fu_3493_p3);

    mac_muladd_16s_16s_33s_33_4_1_U95 : component pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_16_reg_4019,
        din1 => grp_fu_3502_p1,
        din2 => grp_fu_3432_p3,
        ce => grp_fu_3502_ce,
        dout => grp_fu_3502_p3);

    mac_muladd_16s_16s_33s_33_4_1_U96 : component pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 33,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_16_reg_4034,
        din1 => grp_fu_3511_p1,
        din2 => grp_fu_3440_p3,
        ce => grp_fu_3511_ce,
        dout => grp_fu_3511_p3);

    flow_control_loop_pipe_sequential_init_U : component pfb_multichannel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    k_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln31_fu_890_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    k_fu_248 <= add_ln31_fu_896_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_248 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    phi_mul352_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    phi_mul352_fu_244 <= ap_const_lv22_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    phi_mul352_fu_244 <= add_ln31_1_fu_1058_p2;
                end if;
            end if; 
        end if;
    end process;

    phi_urem354_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln31_fu_890_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    phi_urem354_fu_240 <= select_ln51_fu_1002_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    phi_urem354_fu_240 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                input_pack_i_reg_3602 <= input_pack_i_fu_1083_p1;
                input_pack_q_reg_3607 <= stream_read_to_compute_dout(31 downto 16);
                k_1_reg_3570 <= ap_sig_allocacmp_k_1;
                sample_i_12_reg_3622 <= stream_read_to_compute_dout(79 downto 64);
                sample_i_14_reg_3632 <= stream_read_to_compute_dout(111 downto 96);
                sample_i_8_reg_3612 <= stream_read_to_compute_dout(47 downto 32);
                sample_q_12_reg_3627 <= stream_read_to_compute_dout(95 downto 80);
                sample_q_14_reg_3637 <= stream_read_to_compute_dout(127 downto 112);
                sample_q_8_reg_3617 <= stream_read_to_compute_dout(63 downto 48);
                tmp_14_reg_3587 <= mul_ln60_fu_927_p2(22 downto 14);
                tmp_23_reg_3592 <= mul_ln60_1_fu_947_p2(24 downto 15);
                tmp_reg_3597 <= mul_ln60_2_fu_971_p2(24 downto 15);
                trunc_ln31_reg_3579 <= trunc_ln31_fu_919_p1;
                trunc_ln31_reg_3579_pp0_iter1_reg <= trunc_ln31_reg_3579;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                input_pack_i_reg_3602_pp0_iter2_reg <= input_pack_i_reg_3602;
                input_pack_i_reg_3602_pp0_iter3_reg <= input_pack_i_reg_3602_pp0_iter2_reg;
                input_pack_q_reg_3607_pp0_iter2_reg <= input_pack_q_reg_3607;
                input_pack_q_reg_3607_pp0_iter3_reg <= input_pack_q_reg_3607_pp0_iter2_reg;
                mul_ln62_11_reg_4191 <= mul_ln62_11_fu_2090_p2;
                mul_ln62_15_reg_4211 <= mul_ln62_15_fu_2108_p2;
                mul_ln62_3_reg_4151 <= mul_ln62_3_fu_2054_p2;
                mul_ln62_7_reg_4171 <= mul_ln62_7_fu_2072_p2;
                mul_ln63_11_reg_4196 <= mul_ln63_11_fu_2099_p2;
                mul_ln63_15_reg_4216 <= mul_ln63_15_fu_2117_p2;
                mul_ln63_3_reg_4156 <= mul_ln63_3_fu_2063_p2;
                mul_ln63_7_reg_4176 <= mul_ln63_7_fu_2081_p2;
                result_pack_i_1_reg_4231 <= result_pack_i_1_fu_2611_p3;
                result_pack_i_2_reg_4241 <= result_pack_i_2_fu_2923_p3;
                result_pack_i_3_reg_4251 <= result_pack_i_3_fu_3235_p3;
                result_pack_i_reg_4221 <= result_pack_i_fu_2299_p3;
                result_pack_q_1_reg_4236 <= result_pack_q_1_fu_2739_p3;
                result_pack_q_2_reg_4246 <= result_pack_q_2_fu_3051_p3;
                result_pack_q_3_reg_4256 <= result_pack_q_3_fu_3363_p3;
                result_pack_q_reg_4226 <= result_pack_q_fu_2427_p3;
                sample_i_11_reg_4029 <= sample_i_11_fu_1818_p11;
                sample_i_11_reg_4029_pp0_iter3_reg <= sample_i_11_reg_4029;
                sample_i_11_reg_4029_pp0_iter4_reg <= sample_i_11_reg_4029_pp0_iter3_reg;
                sample_i_12_reg_3622_pp0_iter2_reg <= sample_i_12_reg_3622;
                sample_i_12_reg_3622_pp0_iter3_reg <= sample_i_12_reg_3622_pp0_iter2_reg;
                sample_i_13_reg_3999 <= sample_i_13_fu_1672_p11;
                sample_i_13_reg_3999_pp0_iter3_reg <= sample_i_13_reg_3999;
                sample_i_13_reg_3999_pp0_iter4_reg <= sample_i_13_reg_3999_pp0_iter3_reg;
                sample_i_14_reg_3632_pp0_iter2_reg <= sample_i_14_reg_3632;
                sample_i_14_reg_3632_pp0_iter3_reg <= sample_i_14_reg_3632_pp0_iter2_reg;
                sample_i_16_reg_4019 <= sample_i_16_fu_1768_p11;
                sample_i_1_reg_3924 <= sample_i_1_fu_1303_p11;
                sample_i_3_reg_3934 <= sample_i_3_fu_1353_p11;
                sample_i_3_reg_3934_pp0_iter3_reg <= sample_i_3_reg_3934;
                sample_i_3_reg_3934_pp0_iter4_reg <= sample_i_3_reg_3934_pp0_iter3_reg;
                sample_i_5_reg_3959 <= sample_i_5_fu_1476_p11;
                sample_i_7_reg_3969 <= sample_i_7_fu_1526_p11;
                sample_i_7_reg_3969_pp0_iter3_reg <= sample_i_7_reg_3969;
                sample_i_7_reg_3969_pp0_iter4_reg <= sample_i_7_reg_3969_pp0_iter3_reg;
                sample_i_8_reg_3612_pp0_iter2_reg <= sample_i_8_reg_3612;
                sample_i_8_reg_3612_pp0_iter3_reg <= sample_i_8_reg_3612_pp0_iter2_reg;
                sample_i_9_reg_3989 <= sample_i_9_fu_1622_p11;
                sample_q_11_reg_4044 <= sample_q_11_fu_1891_p11;
                sample_q_11_reg_4044_pp0_iter3_reg <= sample_q_11_reg_4044;
                sample_q_11_reg_4044_pp0_iter4_reg <= sample_q_11_reg_4044_pp0_iter3_reg;
                sample_q_12_reg_3627_pp0_iter2_reg <= sample_q_12_reg_3627;
                sample_q_12_reg_3627_pp0_iter3_reg <= sample_q_12_reg_3627_pp0_iter2_reg;
                sample_q_13_reg_4014 <= sample_q_13_fu_1745_p11;
                sample_q_13_reg_4014_pp0_iter3_reg <= sample_q_13_reg_4014;
                sample_q_13_reg_4014_pp0_iter4_reg <= sample_q_13_reg_4014_pp0_iter3_reg;
                sample_q_14_reg_3637_pp0_iter2_reg <= sample_q_14_reg_3637;
                sample_q_14_reg_3637_pp0_iter3_reg <= sample_q_14_reg_3637_pp0_iter2_reg;
                sample_q_16_reg_4034 <= sample_q_16_fu_1841_p11;
                sample_q_1_reg_3939 <= sample_q_1_fu_1376_p11;
                sample_q_3_reg_3949 <= sample_q_3_fu_1426_p11;
                sample_q_3_reg_3949_pp0_iter3_reg <= sample_q_3_reg_3949;
                sample_q_3_reg_3949_pp0_iter4_reg <= sample_q_3_reg_3949_pp0_iter3_reg;
                sample_q_5_reg_3974 <= sample_q_5_fu_1549_p11;
                sample_q_7_reg_3984 <= sample_q_7_fu_1599_p11;
                sample_q_7_reg_3984_pp0_iter3_reg <= sample_q_7_reg_3984;
                sample_q_7_reg_3984_pp0_iter4_reg <= sample_q_7_reg_3984_pp0_iter3_reg;
                sample_q_8_reg_3617_pp0_iter2_reg <= sample_q_8_reg_3617;
                sample_q_8_reg_3617_pp0_iter3_reg <= sample_q_8_reg_3617_pp0_iter2_reg;
                sample_q_9_reg_4004 <= sample_q_9_fu_1695_p11;
                w_1_reg_3907 <= w_1_fu_1245_p13;
                w_3_reg_3954 <= w_3_fu_1449_p13;
                w_3_reg_3954_pp0_iter3_reg <= w_3_reg_3954;
                w_3_reg_3954_pp0_iter4_reg <= w_3_reg_3954_pp0_iter3_reg;
                w_reg_3902 <= w_fu_1218_p13;
                w_reg_3902_pp0_iter3_reg <= w_reg_3902;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    acc_i_1_fu_2123_p3 <= (grp_fu_3448_p3 & ap_const_lv6_0);
    acc_i_2_fu_2435_p3 <= (grp_fu_3466_p3 & ap_const_lv6_0);
    acc_i_3_fu_2468_p2 <= std_logic_vector(signed(sext_ln62_18_fu_2442_p1) + signed(sext_ln62_23_fu_2464_p1));
    acc_i_4_fu_2747_p3 <= (grp_fu_3484_p3 & ap_const_lv6_0);
    acc_i_5_fu_2780_p2 <= std_logic_vector(signed(sext_ln62_24_fu_2754_p1) + signed(sext_ln62_25_fu_2776_p1));
    acc_i_6_fu_3059_p3 <= (grp_fu_3502_p3 & ap_const_lv6_0);
    acc_i_7_fu_3092_p2 <= std_logic_vector(signed(sext_ln62_26_fu_3066_p1) + signed(sext_ln62_27_fu_3088_p1));
    acc_i_fu_2156_p2 <= std_logic_vector(signed(sext_ln62_8_fu_2130_p1) + signed(sext_ln62_13_fu_2152_p1));
    acc_q_1_fu_2134_p3 <= (grp_fu_3457_p3 & ap_const_lv6_0);
    acc_q_2_fu_2446_p3 <= (grp_fu_3475_p3 & ap_const_lv6_0);
    acc_q_3_fu_2485_p2 <= std_logic_vector(signed(sext_ln63_14_fu_2453_p1) + signed(sext_ln63_19_fu_2481_p1));
    acc_q_4_fu_2758_p3 <= (grp_fu_3493_p3 & ap_const_lv6_0);
    acc_q_5_fu_2797_p2 <= std_logic_vector(signed(sext_ln63_20_fu_2765_p1) + signed(sext_ln63_21_fu_2793_p1));
    acc_q_6_fu_3070_p3 <= (grp_fu_3511_p3 & ap_const_lv6_0);
    acc_q_7_fu_3109_p2 <= std_logic_vector(signed(sext_ln63_22_fu_3077_p1) + signed(sext_ln63_23_fu_3105_p1));
    acc_q_fu_2173_p2 <= std_logic_vector(signed(sext_ln63_4_fu_2141_p1) + signed(sext_ln63_9_fu_2169_p1));
    add_ln31_1_fu_1058_p2 <= std_logic_vector(unsigned(phi_mul352_fu_244) + unsigned(ap_const_lv22_CCD));
    add_ln31_fu_896_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_k_1) + unsigned(ap_const_lv11_1));
    add_ln51_fu_990_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_phi_urem354_load_1) + unsigned(ap_const_lv11_1));
    and_ln66_1_fu_2279_p2 <= (tmp_24_fu_2179_p3 and or_ln66_2_fu_2273_p2);
    and_ln66_2_fu_2545_p2 <= (xor_ln66_2_fu_2539_p2 and or_ln66_4_fu_2533_p2);
    and_ln66_3_fu_2591_p2 <= (tmp_28_fu_2491_p3 and or_ln66_6_fu_2585_p2);
    and_ln66_4_fu_2857_p2 <= (xor_ln66_4_fu_2851_p2 and or_ln66_8_fu_2845_p2);
    and_ln66_5_fu_2903_p2 <= (tmp_32_fu_2803_p3 and or_ln66_10_fu_2897_p2);
    and_ln66_6_fu_3169_p2 <= (xor_ln66_6_fu_3163_p2 and or_ln66_12_fu_3157_p2);
    and_ln66_7_fu_3215_p2 <= (tmp_36_fu_3115_p3 and or_ln66_14_fu_3209_p2);
    and_ln66_fu_2233_p2 <= (xor_ln66_fu_2227_p2 and or_ln66_fu_2221_p2);
    and_ln67_1_fu_2407_p2 <= (tmp_26_fu_2307_p3 and or_ln67_2_fu_2401_p2);
    and_ln67_2_fu_2673_p2 <= (xor_ln67_2_fu_2667_p2 and or_ln67_4_fu_2661_p2);
    and_ln67_3_fu_2719_p2 <= (tmp_30_fu_2619_p3 and or_ln67_6_fu_2713_p2);
    and_ln67_4_fu_2985_p2 <= (xor_ln67_4_fu_2979_p2 and or_ln67_8_fu_2973_p2);
    and_ln67_5_fu_3031_p2 <= (tmp_34_fu_2931_p3 and or_ln67_10_fu_3025_p2);
    and_ln67_6_fu_3297_p2 <= (xor_ln67_6_fu_3291_p2 and or_ln67_12_fu_3285_p2);
    and_ln67_7_fu_3343_p2 <= (tmp_38_fu_3243_p3 and or_ln67_14_fu_3337_p2);
    and_ln67_fu_2361_p2 <= (xor_ln67_fu_2355_p2 and or_ln67_fu_2349_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, ap_block_state2_pp0_stage0_iter1, ap_block_state8_pp0_stage0_iter7)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, ap_block_state2_pp0_stage0_iter1, ap_block_state8_pp0_stage0_iter7)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, ap_block_state2_pp0_stage0_iter1, ap_block_state8_pp0_stage0_iter7)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(stream_read_to_compute_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (stream_read_to_compute_empty_n = ap_const_logic_0);
    end process;


    ap_block_state8_pp0_stage0_iter7_assign_proc : process(stream_compute_to_fft_full_n)
    begin
                ap_block_state8_pp0_stage0_iter7 <= (stream_compute_to_fft_full_n = ap_const_logic_0);
    end process;


    ap_condition_379_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_379 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln31_fu_890_p2)
    begin
        if (((icmp_ln31_fu_890_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_k_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, k_fu_248)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_k_1 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_k_1 <= k_fu_248;
        end if; 
    end process;


    ap_sig_allocacmp_phi_urem354_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, phi_urem354_fu_240, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_phi_urem354_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_phi_urem354_load <= phi_urem354_fu_240;
        end if; 
    end process;


    ap_sig_allocacmp_phi_urem354_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, phi_urem354_fu_240, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_phi_urem354_load_1 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_phi_urem354_load_1 <= phi_urem354_fu_240;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0 <= stream_read_to_compute_dout(95 downto 80);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0 <= stream_read_to_compute_dout(63 downto 48);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0 <= stream_read_to_compute_dout(63 downto 48);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0 <= stream_read_to_compute_dout(63 downto 48);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0 <= stream_read_to_compute_dout(63 downto 48);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0 <= stream_read_to_compute_dout(31 downto 16);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0 <= stream_read_to_compute_dout(31 downto 16);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0 <= stream_read_to_compute_dout(31 downto 16);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0 <= stream_read_to_compute_dout(31 downto 16);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_d0 <= stream_read_to_compute_dout(111 downto 96);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0 <= stream_read_to_compute_dout(111 downto 96);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0 <= stream_read_to_compute_dout(111 downto 96);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0 <= stream_read_to_compute_dout(111 downto 96);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0 <= stream_read_to_compute_dout(79 downto 64);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0 <= stream_read_to_compute_dout(79 downto 64);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0 <= stream_read_to_compute_dout(79 downto 64);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0 <= stream_read_to_compute_dout(79 downto 64);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0 <= stream_read_to_compute_dout(47 downto 32);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0 <= stream_read_to_compute_dout(47 downto 32);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0 <= stream_read_to_compute_dout(47 downto 32);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_d0 <= stream_read_to_compute_dout(47 downto 32);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0 <= stream_read_to_compute_dout(127 downto 112);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0 <= stream_read_to_compute_dout(127 downto 112);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0 <= stream_read_to_compute_dout(127 downto 112);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0 <= stream_read_to_compute_dout(127 downto 112);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0 <= stream_read_to_compute_dout(95 downto 80);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_d0 <= stream_read_to_compute_dout(95 downto 80);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_2) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0 <= stream_read_to_compute_dout(95 downto 80);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0 <= zext_ln31_fu_1023_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_0) or ((write_bank_idx_load_read_reg_3542 = ap_const_lv2_1) or (write_bank_idx_load_read_reg_3542 = ap_const_lv2_2)))))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, write_bank_idx_load_read_reg_3542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (write_bank_idx_load_read_reg_3542 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0_assign_proc : process(trunc_ln31_reg_3579, zext_ln31_1_fu_1074_p1, zext_ln60_fu_1189_p1, zext_ln60_1_fu_1197_p1, zext_ln60_2_fu_1205_p1, ap_condition_379)
    begin
        if ((ap_const_boolean_1 = ap_condition_379)) then
            if ((trunc_ln31_reg_3579 = ap_const_lv3_1)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 <= zext_ln60_2_fu_1205_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_0)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 <= zext_ln60_1_fu_1197_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_4)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 <= zext_ln60_fu_1189_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_3)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 <= zext_ln31_1_fu_1074_p1(10 - 1 downto 0);
            else 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln31_reg_3579)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0_assign_proc : process(trunc_ln31_reg_3579, zext_ln31_1_fu_1074_p1, zext_ln60_fu_1189_p1, zext_ln60_1_fu_1197_p1, zext_ln60_2_fu_1205_p1, ap_condition_379)
    begin
        if ((ap_const_boolean_1 = ap_condition_379)) then
            if ((trunc_ln31_reg_3579 = ap_const_lv3_0)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 <= zext_ln60_2_fu_1205_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_4)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 <= zext_ln60_1_fu_1197_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_3)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 <= zext_ln60_fu_1189_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_2)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 <= zext_ln31_1_fu_1074_p1(10 - 1 downto 0);
            else 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln31_reg_3579)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0_assign_proc : process(trunc_ln31_reg_3579, zext_ln31_1_fu_1074_p1, zext_ln60_fu_1189_p1, zext_ln60_1_fu_1197_p1, zext_ln60_2_fu_1205_p1, ap_condition_379)
    begin
        if ((ap_const_boolean_1 = ap_condition_379)) then
            if ((trunc_ln31_reg_3579 = ap_const_lv3_4)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 <= zext_ln60_2_fu_1205_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_3)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 <= zext_ln60_1_fu_1197_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_2)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 <= zext_ln60_fu_1189_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_1)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 <= zext_ln31_1_fu_1074_p1(10 - 1 downto 0);
            else 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln31_reg_3579)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0_assign_proc : process(trunc_ln31_reg_3579, zext_ln31_1_fu_1074_p1, zext_ln60_fu_1189_p1, zext_ln60_1_fu_1197_p1, zext_ln60_2_fu_1205_p1, ap_condition_379)
    begin
        if ((ap_const_boolean_1 = ap_condition_379)) then
            if ((trunc_ln31_reg_3579 = ap_const_lv3_3)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 <= zext_ln60_2_fu_1205_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_2)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 <= zext_ln60_1_fu_1197_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_1)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 <= zext_ln60_fu_1189_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_0)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 <= zext_ln31_1_fu_1074_p1(10 - 1 downto 0);
            else 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln31_reg_3579)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0_assign_proc : process(trunc_ln31_reg_3579, zext_ln31_1_fu_1074_p1, zext_ln60_fu_1189_p1, zext_ln60_1_fu_1197_p1, zext_ln60_2_fu_1205_p1, ap_condition_379)
    begin
        if ((ap_const_boolean_1 = ap_condition_379)) then
            if ((trunc_ln31_reg_3579 = ap_const_lv3_2)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 <= zext_ln60_2_fu_1205_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_1)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 <= zext_ln60_1_fu_1197_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_0)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 <= zext_ln60_fu_1189_p1(10 - 1 downto 0);
            elsif ((trunc_ln31_reg_3579 = ap_const_lv3_4)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 <= zext_ln31_1_fu_1074_p1(10 - 1 downto 0);
            else 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 <= "XXXXXXXXXX";
            end if;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln31_reg_3579)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln31_reg_3579 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3384_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3384_ce <= ap_const_logic_1;
        else 
            grp_fu_3384_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3384_p1 <= sext_ln62_3_fu_1299_p1(16 - 1 downto 0);

    grp_fu_3392_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3392_ce <= ap_const_logic_1;
        else 
            grp_fu_3392_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3392_p1 <= sext_ln62_3_fu_1299_p1(16 - 1 downto 0);

    grp_fu_3400_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3400_ce <= ap_const_logic_1;
        else 
            grp_fu_3400_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3400_p1 <= sext_ln62_3_fu_1299_p1(16 - 1 downto 0);

    grp_fu_3408_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3408_ce <= ap_const_logic_1;
        else 
            grp_fu_3408_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3408_p1 <= sext_ln62_3_fu_1299_p1(16 - 1 downto 0);

    grp_fu_3416_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3416_ce <= ap_const_logic_1;
        else 
            grp_fu_3416_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3416_p1 <= sext_ln62_3_fu_1299_p1(16 - 1 downto 0);

    grp_fu_3424_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3424_ce <= ap_const_logic_1;
        else 
            grp_fu_3424_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3424_p1 <= sext_ln62_3_fu_1299_p1(16 - 1 downto 0);

    grp_fu_3432_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3432_ce <= ap_const_logic_1;
        else 
            grp_fu_3432_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3432_p1 <= sext_ln62_3_fu_1299_p1(16 - 1 downto 0);

    grp_fu_3440_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3440_ce <= ap_const_logic_1;
        else 
            grp_fu_3440_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3440_p1 <= sext_ln62_3_fu_1299_p1(16 - 1 downto 0);

    grp_fu_3448_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3448_ce <= ap_const_logic_1;
        else 
            grp_fu_3448_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3448_p1 <= sext_ln62_2_fu_1914_p1(16 - 1 downto 0);

    grp_fu_3457_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3457_ce <= ap_const_logic_1;
        else 
            grp_fu_3457_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3457_p1 <= sext_ln62_2_fu_1914_p1(16 - 1 downto 0);

    grp_fu_3466_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3466_ce <= ap_const_logic_1;
        else 
            grp_fu_3466_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3466_p1 <= sext_ln62_2_fu_1914_p1(16 - 1 downto 0);

    grp_fu_3475_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3475_ce <= ap_const_logic_1;
        else 
            grp_fu_3475_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3475_p1 <= sext_ln62_2_fu_1914_p1(16 - 1 downto 0);

    grp_fu_3484_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3484_ce <= ap_const_logic_1;
        else 
            grp_fu_3484_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3484_p1 <= sext_ln62_2_fu_1914_p1(16 - 1 downto 0);

    grp_fu_3493_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3493_ce <= ap_const_logic_1;
        else 
            grp_fu_3493_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3493_p1 <= sext_ln62_2_fu_1914_p1(16 - 1 downto 0);

    grp_fu_3502_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3502_ce <= ap_const_logic_1;
        else 
            grp_fu_3502_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3502_p1 <= sext_ln62_2_fu_1914_p1(16 - 1 downto 0);

    grp_fu_3511_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3511_ce <= ap_const_logic_1;
        else 
            grp_fu_3511_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3511_p1 <= sext_ln62_2_fu_1914_p1(16 - 1 downto 0);
    icmp_ln31_fu_890_p2 <= "1" when (ap_sig_allocacmp_k_1 = ap_const_lv11_400) else "0";
    icmp_ln51_fu_996_p2 <= "1" when (unsigned(add_ln51_fu_990_p2) < unsigned(ap_const_lv11_5)) else "0";
    icmp_ln66_10_fu_3181_p2 <= "0" when (tmp_16_fu_3141_p4 = ap_const_lv3_7) else "1";
    icmp_ln66_11_fu_3197_p2 <= "1" when (tmp_13_fu_3187_p4 = ap_const_lv15_0) else "0";
    icmp_ln66_1_fu_2245_p2 <= "0" when (tmp_s_fu_2205_p4 = ap_const_lv3_7) else "1";
    icmp_ln66_2_fu_2261_p2 <= "1" when (tmp_2_fu_2251_p4 = ap_const_lv15_0) else "0";
    icmp_ln66_3_fu_2527_p2 <= "0" when (tmp_5_fu_2517_p4 = ap_const_lv3_0) else "1";
    icmp_ln66_4_fu_2557_p2 <= "0" when (tmp_5_fu_2517_p4 = ap_const_lv3_7) else "1";
    icmp_ln66_5_fu_2573_p2 <= "1" when (tmp_6_fu_2563_p4 = ap_const_lv15_0) else "0";
    icmp_ln66_6_fu_2839_p2 <= "0" when (tmp_9_fu_2829_p4 = ap_const_lv3_0) else "1";
    icmp_ln66_7_fu_2869_p2 <= "0" when (tmp_9_fu_2829_p4 = ap_const_lv3_7) else "1";
    icmp_ln66_8_fu_2885_p2 <= "1" when (tmp_1_fu_2875_p4 = ap_const_lv15_0) else "0";
    icmp_ln66_9_fu_3151_p2 <= "0" when (tmp_16_fu_3141_p4 = ap_const_lv3_0) else "1";
    icmp_ln66_fu_2215_p2 <= "0" when (tmp_s_fu_2205_p4 = ap_const_lv3_0) else "1";
    icmp_ln67_10_fu_3309_p2 <= "0" when (tmp_17_fu_3269_p4 = ap_const_lv3_7) else "1";
    icmp_ln67_11_fu_3325_p2 <= "1" when (tmp_15_fu_3315_p4 = ap_const_lv15_0) else "0";
    icmp_ln67_1_fu_2373_p2 <= "0" when (tmp_3_fu_2333_p4 = ap_const_lv3_7) else "1";
    icmp_ln67_2_fu_2389_p2 <= "1" when (tmp_4_fu_2379_p4 = ap_const_lv15_0) else "0";
    icmp_ln67_3_fu_2655_p2 <= "0" when (tmp_7_fu_2645_p4 = ap_const_lv3_0) else "1";
    icmp_ln67_4_fu_2685_p2 <= "0" when (tmp_7_fu_2645_p4 = ap_const_lv3_7) else "1";
    icmp_ln67_5_fu_2701_p2 <= "1" when (tmp_8_fu_2691_p4 = ap_const_lv15_0) else "0";
    icmp_ln67_6_fu_2967_p2 <= "0" when (tmp_10_fu_2957_p4 = ap_const_lv3_0) else "1";
    icmp_ln67_7_fu_2997_p2 <= "0" when (tmp_10_fu_2957_p4 = ap_const_lv3_7) else "1";
    icmp_ln67_8_fu_3013_p2 <= "1" when (tmp_11_fu_3003_p4 = ap_const_lv15_0) else "0";
    icmp_ln67_9_fu_3279_p2 <= "0" when (tmp_17_fu_3269_p4 = ap_const_lv3_0) else "1";
    icmp_ln67_fu_2343_p2 <= "0" when (tmp_3_fu_2333_p4 = ap_const_lv3_0) else "1";
    input_pack_i_fu_1083_p1 <= stream_read_to_compute_dout(16 - 1 downto 0);
    mul_ln60_1_fu_947_p0 <= mul_ln60_1_fu_947_p00(12 - 1 downto 0);
    mul_ln60_1_fu_947_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln60_4_cast_fu_911_p3),25));
    mul_ln60_1_fu_947_p1 <= ap_const_lv25_199A(14 - 1 downto 0);
    mul_ln60_2_fu_971_p0 <= mul_ln60_2_fu_971_p00(12 - 1 downto 0);
    mul_ln60_2_fu_971_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln60_fu_963_p1),25));
    mul_ln60_2_fu_971_p1 <= ap_const_lv25_199A(14 - 1 downto 0);
    mul_ln60_fu_927_p0 <= mul_ln60_fu_927_p00(11 - 1 downto 0);
    mul_ln60_fu_927_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln31_fu_905_p2),23));
    mul_ln60_fu_927_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);
    mul_ln62_11_fu_2090_p1 <= sext_ln62_7_fu_2051_p1(16 - 1 downto 0);
    mul_ln62_12_fu_2025_p0 <= sext_ln62_1_fu_1944_p1(16 - 1 downto 0);
    mul_ln62_15_fu_2108_p1 <= sext_ln62_7_fu_2051_p1(16 - 1 downto 0);
    mul_ln62_3_fu_2054_p0 <= sext_ln62_7_fu_2051_p1(16 - 1 downto 0);
    mul_ln62_4_fu_1973_p0 <= sext_ln62_1_fu_1944_p1(16 - 1 downto 0);
    mul_ln62_7_fu_2072_p1 <= sext_ln62_7_fu_2051_p1(16 - 1 downto 0);
    mul_ln62_8_fu_1999_p0 <= sext_ln62_1_fu_1944_p1(16 - 1 downto 0);
    mul_ln62_fu_1947_p0 <= sext_ln62_1_fu_1944_p1(16 - 1 downto 0);
    mul_ln63_11_fu_2099_p1 <= sext_ln62_7_fu_2051_p1(16 - 1 downto 0);
    mul_ln63_12_fu_2034_p0 <= sext_ln62_1_fu_1944_p1(16 - 1 downto 0);
    mul_ln63_15_fu_2117_p1 <= sext_ln62_7_fu_2051_p1(16 - 1 downto 0);
    mul_ln63_3_fu_2063_p0 <= sext_ln62_7_fu_2051_p1(16 - 1 downto 0);
    mul_ln63_4_fu_1982_p0 <= sext_ln62_1_fu_1944_p1(16 - 1 downto 0);
    mul_ln63_7_fu_2081_p1 <= sext_ln62_7_fu_2051_p1(16 - 1 downto 0);
    mul_ln63_8_fu_2008_p0 <= sext_ln62_1_fu_1944_p1(16 - 1 downto 0);
    mul_ln63_fu_1956_p0 <= sext_ln62_1_fu_1944_p1(16 - 1 downto 0);
    or_ln66_10_fu_2897_p2 <= (or_ln66_9_fu_2891_p2 or icmp_ln66_7_fu_2869_p2);
    or_ln66_11_fu_2917_p2 <= (and_ln66_5_fu_2903_p2 or and_ln66_4_fu_2857_p2);
    or_ln66_12_fu_3157_p2 <= (tmp_37_fu_3133_p3 or icmp_ln66_9_fu_3151_p2);
    or_ln66_13_fu_3203_p2 <= (xor_ln66_7_fu_3175_p2 or icmp_ln66_11_fu_3197_p2);
    or_ln66_14_fu_3209_p2 <= (or_ln66_13_fu_3203_p2 or icmp_ln66_10_fu_3181_p2);
    or_ln66_15_fu_3229_p2 <= (and_ln66_7_fu_3215_p2 or and_ln66_6_fu_3169_p2);
    or_ln66_1_fu_2267_p2 <= (xor_ln66_1_fu_2239_p2 or icmp_ln66_2_fu_2261_p2);
    or_ln66_2_fu_2273_p2 <= (or_ln66_1_fu_2267_p2 or icmp_ln66_1_fu_2245_p2);
    or_ln66_3_fu_2293_p2 <= (and_ln66_fu_2233_p2 or and_ln66_1_fu_2279_p2);
    or_ln66_4_fu_2533_p2 <= (tmp_29_fu_2509_p3 or icmp_ln66_3_fu_2527_p2);
    or_ln66_5_fu_2579_p2 <= (xor_ln66_3_fu_2551_p2 or icmp_ln66_5_fu_2573_p2);
    or_ln66_6_fu_2585_p2 <= (or_ln66_5_fu_2579_p2 or icmp_ln66_4_fu_2557_p2);
    or_ln66_7_fu_2605_p2 <= (and_ln66_3_fu_2591_p2 or and_ln66_2_fu_2545_p2);
    or_ln66_8_fu_2845_p2 <= (tmp_33_fu_2821_p3 or icmp_ln66_6_fu_2839_p2);
    or_ln66_9_fu_2891_p2 <= (xor_ln66_5_fu_2863_p2 or icmp_ln66_8_fu_2885_p2);
    or_ln66_fu_2221_p2 <= (tmp_25_fu_2197_p3 or icmp_ln66_fu_2215_p2);
    or_ln67_10_fu_3025_p2 <= (or_ln67_9_fu_3019_p2 or icmp_ln67_7_fu_2997_p2);
    or_ln67_11_fu_3045_p2 <= (and_ln67_5_fu_3031_p2 or and_ln67_4_fu_2985_p2);
    or_ln67_12_fu_3285_p2 <= (tmp_39_fu_3261_p3 or icmp_ln67_9_fu_3279_p2);
    or_ln67_13_fu_3331_p2 <= (xor_ln67_7_fu_3303_p2 or icmp_ln67_11_fu_3325_p2);
    or_ln67_14_fu_3337_p2 <= (or_ln67_13_fu_3331_p2 or icmp_ln67_10_fu_3309_p2);
    or_ln67_15_fu_3357_p2 <= (and_ln67_7_fu_3343_p2 or and_ln67_6_fu_3297_p2);
    or_ln67_1_fu_2395_p2 <= (xor_ln67_1_fu_2367_p2 or icmp_ln67_2_fu_2389_p2);
    or_ln67_2_fu_2401_p2 <= (or_ln67_1_fu_2395_p2 or icmp_ln67_1_fu_2373_p2);
    or_ln67_3_fu_2421_p2 <= (and_ln67_fu_2361_p2 or and_ln67_1_fu_2407_p2);
    or_ln67_4_fu_2661_p2 <= (tmp_31_fu_2637_p3 or icmp_ln67_3_fu_2655_p2);
    or_ln67_5_fu_2707_p2 <= (xor_ln67_3_fu_2679_p2 or icmp_ln67_5_fu_2701_p2);
    or_ln67_6_fu_2713_p2 <= (or_ln67_5_fu_2707_p2 or icmp_ln67_4_fu_2685_p2);
    or_ln67_7_fu_2733_p2 <= (and_ln67_3_fu_2719_p2 or and_ln67_2_fu_2673_p2);
    or_ln67_8_fu_2973_p2 <= (tmp_35_fu_2949_p3 or icmp_ln67_6_fu_2967_p2);
    or_ln67_9_fu_3019_p2 <= (xor_ln67_5_fu_2991_p2 or icmp_ln67_8_fu_3013_p2);
    or_ln67_fu_2349_p2 <= (tmp_27_fu_2325_p3 or icmp_ln67_fu_2343_p2);
    result_pack_i_1_fu_2611_p3 <= 
        select_ln66_2_fu_2597_p3 when (or_ln66_7_fu_2605_p2(0) = '1') else 
        trunc_ln66_1_fu_2499_p4;
    result_pack_i_2_fu_2923_p3 <= 
        select_ln66_4_fu_2909_p3 when (or_ln66_11_fu_2917_p2(0) = '1') else 
        trunc_ln66_2_fu_2811_p4;
    result_pack_i_3_fu_3235_p3 <= 
        select_ln66_6_fu_3221_p3 when (or_ln66_15_fu_3229_p2(0) = '1') else 
        trunc_ln66_3_fu_3123_p4;
    result_pack_i_fu_2299_p3 <= 
        select_ln66_fu_2285_p3 when (or_ln66_3_fu_2293_p2(0) = '1') else 
        trunc_ln2_fu_2187_p4;
    result_pack_q_1_fu_2739_p3 <= 
        select_ln67_2_fu_2725_p3 when (or_ln67_7_fu_2733_p2(0) = '1') else 
        trunc_ln67_1_fu_2627_p4;
    result_pack_q_2_fu_3051_p3 <= 
        select_ln67_4_fu_3037_p3 when (or_ln67_11_fu_3045_p2(0) = '1') else 
        trunc_ln67_2_fu_2939_p4;
    result_pack_q_3_fu_3363_p3 <= 
        select_ln67_6_fu_3349_p3 when (or_ln67_15_fu_3357_p2(0) = '1') else 
        trunc_ln67_3_fu_3251_p4;
    result_pack_q_fu_2427_p3 <= 
        select_ln67_fu_2413_p3 when (or_ln67_3_fu_2421_p2(0) = '1') else 
        trunc_ln3_fu_2315_p4;
    sample_i_10_fu_1791_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_11_fu_1818_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_13_fu_1672_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_16_fu_1768_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_1_fu_1303_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_2_fu_1326_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_3_fu_1353_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_5_fu_1476_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_6_fu_1499_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_7_fu_1526_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_9_fu_1622_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_fu_1645_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_10_fu_1864_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_11_fu_1891_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_13_fu_1745_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_16_fu_1841_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_1_fu_1376_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_2_fu_1399_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_3_fu_1426_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_5_fu_1549_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_6_fu_1572_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_7_fu_1599_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_9_fu_1695_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_fu_1718_p9 <= "XXXXXXXXXXXXXXXX";
    select_ln51_fu_1002_p3 <= 
        add_ln51_fu_990_p2 when (icmp_ln51_fu_996_p2(0) = '1') else 
        ap_const_lv11_0;
    select_ln66_2_fu_2597_p3 <= 
        ap_const_lv16_7FFF when (and_ln66_2_fu_2545_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln66_4_fu_2909_p3 <= 
        ap_const_lv16_7FFF when (and_ln66_4_fu_2857_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln66_6_fu_3221_p3 <= 
        ap_const_lv16_7FFF when (and_ln66_6_fu_3169_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln66_fu_2285_p3 <= 
        ap_const_lv16_7FFF when (and_ln66_fu_2233_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln67_2_fu_2725_p3 <= 
        ap_const_lv16_7FFF when (and_ln67_2_fu_2673_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln67_4_fu_3037_p3 <= 
        ap_const_lv16_7FFF when (and_ln67_4_fu_2985_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln67_6_fu_3349_p3 <= 
        ap_const_lv16_7FFF when (and_ln67_6_fu_3297_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln67_fu_2413_p3 <= 
        ap_const_lv16_7FFF when (and_ln67_fu_2361_p2(0) = '1') else 
        ap_const_lv16_8001;
        sext_ln60_fu_963_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln31_fu_905_p2),12));

        sext_ln62_13_fu_2152_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln62_1_fu_2145_p3),40));

        sext_ln62_18_fu_2442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_i_2_fu_2435_p3),40));

        sext_ln62_1_fu_1944_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w_reg_3902_pp0_iter3_reg),32));

        sext_ln62_23_fu_2464_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln62_3_fu_2457_p3),40));

        sext_ln62_24_fu_2754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_i_4_fu_2747_p3),40));

        sext_ln62_25_fu_2776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln62_5_fu_2769_p3),40));

        sext_ln62_26_fu_3066_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_i_6_fu_3059_p3),40));

        sext_ln62_27_fu_3088_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln62_7_fu_3081_p3),40));

        sext_ln62_2_fu_1914_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w_1_reg_3907),32));

        sext_ln62_3_fu_1299_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w_2_fu_1272_p13),32));

        sext_ln62_7_fu_2051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w_3_reg_3954_pp0_iter4_reg),32));

        sext_ln62_8_fu_2130_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_i_1_fu_2123_p3),40));

        sext_ln63_14_fu_2453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_q_2_fu_2446_p3),40));

        sext_ln63_19_fu_2481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln63_3_fu_2474_p3),40));

        sext_ln63_20_fu_2765_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_q_4_fu_2758_p3),40));

        sext_ln63_21_fu_2793_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln63_5_fu_2786_p3),40));

        sext_ln63_22_fu_3077_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_q_6_fu_3070_p3),40));

        sext_ln63_23_fu_3105_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln63_7_fu_3098_p3),40));

        sext_ln63_4_fu_2141_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_q_1_fu_2134_p3),40));

        sext_ln63_9_fu_2169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln63_1_fu_2162_p3),40));

    shl_ln62_1_fu_2145_p3 <= (mul_ln62_3_reg_4151 & ap_const_lv6_0);
    shl_ln62_3_fu_2457_p3 <= (mul_ln62_7_reg_4171 & ap_const_lv6_0);
    shl_ln62_5_fu_2769_p3 <= (mul_ln62_11_reg_4191 & ap_const_lv6_0);
    shl_ln62_7_fu_3081_p3 <= (mul_ln62_15_reg_4211 & ap_const_lv6_0);
    shl_ln63_1_fu_2162_p3 <= (mul_ln63_3_reg_4156 & ap_const_lv6_0);
    shl_ln63_3_fu_2474_p3 <= (mul_ln63_7_reg_4176 & ap_const_lv6_0);
    shl_ln63_5_fu_2786_p3 <= (mul_ln63_11_reg_4196 & ap_const_lv6_0);
    shl_ln63_7_fu_3098_p3 <= (mul_ln63_15_reg_4216 & ap_const_lv6_0);

    stream_compute_to_fft_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, stream_compute_to_fft_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            stream_compute_to_fft_blk_n <= stream_compute_to_fft_full_n;
        else 
            stream_compute_to_fft_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_compute_to_fft_din <= (((((((result_pack_q_3_reg_4256 & result_pack_i_3_reg_4251) & result_pack_q_2_reg_4246) & result_pack_i_2_reg_4241) & result_pack_q_1_reg_4236) & result_pack_i_1_reg_4231) & result_pack_q_reg_4226) & result_pack_i_reg_4221);

    stream_compute_to_fft_write_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            stream_compute_to_fft_write <= ap_const_logic_1;
        else 
            stream_compute_to_fft_write <= ap_const_logic_0;
        end if; 
    end process;


    stream_read_to_compute_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, stream_read_to_compute_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream_read_to_compute_blk_n <= stream_read_to_compute_empty_n;
        else 
            stream_read_to_compute_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_read_to_compute_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream_read_to_compute_read <= ap_const_logic_1;
        else 
            stream_read_to_compute_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_2957_p4 <= acc_q_5_fu_2797_p2(39 downto 37);
    tmp_11_fu_3003_p4 <= acc_q_5_fu_2797_p2(35 downto 21);
    tmp_12_fu_1064_p4 <= phi_mul352_fu_244(21 downto 14);
    tmp_13_fu_3187_p4 <= acc_i_7_fu_3092_p2(35 downto 21);
    tmp_15_fu_3315_p4 <= acc_q_7_fu_3109_p2(35 downto 21);
    tmp_16_fu_3141_p4 <= acc_i_7_fu_3092_p2(39 downto 37);
    tmp_17_fu_3269_p4 <= acc_q_7_fu_3109_p2(39 downto 37);
    tmp_1_fu_2875_p4 <= acc_i_5_fu_2780_p2(35 downto 21);
    tmp_24_fu_2179_p3 <= acc_i_fu_2156_p2(39 downto 39);
    tmp_25_fu_2197_p3 <= acc_i_fu_2156_p2(36 downto 36);
    tmp_26_fu_2307_p3 <= acc_q_fu_2173_p2(39 downto 39);
    tmp_27_fu_2325_p3 <= acc_q_fu_2173_p2(36 downto 36);
    tmp_28_fu_2491_p3 <= acc_i_3_fu_2468_p2(39 downto 39);
    tmp_29_fu_2509_p3 <= acc_i_3_fu_2468_p2(36 downto 36);
    tmp_2_fu_2251_p4 <= acc_i_fu_2156_p2(35 downto 21);
    tmp_30_fu_2619_p3 <= acc_q_3_fu_2485_p2(39 downto 39);
    tmp_31_fu_2637_p3 <= acc_q_3_fu_2485_p2(36 downto 36);
    tmp_32_fu_2803_p3 <= acc_i_5_fu_2780_p2(39 downto 39);
    tmp_33_fu_2821_p3 <= acc_i_5_fu_2780_p2(36 downto 36);
    tmp_34_fu_2931_p3 <= acc_q_5_fu_2797_p2(39 downto 39);
    tmp_35_fu_2949_p3 <= acc_q_5_fu_2797_p2(36 downto 36);
    tmp_36_fu_3115_p3 <= acc_i_7_fu_3092_p2(39 downto 39);
    tmp_37_fu_3133_p3 <= acc_i_7_fu_3092_p2(36 downto 36);
    tmp_38_fu_3243_p3 <= acc_q_7_fu_3109_p2(39 downto 39);
    tmp_39_fu_3261_p3 <= acc_q_7_fu_3109_p2(36 downto 36);
    tmp_3_fu_2333_p4 <= acc_q_fu_2173_p2(39 downto 37);
    tmp_4_fu_2379_p4 <= acc_q_fu_2173_p2(35 downto 21);
    tmp_5_fu_2517_p4 <= acc_i_3_fu_2468_p2(39 downto 37);
    tmp_6_fu_2563_p4 <= acc_i_3_fu_2468_p2(35 downto 21);
    tmp_7_fu_2645_p4 <= acc_q_3_fu_2485_p2(39 downto 37);
    tmp_8_fu_2691_p4 <= acc_q_3_fu_2485_p2(35 downto 21);
    tmp_9_fu_2829_p4 <= acc_i_5_fu_2780_p2(39 downto 37);
    tmp_s_fu_2205_p4 <= acc_i_fu_2156_p2(39 downto 37);
    trunc_ln2_fu_2187_p4 <= acc_i_fu_2156_p2(36 downto 21);
    trunc_ln31_fu_919_p1 <= ap_sig_allocacmp_phi_urem354_load(3 - 1 downto 0);
    trunc_ln3_fu_2315_p4 <= acc_q_fu_2173_p2(36 downto 21);
    trunc_ln66_1_fu_2499_p4 <= acc_i_3_fu_2468_p2(36 downto 21);
    trunc_ln66_2_fu_2811_p4 <= acc_i_5_fu_2780_p2(36 downto 21);
    trunc_ln66_3_fu_3123_p4 <= acc_i_7_fu_3092_p2(36 downto 21);
    trunc_ln67_1_fu_2627_p4 <= acc_q_3_fu_2485_p2(36 downto 21);
    trunc_ln67_2_fu_2939_p4 <= acc_q_5_fu_2797_p2(36 downto 21);
    trunc_ln67_3_fu_3251_p4 <= acc_q_7_fu_3109_p2(36 downto 21);
    w_1_fu_1245_p11 <= "XXXXXXXXXXXXXXXX";
    w_2_fu_1272_p11 <= "XXXXXXXXXXXXXXXX";
    w_3_fu_1449_p11 <= "XXXXXXXXXXXXXXXX";
    w_fu_1218_p11 <= "XXXXXXXXXXXXXXXX";
    write_bank_idx_load_read_reg_3542 <= write_bank_idx_load;
    xor_ln31_fu_905_p2 <= (ap_sig_allocacmp_k_1 xor ap_const_lv11_400);
    xor_ln66_1_fu_2239_p2 <= (tmp_25_fu_2197_p3 xor ap_const_lv1_1);
    xor_ln66_2_fu_2539_p2 <= (tmp_28_fu_2491_p3 xor ap_const_lv1_1);
    xor_ln66_3_fu_2551_p2 <= (tmp_29_fu_2509_p3 xor ap_const_lv1_1);
    xor_ln66_4_fu_2851_p2 <= (tmp_32_fu_2803_p3 xor ap_const_lv1_1);
    xor_ln66_5_fu_2863_p2 <= (tmp_33_fu_2821_p3 xor ap_const_lv1_1);
    xor_ln66_6_fu_3163_p2 <= (tmp_36_fu_3115_p3 xor ap_const_lv1_1);
    xor_ln66_7_fu_3175_p2 <= (tmp_37_fu_3133_p3 xor ap_const_lv1_1);
    xor_ln66_fu_2227_p2 <= (tmp_24_fu_2179_p3 xor ap_const_lv1_1);
    xor_ln67_1_fu_2367_p2 <= (tmp_27_fu_2325_p3 xor ap_const_lv1_1);
    xor_ln67_2_fu_2667_p2 <= (tmp_30_fu_2619_p3 xor ap_const_lv1_1);
    xor_ln67_3_fu_2679_p2 <= (tmp_31_fu_2637_p3 xor ap_const_lv1_1);
    xor_ln67_4_fu_2979_p2 <= (tmp_34_fu_2931_p3 xor ap_const_lv1_1);
    xor_ln67_5_fu_2991_p2 <= (tmp_35_fu_2949_p3 xor ap_const_lv1_1);
    xor_ln67_6_fu_3291_p2 <= (tmp_38_fu_3243_p3 xor ap_const_lv1_1);
    xor_ln67_7_fu_3303_p2 <= (tmp_39_fu_3261_p3 xor ap_const_lv1_1);
    xor_ln67_fu_2355_p2 <= (tmp_26_fu_2307_p3 xor ap_const_lv1_1);
    zext_ln31_1_fu_1074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1064_p4),64));
    zext_ln31_fu_1023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_1_reg_3570),64));
    zext_ln60_1_fu_1197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_reg_3592),64));
    zext_ln60_2_fu_1205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_3597),64));
    zext_ln60_4_cast_fu_911_p3 <= (ap_const_lv1_1 & ap_sig_allocacmp_k_1);
    zext_ln60_fu_1189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_reg_3587),64));
end behav;
