//
// File created by:  irun
// Do not modify this file

s1::(04Feb2023:18:52:32):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2020/sim/tb_term.sv +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2020/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s2::(04Feb2023:18:52:54):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2020/sim/tb_term.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2020/src/def.v /home/YuChengWang/Verilog_pratice/2023_Winter/2020/src/SME.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2020/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s3::(04Feb2023:18:58:07):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2020/sim/tb_term.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2020/src/def.v /home/YuChengWang/Verilog_pratice/2023_Winter/2020/src/SME.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2020/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s4::(04Feb2023:18:59:12):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2020/sim/tb_term.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2020/src/def.v /home/YuChengWang/Verilog_pratice/2023_Winter/2020/src/SME.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2020/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" )
s5::(04Feb2023:19:06:25):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2020/sim/tb_term.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2020/syn/SME_syn.v -sv /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/Verilog_pratice/2023_Winter/2020/syn/SME_syn.sdf" )
