// Seed: 1361151647
module module_0 (
    output supply0 id_0,
    input wire id_1,
    output tri0 id_2,
    input wire id_3,
    input supply1 id_4,
    output tri1 id_5
);
  parameter id_7 = ~((1));
  wire id_8;
  assign id_5 = 1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_0  = 32'd19,
    parameter id_12 = 32'd99,
    parameter id_13 = 32'd21,
    parameter id_19 = 32'd4,
    parameter id_2  = 32'd39,
    parameter id_7  = 32'd11
) (
    input wor _id_0,
    output tri0 id_1,
    input tri1 _id_2,
    input wand id_3,
    input supply0 id_4,
    input wire id_5,
    input supply1 id_6,
    input uwire _id_7,
    output wand id_8,
    output wor id_9
    , id_16,
    input uwire id_10,
    output supply0 id_11,
    input tri0 _id_12,
    input tri0 _id_13,
    input uwire id_14
);
  wire id_17;
  tri0 id_18;
  assign id_16 = -1'b0;
  logic _id_19;
  wire id_20, id_21;
  logic id_22;
  logic [id_12 : id_13] id_23;
  wire [id_0 : (  1  )] id_24;
  wire id_25;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_8,
      id_4,
      id_10,
      id_8
  );
  wire [-1  ==  id_2  (  id_7  ,  id_19  ) : 1  &  -1  &  -1] id_26;
  wire id_27;
  ;
  assign id_18 = {-1, 1};
  logic [id_0  &  1 : -1] id_28;
endmodule
