
Atmega32_Drivers.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000003a8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000004  00800060  000003a8  0000043c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000005  00800064  00800064  00000440  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000440  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000470  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000150  00000000  00000000  000004ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001097  00000000  00000000  000005fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000098e  00000000  00000000  00001693  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b89  00000000  00000000  00002021  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000344  00000000  00000000  00002bac  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000635  00000000  00000000  00002ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000856  00000000  00000000  00003525  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000110  00000000  00000000  00003d7b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 31 00 	jmp	0x62	; 0x62 <__ctors_end>
   4:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
   8:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
   c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  10:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  14:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  18:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  1c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  20:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  24:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  28:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  2c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  30:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  34:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__vector_13>
  38:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  3c:	0c 94 39 01 	jmp	0x272	; 0x272 <__vector_15>
  40:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  44:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  48:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  4c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  50:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  54:	e0 00       	.word	0x00e0	; ????
  56:	e7 00       	.word	0x00e7	; ????
  58:	ee 00       	.word	0x00ee	; ????
  5a:	f5 00       	.word	0x00f5	; ????
  5c:	fc 00       	.word	0x00fc	; ????
  5e:	06 01       	movw	r0, r12
  60:	0f 01       	movw	r0, r30

00000062 <__ctors_end>:
  62:	11 24       	eor	r1, r1
  64:	1f be       	out	0x3f, r1	; 63
  66:	cf e5       	ldi	r28, 0x5F	; 95
  68:	d8 e0       	ldi	r29, 0x08	; 8
  6a:	de bf       	out	0x3e, r29	; 62
  6c:	cd bf       	out	0x3d, r28	; 61

0000006e <__do_copy_data>:
  6e:	10 e0       	ldi	r17, 0x00	; 0
  70:	a0 e6       	ldi	r26, 0x60	; 96
  72:	b0 e0       	ldi	r27, 0x00	; 0
  74:	e8 ea       	ldi	r30, 0xA8	; 168
  76:	f3 e0       	ldi	r31, 0x03	; 3
  78:	02 c0       	rjmp	.+4      	; 0x7e <__do_copy_data+0x10>
  7a:	05 90       	lpm	r0, Z+
  7c:	0d 92       	st	X+, r0
  7e:	a4 36       	cpi	r26, 0x64	; 100
  80:	b1 07       	cpc	r27, r17
  82:	d9 f7       	brne	.-10     	; 0x7a <__do_copy_data+0xc>

00000084 <__do_clear_bss>:
  84:	20 e0       	ldi	r18, 0x00	; 0
  86:	a4 e6       	ldi	r26, 0x64	; 100
  88:	b0 e0       	ldi	r27, 0x00	; 0
  8a:	01 c0       	rjmp	.+2      	; 0x8e <.do_clear_bss_start>

0000008c <.do_clear_bss_loop>:
  8c:	1d 92       	st	X+, r1

0000008e <.do_clear_bss_start>:
  8e:	a9 36       	cpi	r26, 0x69	; 105
  90:	b2 07       	cpc	r27, r18
  92:	e1 f7       	brne	.-8      	; 0x8c <.do_clear_bss_loop>
  94:	0e 94 ba 00 	call	0x174	; 0x174 <main>
  98:	0c 94 d2 01 	jmp	0x3a4	; 0x3a4 <_exit>

0000009c <__bad_interrupt>:
  9c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a0 <LCD_lcd_kick>:
	LCD_Send_A_Command(LCD_FUNCTION_4BIT_2LINES);
	#endif // Eight_Bit_Mode	
	
	LCD_Send_A_Command(LCD_ENTRY_MODE);
	LCD_Send_A_Command(LCD_BEGIN_AT_FIRST_RAW);
	LCD_Send_A_Command(LCD_DISP_ON_CURSOR_BLINK);//turns on the display, the cursor and makes the cursor blink.
  a0:	88 b3       	in	r24, 0x18	; 24
  a2:	87 7f       	andi	r24, 0xF7	; 247
  a4:	88 bb       	out	0x18, r24	; 24
  a6:	83 ed       	ldi	r24, 0xD3	; 211
  a8:	90 e3       	ldi	r25, 0x30	; 48
  aa:	01 97       	sbiw	r24, 0x01	; 1
  ac:	f1 f7       	brne	.-4      	; 0xaa <LCD_lcd_kick+0xa>
  ae:	00 c0       	rjmp	.+0      	; 0xb0 <LCD_lcd_kick+0x10>
  b0:	00 00       	nop
  b2:	88 b3       	in	r24, 0x18	; 24
  b4:	88 60       	ori	r24, 0x08	; 8
  b6:	88 bb       	out	0x18, r24	; 24
  b8:	08 95       	ret

000000ba <LCD_Send_A_Command>:
  ba:	cf 93       	push	r28
  bc:	c8 2f       	mov	r28, r24
  be:	8b b3       	in	r24, 0x1b	; 27
  c0:	8f 70       	andi	r24, 0x0F	; 15
  c2:	9c 2f       	mov	r25, r28
  c4:	90 7f       	andi	r25, 0xF0	; 240
  c6:	89 2b       	or	r24, r25
  c8:	8b bb       	out	0x1b, r24	; 27
  ca:	88 b3       	in	r24, 0x18	; 24
  cc:	89 7f       	andi	r24, 0xF9	; 249
  ce:	88 bb       	out	0x18, r24	; 24
  d0:	0e 94 50 00 	call	0xa0	; 0xa0 <LCD_lcd_kick>
  d4:	87 ea       	ldi	r24, 0xA7	; 167
  d6:	91 e6       	ldi	r25, 0x61	; 97
  d8:	01 97       	sbiw	r24, 0x01	; 1
  da:	f1 f7       	brne	.-4      	; 0xd8 <LCD_Send_A_Command+0x1e>
  dc:	00 c0       	rjmp	.+0      	; 0xde <LCD_Send_A_Command+0x24>
  de:	00 00       	nop
  e0:	2b b3       	in	r18, 0x1b	; 27
  e2:	30 e1       	ldi	r19, 0x10	; 16
  e4:	c3 9f       	mul	r28, r19
  e6:	c0 01       	movw	r24, r0
  e8:	11 24       	eor	r1, r1
  ea:	92 2f       	mov	r25, r18
  ec:	9f 70       	andi	r25, 0x0F	; 15
  ee:	89 2b       	or	r24, r25
  f0:	8b bb       	out	0x1b, r24	; 27
  f2:	88 b3       	in	r24, 0x18	; 24
  f4:	89 7f       	andi	r24, 0xF9	; 249
  f6:	88 bb       	out	0x18, r24	; 24
  f8:	0e 94 50 00 	call	0xa0	; 0xa0 <LCD_lcd_kick>
  fc:	cf 91       	pop	r28
  fe:	08 95       	ret

00000100 <LCD_GOTO_XY>:
 100:	cf 93       	push	r28
 102:	df 93       	push	r29
 104:	c8 2f       	mov	r28, r24
 106:	d6 2f       	mov	r29, r22
 108:	81 30       	cpi	r24, 0x01	; 1
 10a:	31 f4       	brne	.+12     	; 0x118 <LCD_GOTO_XY+0x18>
 10c:	60 31       	cpi	r22, 0x10	; 16
 10e:	20 f4       	brcc	.+8      	; 0x118 <LCD_GOTO_XY+0x18>
 110:	80 e8       	ldi	r24, 0x80	; 128
 112:	86 0f       	add	r24, r22
 114:	0e 94 5d 00 	call	0xba	; 0xba <LCD_Send_A_Command>
 118:	c2 30       	cpi	r28, 0x02	; 2
 11a:	31 f4       	brne	.+12     	; 0x128 <LCD_GOTO_XY+0x28>
 11c:	d0 31       	cpi	r29, 0x10	; 16
 11e:	20 f4       	brcc	.+8      	; 0x128 <LCD_GOTO_XY+0x28>
 120:	80 ec       	ldi	r24, 0xC0	; 192
 122:	8d 0f       	add	r24, r29
 124:	0e 94 5d 00 	call	0xba	; 0xba <LCD_Send_A_Command>
 128:	df 91       	pop	r29
 12a:	cf 91       	pop	r28
 12c:	08 95       	ret

0000012e <LCD_Send_A_Character>:
		LCD_PORT = (LCD_PORT & 0x0F) | (command << 4);
		LCD_Control &= ~ ((1<<RW_SWITCH)|(1<<RS_SWITCH));
		LCD_lcd_kick();
	#endif	
}
void LCD_Send_A_Character(unsigned char character){//writes a character to the LCD display.
 12e:	cf 93       	push	r28
 130:	c8 2f       	mov	r28, r24
	_delay_ms(1);
	LCD_lcd_kick();
	#endif // Eight_Bit_Mode
	
    #ifdef Four_Bit_Mode
	LCD_PORT = (LCD_PORT & 0x0F) | (character & 0xF0);
 132:	8b b3       	in	r24, 0x1b	; 27
 134:	8f 70       	andi	r24, 0x0F	; 15
 136:	9c 2f       	mov	r25, r28
 138:	90 7f       	andi	r25, 0xF0	; 240
 13a:	89 2b       	or	r24, r25
 13c:	8b bb       	out	0x1b, r24	; 27
	LCD_Control |= (1<<RS_SWITCH); //turn RS ON for Data mode.
 13e:	88 b3       	in	r24, 0x18	; 24
 140:	82 60       	ori	r24, 0x02	; 2
 142:	88 bb       	out	0x18, r24	; 24
	LCD_Control &= ~(1<<RW_SWITCH);//turn RW off so you can write.
 144:	88 b3       	in	r24, 0x18	; 24
 146:	8b 7f       	andi	r24, 0xFB	; 251
 148:	88 bb       	out	0x18, r24	; 24
	LCD_lcd_kick ();
 14a:	0e 94 50 00 	call	0xa0	; 0xa0 <LCD_lcd_kick>
	LCD_PORT = (LCD_PORT & 0x0F) | (character << 4);
 14e:	2b b3       	in	r18, 0x1b	; 27
 150:	30 e1       	ldi	r19, 0x10	; 16
 152:	c3 9f       	mul	r28, r19
 154:	c0 01       	movw	r24, r0
 156:	11 24       	eor	r1, r1
 158:	92 2f       	mov	r25, r18
 15a:	9f 70       	andi	r25, 0x0F	; 15
 15c:	89 2b       	or	r24, r25
 15e:	8b bb       	out	0x1b, r24	; 27
	LCD_Control |= (1<<RS_SWITCH); //turn RS ON for Data mode.
 160:	88 b3       	in	r24, 0x18	; 24
 162:	82 60       	ori	r24, 0x02	; 2
 164:	88 bb       	out	0x18, r24	; 24
	LCD_Control &= ~ (1<<RW_SWITCH);//turn RW off so you can write.
 166:	88 b3       	in	r24, 0x18	; 24
 168:	8b 7f       	andi	r24, 0xFB	; 251
 16a:	88 bb       	out	0x18, r24	; 24
	LCD_lcd_kick();
 16c:	0e 94 50 00 	call	0xa0	; 0xa0 <LCD_lcd_kick>
	#endif
	}
 170:	cf 91       	pop	r28
 172:	08 95       	ret

00000174 <main>:
#define SCK 7

int main(void)	
{
		/* Set MOSI, SCK and SS output, all others input */
		DDRB |= (1<<MOSI)|(1<<SCK)|(1<<SS);
 174:	87 b3       	in	r24, 0x17	; 23
 176:	80 6b       	ori	r24, 0xB0	; 176
 178:	87 bb       	out	0x17, r24	; 23
		/* Set MISO input */
		DDRB &= ~(1<<MISO);
 17a:	87 b3       	in	r24, 0x17	; 23
 17c:	8f 7b       	andi	r24, 0xBF	; 191
 17e:	87 bb       	out	0x17, r24	; 23
			unsigned char ch = 0;
	DDRA = 0xFF;
 180:	8f ef       	ldi	r24, 0xFF	; 255
 182:	8a bb       	out	0x1a, r24	; 26
	Spi_init(1);
 184:	81 e0       	ldi	r24, 0x01	; 1
 186:	90 e0       	ldi	r25, 0x00	; 0
 188:	0e 94 19 01 	call	0x232	; 0x232 <Spi_init>
	
		for (ch = 0; ch <= 255; ch++)
 18c:	c0 e0       	ldi	r28, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 18e:	2f e3       	ldi	r18, 0x3F	; 63
 190:	8d e0       	ldi	r24, 0x0D	; 13
 192:	93 e0       	ldi	r25, 0x03	; 3
 194:	21 50       	subi	r18, 0x01	; 1
 196:	80 40       	sbci	r24, 0x00	; 0
 198:	90 40       	sbci	r25, 0x00	; 0
 19a:	e1 f7       	brne	.-8      	; 0x194 <main+0x20>
 19c:	00 c0       	rjmp	.+0      	; 0x19e <main+0x2a>
 19e:	00 00       	nop
		{
			_delay_ms(1000);
			PORTA = SPI_Transmit_Recieve(ch);
 1a0:	8c 2f       	mov	r24, r28
 1a2:	90 e0       	ldi	r25, 0x00	; 0
 1a4:	0e 94 2c 01 	call	0x258	; 0x258 <SPI_Transmit_Recieve>
 1a8:	8b bb       	out	0x1b, r24	; 27
		DDRB &= ~(1<<MISO);
			unsigned char ch = 0;
	DDRA = 0xFF;
	Spi_init(1);
	
		for (ch = 0; ch <= 255; ch++)
 1aa:	cf 5f       	subi	r28, 0xFF	; 255
 1ac:	f0 cf       	rjmp	.-32     	; 0x18e <main+0x1a>

000001ae <speed_init>:
	speed_init(Divides_By_4);
	
}

void speed_init(enum speed s){
	switch (s){
 1ae:	90 e0       	ldi	r25, 0x00	; 0
 1b0:	87 30       	cpi	r24, 0x07	; 7
 1b2:	91 05       	cpc	r25, r1
 1b4:	e8 f5       	brcc	.+122    	; 0x230 <speed_init+0x82>
 1b6:	fc 01       	movw	r30, r24
 1b8:	e6 5d       	subi	r30, 0xD6	; 214
 1ba:	ff 4f       	sbci	r31, 0xFF	; 255
 1bc:	0c 94 cc 01 	jmp	0x398	; 0x398 <__tablejump2__>
	case 0:
	SPCR &=(~(1<<SPR0));
 1c0:	8d b1       	in	r24, 0x0d	; 13
 1c2:	8e 7f       	andi	r24, 0xFE	; 254
 1c4:	8d b9       	out	0x0d, r24	; 13
	SPCR &=(~(1<<SPR1));
 1c6:	8d b1       	in	r24, 0x0d	; 13
 1c8:	8d 7f       	andi	r24, 0xFD	; 253
 1ca:	8d b9       	out	0x0d, r24	; 13
	break;
 1cc:	08 95       	ret
	case 1:	
	SPCR |=((1<<SPR0));
 1ce:	8d b1       	in	r24, 0x0d	; 13
 1d0:	81 60       	ori	r24, 0x01	; 1
 1d2:	8d b9       	out	0x0d, r24	; 13
	SPCR &=(~(1<<SPR1));
 1d4:	8d b1       	in	r24, 0x0d	; 13
 1d6:	8d 7f       	andi	r24, 0xFD	; 253
 1d8:	8d b9       	out	0x0d, r24	; 13
	break;
 1da:	08 95       	ret
	case 2:
	SPCR |=((1<<SPR1));
 1dc:	8d b1       	in	r24, 0x0d	; 13
 1de:	82 60       	ori	r24, 0x02	; 2
 1e0:	8d b9       	out	0x0d, r24	; 13
	SPCR &=(~(1<<SPR0));
 1e2:	8d b1       	in	r24, 0x0d	; 13
 1e4:	8e 7f       	andi	r24, 0xFE	; 254
 1e6:	8d b9       	out	0x0d, r24	; 13
	break;
 1e8:	08 95       	ret
	case 3:
	SPCR |=((1<<SPR1));
 1ea:	8d b1       	in	r24, 0x0d	; 13
 1ec:	82 60       	ori	r24, 0x02	; 2
 1ee:	8d b9       	out	0x0d, r24	; 13
	SPCR |=((1<<SPR0));
 1f0:	8d b1       	in	r24, 0x0d	; 13
 1f2:	81 60       	ori	r24, 0x01	; 1
 1f4:	8d b9       	out	0x0d, r24	; 13
	break;
 1f6:	08 95       	ret
	case 4:
	SPCR &=(~(1<<SPR0));
 1f8:	8d b1       	in	r24, 0x0d	; 13
 1fa:	8e 7f       	andi	r24, 0xFE	; 254
 1fc:	8d b9       	out	0x0d, r24	; 13
	SPCR &=(~(1<<SPR1));
 1fe:	8d b1       	in	r24, 0x0d	; 13
 200:	8d 7f       	andi	r24, 0xFD	; 253
 202:	8d b9       	out	0x0d, r24	; 13
	SPSR |=((1<<SPI2X));
 204:	8e b1       	in	r24, 0x0e	; 14
 206:	81 60       	ori	r24, 0x01	; 1
 208:	8e b9       	out	0x0e, r24	; 14
	break;
 20a:	08 95       	ret
	case 5:
	SPCR |=((1<<SPR0));
 20c:	8d b1       	in	r24, 0x0d	; 13
 20e:	81 60       	ori	r24, 0x01	; 1
 210:	8d b9       	out	0x0d, r24	; 13
	SPCR &=(~(1<<SPR1));
 212:	8d b1       	in	r24, 0x0d	; 13
 214:	8d 7f       	andi	r24, 0xFD	; 253
 216:	8d b9       	out	0x0d, r24	; 13
	SPSR |=((1<<SPI2X));
 218:	8e b1       	in	r24, 0x0e	; 14
 21a:	81 60       	ori	r24, 0x01	; 1
 21c:	8e b9       	out	0x0e, r24	; 14
	case 6:	
	SPCR |=((1<<SPR1));
 21e:	8d b1       	in	r24, 0x0d	; 13
 220:	82 60       	ori	r24, 0x02	; 2
 222:	8d b9       	out	0x0d, r24	; 13
	SPCR &=(~(1<<SPR0));
 224:	8d b1       	in	r24, 0x0d	; 13
 226:	8e 7f       	andi	r24, 0xFE	; 254
 228:	8d b9       	out	0x0d, r24	; 13
	SPSR |=((1<<SPI2X));	
 22a:	8e b1       	in	r24, 0x0e	; 14
 22c:	81 60       	ori	r24, 0x01	; 1
 22e:	8e b9       	out	0x0e, r24	; 14
 230:	08 95       	ret

00000232 <Spi_init>:
 * Created: 3/11/2023 4:13:57 PM
 *  Author: minas
 */ 
#include "C:\Users\minas\Documents\Atmel Studio\7.0\Lesson4_Unit7_Drivers\Lesson4_Unit7_Drivers\MCAL\Include\SPI.h"
void Spi_init(uint8_t Mode){
	if(Mode ==1){
 232:	81 30       	cpi	r24, 0x01	; 1
 234:	39 f4       	brne	.+14     	; 0x244 <Spi_init+0x12>
	SPCR |=(1<<MSTR);//emable master
 236:	8d b1       	in	r24, 0x0d	; 13
 238:	80 61       	ori	r24, 0x10	; 16
 23a:	8d b9       	out	0x0d, r24	; 13
	
	/*• Bit 3 – CPOL: Clock Polarity
	When this bit is written to one, SCK is high when idle. When CPOL is written to zero, SCK is low
	when idle*/
	SPCR &=(~(1<<CPOL));	
 23c:	8d b1       	in	r24, 0x0d	; 13
 23e:	87 7f       	andi	r24, 0xF7	; 247
 240:	8d b9       	out	0x0d, r24	; 13
 242:	03 c0       	rjmp	.+6      	; 0x24a <Spi_init+0x18>
	}else{
		SPCR &=(~(1<<MSTR)); //enable slave
 244:	8d b1       	in	r24, 0x0d	; 13
 246:	8f 7e       	andi	r24, 0xEF	; 239
 248:	8d b9       	out	0x0d, r24	; 13
	}
	SPCR |=(1<<SPE);//enable spi
 24a:	8d b1       	in	r24, 0x0d	; 13
 24c:	80 64       	ori	r24, 0x40	; 64
 24e:	8d b9       	out	0x0d, r24	; 13
	//Speed =2MHZ-->8/4=2MHz === SPR0&SPR1=0.
	speed_init(Divides_By_4);
 250:	80 e0       	ldi	r24, 0x00	; 0
 252:	0e 94 d7 00 	call	0x1ae	; 0x1ae <speed_init>
 256:	08 95       	ret

00000258 <SPI_Transmit_Recieve>:
	}
	
uint8_t SPI_Transmit_Recieve(uint8_t Data)
{
	/* Start transmission */
	SPDR = Data;
 258:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete .
	The SPIF (SPI Interrupt Flag) bit in the SPI Status Register (SPSR) is set to 1 after a data transfer is completed on the SPI interface.*/
	while(!(SPSR & (1<<SPIF)));
 25a:	77 9b       	sbis	0x0e, 7	; 14
 25c:	fe cf       	rjmp	.-4      	; 0x25a <SPI_Transmit_Recieve+0x2>
	return SPDR;
 25e:	8f b1       	in	r24, 0x0f	; 15
 260:	08 95       	ret

00000262 <Send_NoBlock>:

void UART_Receive_String_Asyn(void){
	if (flag_receive ==1){
		flag_receive=0;
		RX_STR=data;
		UartRX_Interrupt_Enable();
 262:	8c b9       	out	0x0c, r24	; 12
 264:	08 95       	ret

00000266 <Receive_NoBlock>:
 266:	8c b1       	in	r24, 0x0c	; 12
 268:	08 95       	ret

0000026a <UartRX_Interrupt_Disable>:
 26a:	8a b1       	in	r24, 0x0a	; 10
 26c:	8f 77       	andi	r24, 0x7F	; 127
 26e:	8a b9       	out	0x0a, r24	; 10
 270:	08 95       	ret

00000272 <__vector_15>:
}

//if UDR Transimeted then flag will be on

ISR(USART_TXC_vect)
{
 272:	1f 92       	push	r1
 274:	0f 92       	push	r0
 276:	0f b6       	in	r0, 0x3f	; 63
 278:	0f 92       	push	r0
 27a:	11 24       	eor	r1, r1
 27c:	2f 93       	push	r18
 27e:	3f 93       	push	r19
 280:	4f 93       	push	r20
 282:	5f 93       	push	r21
 284:	6f 93       	push	r22
 286:	7f 93       	push	r23
 288:	8f 93       	push	r24
 28a:	9f 93       	push	r25
 28c:	af 93       	push	r26
 28e:	bf 93       	push	r27
 290:	ef 93       	push	r30
 292:	ff 93       	push	r31
	// USART transmission complete interrupt handler
	// Perform some additional processing or initiate another transmission
	static uint8_t i =1;
	if (TX_STR[i] !=0)
 294:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 298:	e0 91 67 00 	lds	r30, 0x0067	; 0x800067 <TX_STR>
 29c:	f0 91 68 00 	lds	r31, 0x0068	; 0x800068 <TX_STR+0x1>
 2a0:	e8 0f       	add	r30, r24
 2a2:	f1 1d       	adc	r31, r1
 2a4:	80 81       	ld	r24, Z
 2a6:	88 23       	and	r24, r24
 2a8:	41 f0       	breq	.+16     	; 0x2ba <__vector_15+0x48>
	{
		Send_NoBlock(TX_STR[i]);
 2aa:	0e 94 31 01 	call	0x262	; 0x262 <Send_NoBlock>
		i++;
 2ae:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 2b2:	8f 5f       	subi	r24, 0xFF	; 255
 2b4:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
 2b8:	05 c0       	rjmp	.+10     	; 0x2c4 <__vector_15+0x52>
	}
	else{
		i=1;
 2ba:	81 e0       	ldi	r24, 0x01	; 1
 2bc:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
		flag_send=1;
 2c0:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <flag_send>
	}
}
 2c4:	ff 91       	pop	r31
 2c6:	ef 91       	pop	r30
 2c8:	bf 91       	pop	r27
 2ca:	af 91       	pop	r26
 2cc:	9f 91       	pop	r25
 2ce:	8f 91       	pop	r24
 2d0:	7f 91       	pop	r23
 2d2:	6f 91       	pop	r22
 2d4:	5f 91       	pop	r21
 2d6:	4f 91       	pop	r20
 2d8:	3f 91       	pop	r19
 2da:	2f 91       	pop	r18
 2dc:	0f 90       	pop	r0
 2de:	0f be       	out	0x3f, r0	; 63
 2e0:	0f 90       	pop	r0
 2e2:	1f 90       	pop	r1
 2e4:	18 95       	reti

000002e6 <__vector_13>:

ISR(USART_RXC_vect){
 2e6:	1f 92       	push	r1
 2e8:	0f 92       	push	r0
 2ea:	0f b6       	in	r0, 0x3f	; 63
 2ec:	0f 92       	push	r0
 2ee:	11 24       	eor	r1, r1
 2f0:	2f 93       	push	r18
 2f2:	3f 93       	push	r19
 2f4:	4f 93       	push	r20
 2f6:	5f 93       	push	r21
 2f8:	6f 93       	push	r22
 2fa:	7f 93       	push	r23
 2fc:	8f 93       	push	r24
 2fe:	9f 93       	push	r25
 300:	af 93       	push	r26
 302:	bf 93       	push	r27
 304:	cf 93       	push	r28
 306:	df 93       	push	r29
 308:	ef 93       	push	r30
 30a:	ff 93       	push	r31
	cli();
 30c:	f8 94       	cli
	static uint8_t i =0;
	RX_STR[i] =Receive_NoBlock();
 30e:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <__data_end>
 312:	c0 91 65 00 	lds	r28, 0x0065	; 0x800065 <RX_STR>
 316:	d0 91 66 00 	lds	r29, 0x0066	; 0x800066 <RX_STR+0x1>
 31a:	c8 0f       	add	r28, r24
 31c:	d1 1d       	adc	r29, r1
 31e:	0e 94 33 01 	call	0x266	; 0x266 <Receive_NoBlock>
 322:	88 83       	st	Y, r24
	LCD_GOTO_XY(2,i);
 324:	60 91 64 00 	lds	r22, 0x0064	; 0x800064 <__data_end>
 328:	82 e0       	ldi	r24, 0x02	; 2
 32a:	0e 94 80 00 	call	0x100	; 0x100 <LCD_GOTO_XY>
	LCD_Send_A_Character(RX_STR[i]);
 32e:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <__data_end>
 332:	e0 91 65 00 	lds	r30, 0x0065	; 0x800065 <RX_STR>
 336:	f0 91 66 00 	lds	r31, 0x0066	; 0x800066 <RX_STR+0x1>
 33a:	e8 0f       	add	r30, r24
 33c:	f1 1d       	adc	r31, r1
 33e:	80 81       	ld	r24, Z
 340:	0e 94 97 00 	call	0x12e	; 0x12e <LCD_Send_A_Character>
	
	if(RX_STR[i] == Default_Stop){
 344:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <__data_end>
 348:	e0 91 65 00 	lds	r30, 0x0065	; 0x800065 <RX_STR>
 34c:	f0 91 66 00 	lds	r31, 0x0066	; 0x800066 <RX_STR+0x1>
 350:	e8 0f       	add	r30, r24
 352:	f1 1d       	adc	r31, r1
 354:	80 81       	ld	r24, Z
 356:	8d 30       	cpi	r24, 0x0D	; 13
 358:	31 f4       	brne	.+12     	; 0x366 <__vector_13+0x80>
		RX_STR[i] = '\0';
 35a:	10 82       	st	Z, r1
		flag_receive=1    ;
 35c:	81 e0       	ldi	r24, 0x01	; 1
 35e:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <flag_receive>
		UartRX_Interrupt_Disable();
 362:	0e 94 35 01 	call	0x26a	; 0x26a <UartRX_Interrupt_Disable>
		
	}
	i++;
 366:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <__data_end>
 36a:	8f 5f       	subi	r24, 0xFF	; 255
 36c:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__data_end>
	sei();
 370:	78 94       	sei
}
 372:	ff 91       	pop	r31
 374:	ef 91       	pop	r30
 376:	df 91       	pop	r29
 378:	cf 91       	pop	r28
 37a:	bf 91       	pop	r27
 37c:	af 91       	pop	r26
 37e:	9f 91       	pop	r25
 380:	8f 91       	pop	r24
 382:	7f 91       	pop	r23
 384:	6f 91       	pop	r22
 386:	5f 91       	pop	r21
 388:	4f 91       	pop	r20
 38a:	3f 91       	pop	r19
 38c:	2f 91       	pop	r18
 38e:	0f 90       	pop	r0
 390:	0f be       	out	0x3f, r0	; 63
 392:	0f 90       	pop	r0
 394:	1f 90       	pop	r1
 396:	18 95       	reti

00000398 <__tablejump2__>:
 398:	ee 0f       	add	r30, r30
 39a:	ff 1f       	adc	r31, r31
 39c:	05 90       	lpm	r0, Z+
 39e:	f4 91       	lpm	r31, Z
 3a0:	e0 2d       	mov	r30, r0
 3a2:	09 94       	ijmp

000003a4 <_exit>:
 3a4:	f8 94       	cli

000003a6 <__stop_program>:
 3a6:	ff cf       	rjmp	.-2      	; 0x3a6 <__stop_program>
