--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml AC.twx AC.ncd -o AC.twr AC.pcf

Design file:              AC.ncd
Physical constraint file: AC.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
cargaAC     |    2.012(R)|    0.253(R)|clk_BUFGP         |   0.000|
entradaAC<0>|    0.184(R)|    0.944(R)|clk_BUFGP         |   0.000|
entradaAC<1>|   -0.114(R)|    1.183(R)|clk_BUFGP         |   0.000|
entradaAC<2>|   -0.325(R)|    1.351(R)|clk_BUFGP         |   0.000|
entradaAC<3>|   -0.127(R)|    1.193(R)|clk_BUFGP         |   0.000|
entradaAC<4>|    0.239(R)|    0.901(R)|clk_BUFGP         |   0.000|
entradaAC<5>|    0.425(R)|    0.753(R)|clk_BUFGP         |   0.000|
entradaAC<6>|    0.276(R)|    0.871(R)|clk_BUFGP         |   0.000|
entradaAC<7>|    0.500(R)|    0.692(R)|clk_BUFGP         |   0.000|
reset       |    2.408(R)|   -0.654(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
saidaAC<0>  |    7.152(R)|clk_BUFGP         |   0.000|
saidaAC<1>  |    7.095(R)|clk_BUFGP         |   0.000|
saidaAC<2>  |    6.859(R)|clk_BUFGP         |   0.000|
saidaAC<3>  |    6.614(R)|clk_BUFGP         |   0.000|
saidaAC<4>  |    6.917(R)|clk_BUFGP         |   0.000|
saidaAC<5>  |    7.096(R)|clk_BUFGP         |   0.000|
saidaAC<6>  |    7.189(R)|clk_BUFGP         |   0.000|
saidaAC<7>  |    7.145(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.450|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 11 15:12:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4487 MB



