<html>
    <head>
        <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
        <title>Examples Results</title>
        <style>
              body {font-family: Arial;}
              h1 {font-size: 18pt; font-weight: bold;}
              h2 {font-size: 16pt; font-weight: bold;}
              h3 {font-size: 14pt; font-weight: bold;}
              h4 {font-size: 12pt; font-weight: bold;}
              h5 {font-size: 11pt; font-weight: bold;}
              p {font-size: 10pt;}
              th {font-size: 9pt; font-weight: bold;}
              td {font-size: 9pt;}
        </style>
    </head>
    <body>
        </p><a name="tocLink">
            <h1><font color="CC092F">Table of Contents</font></h1></a>
            <table style="width:30%" border="1" cellpadding="5">
                <tr bgcolor="#D0D0CE">
                    <th>#</th>
                    <th>Commands</th>
                </tr>
                <tr>
                    <td>0.</td>
                    <td><a href="#SER MDB INFo table">SER MDB INFo table</a></td>
                </tr>
                <tr>
                    <td>1.</td>
                    <td><a href="#SER MDB INFo map">SER MDB INFo map</a></td>
                </tr>
                <tr>
                    <td>2.</td>
                    <td><a href="#SER MDB Read macro=a-1 cluster=7 entry=0">SER MDB Read macro=a-1 cluster=7 entry=0</a></td>
                </tr>
                <tr>
                    <td>3.</td>
                    <td><a href="#SER MDB Read 1 mem=DDHA_MACRO_0_PHYSICAL_ENTRY_BANK block=0 array=7 entry=0">SER MDB Read 1 mem=DDHA_MACRO_0_PHYSICAL_ENTRY_BANK block=0 array=7 entry=0</a></td>
                </tr>
                <tr>
                    <td>4.</td>
                    <td><a href="#SER MDB Read 2 table=ISEM_1">SER MDB Read 2 table=ISEM_1</a></td>
                </tr>
                <tr>
                    <td>5.</td>
                    <td><a href="#SER MDB Write macro=a-1 cluster=7 entry=0 data=0x12345678abcdef">SER MDB Write macro=a-1 cluster=7 entry=0 data=0x12345678abcdef</a></td>
                </tr>
                <tr>
                    <td>6.</td>
                    <td><a href="#SER MDB Write 1 mem=DDHA_MACRO_0_PHYSICAL_ENTRY_BANK block=0 array=7 entry=0 data=0x12345678abcdef ecc=7">SER MDB Write 1 mem=DDHA_MACRO_0_PHYSICAL_ENTRY_BANK block=0 array=7 entry=0 data=0x12345678abcdef ecc=7</a></td>
                </tr>
                <tr>
                    <td>7.</td>
                    <td><a href="#SER TCAM DuMP core=0 bank=0">SER TCAM DuMP core=0 bank=0</a></td>
                </tr>
                <tr>
                    <td>8.</td>
                    <td><a href="#SER TCAM DuMP core=0 bank=1 shadow">SER TCAM DuMP core=0 bank=1 shadow</a></td>
                </tr>
                <tr>
                    <td>9.</td>
                    <td><a href="#SER TCAM DuMP core=0 bank=2 hw">SER TCAM DuMP core=0 bank=2 hw</a></td>
                </tr>
                <tr>
                    <td>10.</td>
                    <td><a href="#SER TCAM DuMP core=0 bank=12 check">SER TCAM DuMP core=0 bank=12 check</a></td>
                </tr>
                <tr>
                    <td>11.</td>
                    <td><a href="#SER TCAM Write core=0 bank=0 entry=2 key=0x0123456789 mask=0x9876543210 valid=1 mode=0">SER TCAM Write core=0 bank=0 entry=2 key=0x0123456789 mask=0x9876543210 valid=1 mode=0</a></td>
                </tr>
                <tr>
                    <td>12.</td>
                    <td><a href="#SER MEMory LIST Num_ENTries=0-32 Num_BIts=8-16">SER MEMory LIST Num_ENTries=0-32 Num_BIts=8-16</a></td>
                </tr>
                <tr>
                    <td>13.</td>
                    <td><a href="#SER MEMory LIST BLock=sch">SER MEMory LIST BLock=sch</a></td>
                </tr>
                <tr>
                    <td>14.</td>
                    <td><a href="#SER MEMory LIST AliAS=yes">SER MEMory LIST AliAS=yes</a></td>
                </tr>
                <tr>
                    <td>15.</td>
                    <td><a href="#SER MEMory LIST PROTEct=ecc ACCess=RW STatiC=yes">SER MEMory LIST PROTEct=ecc ACCess=RW STatiC=yes</a></td>
                </tr>
                <tr>
                    <td>16.</td>
                    <td><a href="#SER MEMory LIST SeVeRity=high">SER MEMory LIST SeVeRity=high</a></td>
                </tr>
                <tr>
                    <td>17.</td>
                    <td><a href="#SER MEMory LIST AliAS=yes">SER MEMory LIST AliAS=yes</a></td>
                </tr>
                <tr>
                    <td>18.</td>
                    <td><a href="#SER MEMory LIST PROTEct=ecc ACCess=RW DYNAMIC=yes">SER MEMory LIST PROTEct=ecc ACCess=RW DYNAMIC=yes</a></td>
                </tr>
                <tr>
                    <td>19.</td>
                    <td><a href="#SER MEMory LIST EXPort">SER MEMory LIST EXPort</a></td>
                </tr>
                <tr>
                    <td>20.</td>
                    <td><a href="#SER MEMory LIST XOR">SER MEMory LIST XOR</a></td>
                </tr>
                <tr>
                    <td>21.</td>
                    <td><a href="#SER INTeRrupt DuMP status">SER INTeRrupt DuMP status</a></td>
                </tr>
                <tr>
                    <td>22.</td>
                    <td><a href="#SER INTeRrupt DuMP storm">SER INTeRrupt DuMP storm</a></td>
                </tr>
                <tr>
                    <td>23.</td>
                    <td><a href="#SER INTeRrupt DuMP stat">SER INTeRrupt DuMP stat</a></td>
                </tr>
                <tr>
                    <td>24.</td>
                    <td><a href="#SER INTeRrupt DuMP flags BLock=eci">SER INTeRrupt DuMP flags BLock=eci</a></td>
                </tr>
                <tr>
                    <td>25.</td>
                    <td><a href="#SER INTeRrupt DuMP ID=0">SER INTeRrupt DuMP ID=0</a></td>
                </tr>
            </table>
        <h5><a name="SER MDB INFo table">SER MDB INFo table</a></h5>
        <textarea cols='180' rows='52' >MDB_TABLE       Type            DBAL_TABLE      #Clusters &#13;&#10;----------------------------------------------------------&#13;&#10;ISEM_1          Exact Match     ISEM1           3         &#13;&#10;INLIF_1         Direct Access   INLIF1          6         &#13;&#10;IVSI            Direct Access   IVSI            2         &#13;&#10;ISEM_2          Exact Match     ISEM2           3         &#13;&#10;INLIF_2         Direct Access   INLIF2          4         &#13;&#10;ISEM_3          Exact Match     ISEM3           4         &#13;&#10;INLIF_3         Direct Access   INLIF3          4         &#13;&#10;LEM             Exact Match     LEM             32        &#13;&#10;ADS_1           Direct Access   KAPS1           4         &#13;&#10;ADS_2           Direct Access   KAPS2           1         &#13;&#10;BIG_KAPS_BB_1   KAPS (LPM)      KAPS1           28        &#13;&#10;BIG_KAPS_BB_2   KAPS (LPM)      KAPS2           16        &#13;&#10;IOEM_0          Exact Match     IOEM1           2         &#13;&#10;IOEM_1          Exact Match     IOEM2           3         &#13;&#10;MAP             Direct Access   MAP             1         &#13;&#10;FEC_1           Direct Access   FEC1            4         &#13;&#10;FEC_2           Direct Access   FEC2            6         &#13;&#10;FEC_3           Direct Access   FEC3            2         &#13;&#10;MC_ID           Exact Match     PPMC            2         &#13;&#10;GLEM_0          Exact Match     GLEM1           2         &#13;&#10;GLEM_1          Exact Match     GLEM2           2         &#13;&#10;EEDB_1_LL       EEDB            EEDB1           0         &#13;&#10;EEDB_1_DATA     EEDB            EEDB1           0         &#13;&#10;EEDB_2_LL       EEDB            EEDB2           0         &#13;&#10;EEDB_2_DATA     EEDB            EEDB2           0         &#13;&#10;EEDB_1_2_DATA   EEDB            EEDB1           3         &#13;&#10;EEDB_3_LL       EEDB            EEDB3           0         &#13;&#10;EEDB_3_DATA     EEDB            EEDB3           0         &#13;&#10;EEDB_4_LL       EEDB            EEDB4           0         &#13;&#10;EEDB_4_DATA     EEDB            EEDB4           0         &#13;&#10;EEDB_3_4_DATA   EEDB            EEDB3           1         &#13;&#10;EEDB_5_LL       EEDB            EEDB5           0         &#13;&#10;EEDB_5_DATA     EEDB            EEDB5           0         &#13;&#10;EEDB_6_LL       EEDB            EEDB6           0         &#13;&#10;EEDB_6_DATA     EEDB            EEDB6           1         &#13;&#10;EEDB_5_6_DATA   EEDB            EEDB5           0         &#13;&#10;EEDB_7_LL       EEDB            EEDB7           0         &#13;&#10;EEDB_7_DATA     EEDB            EEDB7           0         &#13;&#10;EEDB_8_LL       EEDB            EEDB8           0         &#13;&#10;EEDB_8_DATA     EEDB            EEDB8           0         &#13;&#10;EEDB_7_8_DATA   EEDB            EEDB7           0         &#13;&#10;EOEM_0          Exact Match     EOEM1           2         &#13;&#10;EOEM_1          Exact Match     EOEM2           3         &#13;&#10;ESEM            Exact Match     ESEM            2         &#13;&#10;EVSI            Direct Access   EVSI            1         &#13;&#10;EXEM_1          Exact Match     SEXEM1          2         &#13;&#10;EXEM_2          Exact Match     SEXEM2          2         &#13;&#10;EXEM_3          Exact Match     SEXEM3          2         &#13;&#10;EXEM_4          Exact Match     LEXEM           4         &#13;&#10;RMEP            Exact Match     RMEP_EM         3         </textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MDB INFo map">SER MDB INFo map</a></h5>
        <textarea cols='180' rows='22' >MDB_MACRO_A: macro_idx_max=12&#13;&#10;    0     DDHA_MACRO_0_ENTRY_BANK       60    &#13;&#10;    1     DDHA_MACRO_0_ENTRY_BANK       61    &#13;&#10;    2     DHC_MACRO_ENTRY_BANK          70    &#13;&#10;    3     DHC_MACRO_ENTRY_BANK          75    &#13;&#10;    4     DHC_MACRO_ENTRY_BANK          71    &#13;&#10;    5     DHC_MACRO_ENTRY_BANK          74    &#13;&#10;    6     DHC_MACRO_ENTRY_BANK          68    &#13;&#10;    7     DDHA_MACRO_1_ENTRY_BANK       60    &#13;&#10;    8     DHC_MACRO_ENTRY_BANK          72    &#13;&#10;    9     DHC_MACRO_ENTRY_BANK          69    &#13;&#10;    10    DDHA_MACRO_1_ENTRY_BANK       61    &#13;&#10;    11    DHC_MACRO_ENTRY_BANK          73    &#13;&#10;MDB_MACRO_B: macro_idx_max=8&#13;&#10;    0     DDHB_MACRO_0_ENTRY_BANK       62    &#13;&#10;    1     DDHB_MACRO_1_ENTRY_BANK       62    &#13;&#10;    2     DDHB_MACRO_1_ENTRY_BANK       64    &#13;&#10;    3     DDHB_MACRO_1_ENTRY_BANK       63    &#13;&#10;    4     DDHB_MACRO_1_ENTRY_BANK       65    &#13;&#10;    5     DDHB_MACRO_0_ENTRY_BANK       64    &#13;&#10;    6     DDHB_MACRO_0_ENTRY_BANK       63    &#13;&#10;    7     DDHB_MACRO_0_ENTRY_BANK       65    </textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MDB Read macro=a-1 cluster=7 entry=0">SER MDB Read macro=a-1 cluster=7 entry=0</a></h5>
        <textarea cols='180' rows='2' >macro=MDB_MACRO_A-1, cluster=7, entry=0&#13;&#10;    DATA=0x000000000000000000000000000000,    ECC=00</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MDB Read 1 mem=DDHA_MACRO_0_PHYSICAL_ENTRY_BANK block=0 array=7 entry=0">SER MDB Read 1 mem=DDHA_MACRO_0_PHYSICAL_ENTRY_BANK block=0 array=7 entry=0</a></h5>
        <textarea cols='180' rows='2' >physical memory=DDHA_MACRO_0_PHYSICAL_ENTRY_BANK, block=0, blk=60, array=7, entry=0&#13;&#10;    DATA=0x000000000000000000000000000000,    ECC=00</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MDB Read 2 table=ISEM_1">SER MDB Read 2 table=ISEM_1</a></h5>
        <textarea cols='180' rows='1' >mdb physical table: ISEM_1,  db_type: Exact Match  cluster numbers: 3</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MDB Write macro=a-1 cluster=7 entry=0 data=0x12345678abcdef">SER MDB Write macro=a-1 cluster=7 entry=0 data=0x12345678abcdef</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MDB Write 1 mem=DDHA_MACRO_0_PHYSICAL_ENTRY_BANK block=0 array=7 entry=0 data=0x12345678abcdef ecc=7">SER MDB Write 1 mem=DDHA_MACRO_0_PHYSICAL_ENTRY_BANK block=0 array=7 entry=0 data=0x12345678abcdef ecc=7</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER TCAM DuMP core=0 bank=0">SER TCAM DuMP core=0 bank=0</a></h5>
        <textarea cols='180' rows='9' >dnx_ser_tcam_access_entry_key_dump: core_id=0, bank_id=0, mode=0&#13;&#10;EntryID Valid   KeyMode   Half-Key&Mask-0           Half-Key&Mask-1           ECC     &#13;&#10;-----------------------------------------------------------------------&#13;&#10;0       3       Half      0x00000000000000000000    0x00000000000000000000    0x0       &#13;&#10;                0/0       0x00000000000000000000    0x00000000000000000000    0x3       &#13;&#10;1       3       Half      0x0000000000000000001e    0x0000000000000000001e    0x33      &#13;&#10;                3/3       0xf800000000000000f8e1    0xf80000000000000018e1    0x1D4     &#13;&#10;2       1       Half      0x0000000000000000001e    0x00000000000000000000    0xF       &#13;&#10;                3/0       0xf80000000000000000e1    0x00000000000000000000    0x1F7     </textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER TCAM DuMP core=0 bank=1 shadow">SER TCAM DuMP core=0 bank=1 shadow</a></h5>
        <textarea cols='180' rows='3' >dnx_ser_tcam_access_entry_key_dump: core_id=0, bank_id=1, mode=1&#13;&#10;EntryID Valid   KeyMode   Half-Key&Mask-0           Half-Key&Mask-1           ECC     &#13;&#10;-----------------------------------------------------------------------</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER TCAM DuMP core=0 bank=2 hw">SER TCAM DuMP core=0 bank=2 hw</a></h5>
        <textarea cols='180' rows='3' >dnx_ser_tcam_access_entry_key_dump: core_id=0, bank_id=2, mode=0&#13;&#10;EntryID Valid   KeyMode   Half-Key&Mask-0           Half-Key&Mask-1           ECC     &#13;&#10;-----------------------------------------------------------------------</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER TCAM DuMP core=0 bank=12 check">SER TCAM DuMP core=0 bank=12 check</a></h5>
        <textarea cols='180' rows='3' >dnx_ser_tcam_access_entry_key_dump: core_id=0, bank_id=12, mode=2&#13;&#10;EntryID Valid   KeyMode   Half-Key&Mask-0           Half-Key&Mask-1           ECC     &#13;&#10;-----------------------------------------------------------------------</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER TCAM Write core=0 bank=0 entry=2 key=0x0123456789 mask=0x9876543210 valid=1 mode=0">SER TCAM Write core=0 bank=0 entry=2 key=0x0123456789 mask=0x9876543210 valid=1 mode=0</a></h5>
        <textarea cols='180' rows='5' >dnx_ser_tcam_access_write_hw_entry, core_id=0, bank_id=0, bank_offset=2, valid=1, key_mode=0&#13;&#10;	Key:            23456789 00000001 00000000 00000000 00000000&#13;&#10;	Mask:           76543210 00000098 00000000 00000000 00000000&#13;&#10;	encoded_key:    8D159E24 00000004 00000000 00000000 00000000 00000000&#13;&#10;	encoded_mask:   D950C843 00000261 000C0000 00000000 00000000 00000000</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MEMory LIST Num_ENTries=0-32 Num_BIts=8-16">SER MEMory LIST Num_ENTries=0-32 Num_BIts=8-16</a></h5>
        <textarea cols='180' rows='83' >Num_ENTries     : 0x0        --->> 0x20      &#13;&#10;Num_BIts        : 0x8        --->> 0x10      &#13;&#10;=============================================================================================================================================&#13;&#10;|                                                              SER LIST MEMORIES                                                      |&#13;&#10;=============================================================================================================================================&#13;&#10;| Index | memory-name                            | BLOCK | Address | Severity | entry-info  | memory-info                                   |&#13;&#10;=============================================================================================================================================&#13;&#10;| 0     | CGM_MEM_B40000                         | CGM   | B40000  | low      | 4/9         | Dynamic/Internal/                             |&#13;&#10;| 1     | CGM_MEM_B60000                         | CGM   | B60000  | low      | 32/10       | Dynamic/Internal/ECC/                         |&#13;&#10;| 2     | CGM_PB_VSQ_POOL_FC_TH                  | CGM   | DC0000  | low      | 4/15        | Cacheable/                                    |&#13;&#10;| 3     | CGM_PB_VSQ_WORDS_RJCT_MAP              | CGM   | AB0000  | low      | 8/12        | Cacheable/                                    |&#13;&#10;| 4     | CGM_VOQ_SHRD_FR_RJCT_TH                | CGM   | C40000  | low      | 8/13        | Cacheable/                                    |&#13;&#10;| 5     | CGM_VSQA_FC_PRMS                       | CGM   | AE0000  | low      | 4/15        | Cacheable/                                    |&#13;&#10;| 6     | CGM_VSQA_MAX_SIZE_MEM                  | CGM   | B50000  | low      | 4/9         | Dynamic/ReadOnly/                             |&#13;&#10;| 7     | CGM_VSQA_RJCT_PRMS                     | CGM   | A00000  | low      | 16/8        | Cacheable/Shadowed/ECC/                       |&#13;&#10;| 8     | CGM_VSQA_WRED_RJCT_PRMS                | CGM   | 9F0000  | low      | 16/13       | Cacheable/Shadowed/ECC/                       |&#13;&#10;| 9     | CGM_VSQB_FC_PRMS                       | CGM   | AF0000  | low      | 16/15       | Cacheable/                                    |&#13;&#10;| 10    | CGM_VSQB_MAX_SIZE_MEM                  | CGM   | B70000  | low      | 32/9        | Dynamic/ReadOnly/                             |&#13;&#10;| 11    | CGM_VSQC_FC_PRMS                       | CGM   | B00000  | low      | 16/15       | Cacheable/                                    |&#13;&#10;| 12    | CGM_VSQD_FC_PRMS                       | CGM   | B10000  | low      | 16/15       | Cacheable/                                    |&#13;&#10;| 13    | CGM_VSQE_FC_PRMS                       | CGM   | B20000  | low      | 32/15       | Cacheable/                                    |&#13;&#10;| 14    | CGM_VSQ_SHRD_FR_RJCT_TH                | CGM   | C50000  | low      | 8/15        | Cacheable/                                    |&#13;&#10;| 15    | DDP_PKP_RX_CFIF                        | DDP   | 0       | high     | 32/13       | Dynamic/ReadOnly/WritedOnly/ECC/Severe/       |&#13;&#10;| 16    | DQM_AUTO_DOC_NAME_65                   | DQM   | 1800000 | high     | 32/15       | Dynamic/Internal/Severe/                      |&#13;&#10;| 17    | ECGM_FDCT_TABLE                        | ECGM  | A0000   | medium   | 16/11       | Cacheable/                                    |&#13;&#10;| 18    | ECGM_PDCT_TABLE                        | ECGM  | 10000   | medium   | 16/11       | Cacheable/                                    |&#13;&#10;| 19    | ECGM_PQST_TABLE                        | ECGM  | 40000   | medium   | 16/9        | Cacheable/                                    |&#13;&#10;| 20    | EPS_IFC_CFG                            | EPS   | 260000  | low      | 32/13       | Cacheable/                                    |&#13;&#10;| 21    | EPS_IFC_CFG_2                          | EPS   | 270000  | low      | 32/13       | Cacheable/                                    |&#13;&#10;| 22    | ERPP_LIF_EXTENSION_FORMAT_CFG          | ERPP  | DD0000  | medium   | 8/8         | Cacheable/                                    |&#13;&#10;| 23    | ERPP_L_4_OPS                           | ERPP  | 32D0000 | low      | 24/8        | Cacheable/                                    |&#13;&#10;| 24    | ETPPA_EEI_MPLS_PUSH_2_EES_MAP          | ETPPA | 22C0000 | low      | 8/13        | Cacheable/                                    |&#13;&#10;| 25    | ETPPA_LIF_EXTENSION_FORMAT_CFG         | ETPPA | DD0000  | medium   | 8/8         | Cacheable/                                    |&#13;&#10;| 26    | ETPPA_PRP_FES_MASK_BITS_TABLE          | ETPPA | 2310000 | medium   | 8/8         | Cacheable/                                    |&#13;&#10;| 27    | ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_0   | ETPPB | 150000  | low      | 32/9        | Cacheable/                                    |&#13;&#10;| 28    | ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_1   | ETPPB | 160000  | low      | 32/9        | Cacheable/                                    |&#13;&#10;| 29    | ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_2   | ETPPB | 170000  | low      | 32/9        | Cacheable/                                    |&#13;&#10;| 30    | ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_0   | ETPPC | 26D0000 | low      | 32/9        | Cacheable/                                    |&#13;&#10;| 31    | ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_1   | ETPPC | 26E0000 | low      | 32/9        | Cacheable/                                    |&#13;&#10;| 32    | ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_2   | ETPPC | 26F0000 | low      | 32/9        | Cacheable/                                    |&#13;&#10;| 33    | ETPPC_ESEM_DEFAULT_RESULT_TABLE        | ETPPC | 20B0000 | low      | 16/8        | Cacheable/                                    |&#13;&#10;| 34    | ETPPC_EXEM_RESULT_FIFO                 | ETPPC | 2020000 | low      | 16/9        | Dynamic/ReadOnly/WritedOnly/ECC/              |&#13;&#10;| 35    | ETPPC_MAX_LATENCY_TRACK                | ETPPC | 2130000 | low      | 8/15        | Dynamic/ReadOnly/                             |&#13;&#10;| 36    | ETPPC_VSD_RESULT_FIFO                  | ETPPC | 2030000 | low      | 16/9        | Dynamic/ReadOnly/WritedOnly/ECC/              |&#13;&#10;| 37    | EVNT_CMIC_ENG_PROPERTIES               | EVNT  | CD0000  | low      | 8/12        |                                               |&#13;&#10;| 38    | EVNT_CONTEXT_PROPERTIES                | EVNT  | CB0000  | high     | 16/2/8/16   | Dynamic/Severe/Array/                         |&#13;&#10;| 39    | FMAC_RX_RRR_CTRL                       | FMAC  | 2180    | low      | 4/4/14/4    | Dynamic/ReadOnly/WritedOnly/Array/            |&#13;&#10;| 40    | FMAC_RX_RRR_HEADER                     | FMAC  | 2140    | low      | 4/4/15/4    | Dynamic/ReadOnly/WritedOnly/Array/            |&#13;&#10;| 41    | ILE_ILKN_CORE_RX_DESKEW_MEM            | ILE   | 112000  | high     | 32/16/10/32 | Dynamic/ReadOnly/WritedOnly/ECC/Severe/Array/ |&#13;&#10;| 42    | IPPA_MAP_RIF_PROFILE_TO_ROUTING_ENABLE | IPPA  | 8F0060  | low      | 32/2/8/32   | Cacheable/Array/                              |&#13;&#10;| 43    | IPPA_VRID_MY_MAC_TCAM_1                | IPPA  | 820000  | low      | 32/14       | Cacheable/                                    |&#13;&#10;| 44    | IPPB_IEEE_1588_IDENTIFICATION_CAM      | IPPB  | 1430000 | medium   | 32/11       | Cacheable/                                    |&#13;&#10;| 45    | IPPB_LOAD_BALANCING_CRC_SELECTION_CAM  | IPPB  | 16A0000 | medium   | 32/13       | Cacheable/                                    |&#13;&#10;| 46    | IPPB_PHB_ECN_CONTEXT_SELECTION_CAM     | IPPB  | 14F0000 | medium   | 32/13       | Cacheable/                                    |&#13;&#10;| 47    | IPPB_PHB_TC_DP_CONTEXT_SELECTION_CAM   | IPPB  | 14A0000 | medium   | 32/13       | Cacheable/                                    |&#13;&#10;| 48    | IPPB_REMARK_CONTEXT_SELECTION_CAM      | IPPB  | 1540000 | medium   | 32/13       | Cacheable/                                    |&#13;&#10;| 49    | IPPB_TTL_CONTEXT_SELECTION_CAM         | IPPB  | 1580000 | medium   | 32/12       | Cacheable/                                    |&#13;&#10;| 50    | IPPC_L_4_OPS                           | IPPC  | 130000  | medium   | 24/9        | Cacheable/                                    |&#13;&#10;| 51    | IPPE_PRSE_LOAD_BALANCING_PROGRAM       | IPPE  | 100000  | medium   | 32/15/13/32 | Cacheable/Shadowed/ECC/Array/                 |&#13;&#10;| 52    | IPPF_MAP_RIF_PROFILE_TO_ROUTING_ENABLE | IPPF  | 930000  | low      | 32/3/8/32   | Cacheable/Array/                              |&#13;&#10;| 53    | IPPF_VRID_MY_MAC_TCAM                  | IPPF  | 850000  | low      | 32/14       | Cacheable/                                    |&#13;&#10;| 54    | IPS_CRBAL_TH                           | IPS   | C0000   | medium   | 32/14       | Cacheable/XOR(null)                           |&#13;&#10;| 55    | IPS_QSIZE_TH                           | IPS   | 80000   | medium   | 32/10       | Cacheable/XOR(null)                           |&#13;&#10;| 56    | IPT_PCP_ACF                            | IPT   | 3A0000  | low      | 20/16       | Dynamic/ReadOnly/WritedOnly/ECC/              |&#13;&#10;| 57    | IPT_PER_GIPT_SHAPER_CFG                | IPT   | 3C0000  | low      | 5/12        | Cacheable/                                    |&#13;&#10;| 58    | IPT_SHAPER_FMC_CFG                     | IPT   | 30000   | low      | 3/14        | Cacheable/                                    |&#13;&#10;| 59    | ITPPD_MAX_LATENCY                      | ITPPD | 40000   | low      | 8/16        | Dynamic/ReadOnly/                             |&#13;&#10;| 60    | ITPP_MAX_LATENCY                       | ITPP  | 40000   | low      | 8/16        | Dynamic/ReadOnly/                             |&#13;&#10;| 61    | MACT_FID_PROFILE_INFO                  | MACT  | 1620000 | low      | 32/10       | Cacheable/Shadowed/ECC/                       |&#13;&#10;| 62    | MDB_MEM_94000                          | MDB   | 94000   | low      | 4/16        | Internal/Cacheable/                           |&#13;&#10;| 63    | MDB_MEM_104000                         | MDB   | 104000  | low      | 4/16        | Internal/Cacheable/                           |&#13;&#10;| 64    | MDB_MEM_105000                         | MDB   | 105000  | low      | 2/8         | Dynamic/ReadOnly/Internal/                    |&#13;&#10;| 65    | MDB_RMEP_DELAY_LINE_0                  | MDB   | 3023000 | low      | 16/9        | Dynamic/ReadOnly/WritedOnly/Parity/           |&#13;&#10;| 66    | MRPS_ING_GLBL_ENG_DB                   | MRPS  | C0000   | low      | 2/15        | Dynamic/                                      |&#13;&#10;| 67    | OAMP_CLS_TRAP_CODE_TCAM                | OAMP  | 450000  | low      | 32/8        | Cacheable/                                    |&#13;&#10;| 68    | OAMP_MEM_4C0000                        | OAMP  | 4C0000  | low      | 16/15       | Dynamic/Internal/ECC/                         |&#13;&#10;| 69    | OAMP_MEM_4D0000                        | OAMP  | 4D0000  | low      | 16/15       | Dynamic/Internal/ECC/                         |&#13;&#10;| 70    | OAMP_MEM_4E0000                        | OAMP  | 4E0000  | low      | 16/15       | Dynamic/Internal/ECC/                         |&#13;&#10;| 71    | OAMP_RSP_FIRST_DATA_FIFO               | OAMP  | 1D0000  | medium   | 32/9        | Dynamic/Internal/ECC/                         |&#13;&#10;| 72    | OAMP_RSP_TCAM                          | OAMP  | 2B0000  | low      | 16/8        | Cacheable/                                    |&#13;&#10;| 73    | OAMP_TXO_REQ_FIFO_MEMORY               | OAMP  | 160000  | low      | 32/8        | Dynamic/Internal/ECC/                         |&#13;&#10;| 74    | SPB_DEL_CMD_RXI                        | SPB   | 4C0000  | low      | 32/12       | Dynamic/ReadOnly/WritedOnly/ECC/              |&#13;&#10;=============================================================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MEMory LIST BLock=sch">SER MEMory LIST BLock=sch</a></h5>
        <textarea cols='180' rows='113' >Num_ENTries     : 0x0        --->> 0xffffffff&#13;&#10;Num_BIts        : 0x0        --->> 0xffffffff&#13;&#10;===================================================================================================================================================&#13;&#10;|                                                                 SER LIST MEMORIES                                                      |&#13;&#10;===================================================================================================================================================&#13;&#10;| Index | memory-name                                     | BLOCK | Address  | Severity | entry-info      | memory-info                           |&#13;&#10;===================================================================================================================================================&#13;&#10;| 0     | SCH_BFC_FLOW_BULK_DESCRIPTOR_BFBD               | SCH   | 40000000 | medium   | 6144/3          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 1     | SCH_BFC_FLOW_MAPPING_RULES_BFMR                 | SCH   | 41000000 | low      | 16/6            | Cacheable/                            |&#13;&#10;| 2     | SCH_BUCKET_DEFICIT_BDF                          | SCH   | 1E00000  | low      | 2048/4          | Dynamic/ReadOnly/                     |&#13;&#10;| 3     | SCH_CH_NIF_CALENDAR_CONFIGURATION_CNCC          | SCH   | 4200000  | low      | 64/3            | Cacheable/                            |&#13;&#10;| 4     | SCH_CH_NIF_RATES_CONFIGURATION_CNRC             | SCH   | 4300000  | low      | 64/5            | Cacheable/                            |&#13;&#10;| 5     | SCH_CIR_SHAPERS_STATIC_TABEL_CSST               | SCH   | 4600000  | medium   | 512/4           | Cacheable/Shadowed/ECC/               |&#13;&#10;| 6     | SCH_CIR_SHAPER_CALENDAR_CSC                     | SCH   | 4500000  | low      | 512/2           | Cacheable/                            |&#13;&#10;| 7     | SCH_CL_SCHEDULERS_CONFIGURATION_SCC             | SCH   | 900000   | medium   | 8192/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 8     | SCH_CL_SCHEDULERS_TYPE_SCT                      | SCH   | A00000   | low      | 256/7           | Cacheable/Shadowed/ECC/               |&#13;&#10;| 9     | SCH_DEVICE_RATE_MEMORY_DRM                      | SCH   | 100000   | medium   | 904/4           | Cacheable/Shadowed/ECC/               |&#13;&#10;| 10    | SCH_DSP_2_PORT_MAP_DSPP                         | SCH   | 4E00000  | low      | 256/2           | Cacheable/                            |&#13;&#10;| 11    | SCH_DUAL_SHAPER_MEMORY_DSM                      | SCH   | 200000   | medium   | 512/3           | Cacheable/Shadowed/ECC/               |&#13;&#10;| 12    | SCH_FC_MAP_FCM                                  | SCH   | 4F00000  | low      | 128/1           | Cacheable/                            |&#13;&#10;| 13    | SCH_FLOW_DESCRIPTOR_MEMORY_STATIC_FDMS          | SCH   | 300000   | medium   | 98304/4         | Cacheable/Shadowed/ECC/               |&#13;&#10;| 14    | SCH_FLOW_GROUP_MEMORY_FGM                       | SCH   | 700000   | medium   | 4096/3          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 15    | SCH_FLOW_INSTALLED_MEMORY_FIM                   | SCH   | 7200000  | high     | 6144/2          | Dynamic/ReadOnly/Severe/              |&#13;&#10;| 16    | SCH_FLOW_STATUS_MEMORY_FSM                      | SCH   | 1200000  | medium   | 12288/3         | Dynamic/ReadOnly/ECC/                 |&#13;&#10;| 17    | SCH_FLOW_STATUS_MEMORY_FSM_B                    | SCH   | 7400000  | medium   | 12288/3         | Dynamic/ReadOnly/ECC/                 |&#13;&#10;| 18    | SCH_FLOW_SUB_FLOW_FSF                           | SCH   | 600000   | low      | 3072/3          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 19    | SCH_FLOW_TO_FIP_MAPPING_FFM                     | SCH   | C00000   | medium   | 12288/2         | Cacheable/Shadowed/ECC/               |&#13;&#10;| 20    | SCH_FLOW_TO_QUEUE_MAPPING_FQM                   | SCH   | B00000   | medium   | 24576/4         | Cacheable/Shadowed/ECC/               |&#13;&#10;| 21    | SCH_FORCE_STATUS_MESSAGE                        | SCH   | 20000000 | low      | 1/3             | Cacheable/                            |&#13;&#10;| 22    | SCH_HR_SCHEDULER_CONFIGURATION_SHC              | SCH   | 800000   | low      | 512/1           | Cacheable/                            |&#13;&#10;| 23    | SCH_MEM_03100000                                | SCH   | 3100000  | high     | 512/36          | Dynamic/ReadOnly/Internal/ECC/Severe/ |&#13;&#10;| 24    | SCH_PIR_SHAPERS_STATIC_TABEL_PSST               | SCH   | 4900000  | medium   | 512/4           | Cacheable/Shadowed/ECC/               |&#13;&#10;| 25    | SCH_PIR_SHAPER_CALENDAR_PSC                     | SCH   | 4800000  | low      | 512/2           | Cacheable/                            |&#13;&#10;| 26    | SCH_PORT_ENABLE_PORTEN                          | SCH   | 4000000  | low      | 64/1            | Cacheable/                            |&#13;&#10;| 27    | SCH_PORT_GROUP_PFGM                             | SCH   | 4100000  | low      | 64/2            | Cacheable/                            |&#13;&#10;| 28    | SCH_PORT_QUEUE_SIZE_PQS                         | SCH   | 1D00000  | low      | 512/4           | Dynamic/ECC/                          |&#13;&#10;| 29    | SCH_PORT_SCHEDULER_MAP_PSM                      | SCH   | 4B00000  | low      | 64/4            | Cacheable/                            |&#13;&#10;| 30    | SCH_PORT_SCHEDULER_WEIGHTS_PSW                  | SCH   | 4C00000  | medium   | 64/11           | Cacheable/Shadowed/ECC/               |&#13;&#10;| 31    | SCH_QPAIR_TO_PORT_MAP_QPM                       | SCH   | 42000000 | medium   | 64/22           | Cacheable/Shadowed/ECC/               |&#13;&#10;| 32    | SCH_RCI_CREDIT_JITTER_HIGH_MAP                  | SCH   | 45000000 | low      | 32/2            | Cacheable/                            |&#13;&#10;| 33    | SCH_RCI_CREDIT_JITTER_LOW_MAP                   | SCH   | 44000000 | low      | 32/2            | Cacheable/                            |&#13;&#10;| 34    | SCH_RCI_UNLINK_FLOW_TH_MAP                      | SCH   | 46000000 | low      | 32/1            | Cacheable/                            |&#13;&#10;| 35    | SCH_RESERVED_26                                 | SCH   | 7300000  | medium   | 384/2           | Dynamic/ReadOnly/Internal/            |&#13;&#10;| 36    | SCH_RESERVED_27                                 | SCH   | 1300000  | high     | 98304/3         | Dynamic/ReadOnly/Internal/ECC/Severe/ |&#13;&#10;| 37    | SCH_RESERVED_28                                 | SCH   | 1400000  | low      | 98304/3         | Dynamic/ReadOnly/Internal/ECC/        |&#13;&#10;| 38    | SCH_RESERVED_29                                 | SCH   | 1500000  | high     | 768/4           | Dynamic/ReadOnly/Internal/Severe/     |&#13;&#10;| 39    | SCH_RESERVED_30                                 | SCH   | 1600000  | high     | 512/11          | Dynamic/ReadOnly/Internal/ECC/Severe/ |&#13;&#10;| 40    | SCH_RESERVED_31                                 | SCH   | 1700000  | high     | 8192/10         | Dynamic/ReadOnly/Internal/ECC/Severe/ |&#13;&#10;| 41    | SCH_RESERVED_32                                 | SCH   | 1A00000  | medium   | 384/32          | Dynamic/ReadOnly/Internal/            |&#13;&#10;| 42    | SCH_RESERVED_33                                 | SCH   | 1B00000  | high     | 6144/2          | Dynamic/ReadOnly/Internal/Severe/     |&#13;&#10;| 43    | SCH_RESERVED_34                                 | SCH   | 7500000  | low      | 384/2           | Dynamic/ReadOnly/Internal/            |&#13;&#10;| 44    | SCH_RESERVED_35                                 | SCH   | 1C00000  | medium   | 512/2           | Dynamic/Internal/ECC/                 |&#13;&#10;| 45    | SCH_RESERVED_36                                 | SCH   | 7D00000  | low      | 512/4           | Dynamic/Internal/ECC/                 |&#13;&#10;| 46    | SCH_RESERVED_37                                 | SCH   | 1F00000  | low      | 1/1             | Internal/                             |&#13;&#10;| 47    | SCH_RESERVED_38                                 | SCH   | 3000000  | high     | 512/36          | Dynamic/ReadOnly/Internal/ECC/Severe/ |&#13;&#10;| 48    | SCH_RESERVED_40                                 | SCH   | 3200000  | high     | 8192/10         | Dynamic/ReadOnly/Internal/ECC/Severe/ |&#13;&#10;| 49    | SCH_RESERVED_41                                 | SCH   | 3300000  | high     | 8192/10         | Dynamic/ReadOnly/Internal/ECC/Severe/ |&#13;&#10;| 50    | SCH_RESERVED_42                                 | SCH   | 3400000  | high     | 24576/3         | Dynamic/ReadOnly/Internal/ECC/Severe/ |&#13;&#10;| 51    | SCH_RESERVED_43                                 | SCH   | 3500000  | high     | 24576/3         | Dynamic/ReadOnly/Internal/ECC/Severe/ |&#13;&#10;| 52    | SCH_RESERVED_44                                 | SCH   | 3A00000  | low      | 20/3            | Dynamic/ReadOnly/Internal/            |&#13;&#10;| 53    | SCH_RESERVED_45                                 | SCH   | 3B00000  | low      | 20/3            | Dynamic/ReadOnly/Internal/            |&#13;&#10;| 54    | SCH_RESERVED_46                                 | SCH   | 3C00000  | low      | 20/3            | Dynamic/ReadOnly/Internal/            |&#13;&#10;| 55    | SCH_RESERVED_47                                 | SCH   | 3D00000  | low      | 20/3            | Dynamic/ReadOnly/Internal/            |&#13;&#10;| 56    | SCH_RESERVED_48                                 | SCH   | 3E00000  | low      | 20/3            | Dynamic/ReadOnly/Internal/            |&#13;&#10;| 57    | SCH_RESERVED_49                                 | SCH   | 3F00000  | low      | 20/3            | Dynamic/ReadOnly/Internal/            |&#13;&#10;| 58    | SCH_RESERVED_50                                 | SCH   | 4700000  | medium   | 512/3           | Dynamic/Internal/ECC/                 |&#13;&#10;| 59    | SCH_RESERVED_52                                 | SCH   | 4A00000  | medium   | 512/3           | Dynamic/Internal/ECC/                 |&#13;&#10;| 60    | SCH_RESERVED_53                                 | SCH   | 4D00000  | medium   | 128/15          | Dynamic/Internal/Parity/              |&#13;&#10;| 61    | SCH_RESERVED_54                                 | SCH   | 30000000 | low      | 1/3             | Internal/                             |&#13;&#10;| 62    | SCH_RESERVED_55                                 | SCH   | 43000000 | medium   | 384/32          | Dynamic/Internal/                     |&#13;&#10;| 63    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_0  | SCH   | 5000000  | medium   | 4096/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 64    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_1  | SCH   | 5100000  | medium   | 4096/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 65    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_2  | SCH   | 5200000  | medium   | 4096/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 66    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_3  | SCH   | 5300000  | medium   | 4096/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 67    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_4  | SCH   | 5400000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 68    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_5  | SCH   | 5500000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 69    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_6  | SCH   | 5600000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 70    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_7  | SCH   | 5700000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 71    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_8  | SCH   | 5800000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 72    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_9  | SCH   | 5900000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 73    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_10 | SCH   | 5A00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 74    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_11 | SCH   | 5B00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 75    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_12 | SCH   | 5C00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 76    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_13 | SCH   | 5D00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 77    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_14 | SCH   | 5E00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 78    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_15 | SCH   | 5F00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 79    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_16 | SCH   | 6000000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 80    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_17 | SCH   | 6100000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 81    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_18 | SCH   | 6200000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 82    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_19 | SCH   | 6300000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 83    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_20 | SCH   | 6400000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 84    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_21 | SCH   | 6500000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 85    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_22 | SCH   | 6600000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 86    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_23 | SCH   | 6700000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 87    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_24 | SCH   | 6800000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 88    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_25 | SCH   | 6900000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 89    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_26 | SCH   | 6A00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 90    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_27 | SCH   | 6B00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 91    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_28 | SCH   | 6C00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 92    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_29 | SCH   | 6D00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 93    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_30 | SCH   | 6E00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 94    | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_31 | SCH   | 6F00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 95    | SCH_SCHEDULER_ENABLE_MEMORY_SEM                 | SCH   | 500000   | medium   | 4096/2          | Cacheable/Shadowed/ECC/               |&#13;&#10;| 96    | SCH_SCHEDULER_ENABLE_MEMORY_SEM_B               | SCH   | 7100000  | medium   | 4096/2          | Internal/Cacheable/Shadowed/ECC/      |&#13;&#10;| 97    | SCH_SCHEDULER_INIT                              | SCH   | 10000000 | low      | 1/1             |                                       |&#13;&#10;| 98    | SCH_SCH_FCR_RXI                                 | SCH   | 7000000  | medium   | 96/7            | Dynamic/ReadOnly/WritedOnly/ECC/      |&#13;&#10;| 99    | SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS        | SCH   | 400000   | medium   | 12288/22        | Cacheable/Shadowed/ECC/               |&#13;&#10;| 100   | SCH_SHARED_DEVICE_RATE_SHARED_DRM               | SCH   | 3900000  | medium   | 904/4           | Cacheable/Shadowed/ECC/               |&#13;&#10;| 101   | SCH_SLOW_FACTOR_MEMORY_SFM                      | SCH   | 3600000  | low      | 24576/2         | Dynamic/                              |&#13;&#10;| 102   | SCH_SLOW_SCALE_A_SSA                            | SCH   | 3700000  | low      | 8/2             | Cacheable/                            |&#13;&#10;| 103   | SCH_SLOW_SCALE_B_SSB                            | SCH   | 3800000  | low      | 8/2             | Cacheable/                            |&#13;&#10;| 104   | SCH_TOKEN_MEMORY_CONTROLLER_TMC                 | SCH   | 1000000  | medium   | 12288/8/2/16384 | Parity/Array/                         |&#13;&#10;===================================================================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MEMory LIST AliAS=yes">SER MEMory LIST AliAS=yes</a></h5>
        <textarea cols='180' rows='197' >Num_ENTries     : 0x0        --->> 0xffffffff&#13;&#10;Num_BIts        : 0x0        --->> 0xffffffff&#13;&#10;============================================================================================================================================================================================&#13;&#10;|                                                                                      SER LIST MEMORIES                                                     |&#13;&#10;============================================================================================================================================================================================&#13;&#10;| Index | memory-name                                               | BLOCK | Address | Severity | entry-info           | memory-info                                                      |&#13;&#10;============================================================================================================================================================================================&#13;&#10;| 0     | CGM_INSTRUMENTATION_MEMORY_0                              | CGM   | F90000  | low      | 16/4/26/16           | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 1     | CGM_INSTRUMENTATION_MEMORY_1                              | CGM   | F90000  | low      | 16/4/26/16           | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 2     | CGM_INSTRUMENTATION_MEMORY_2                              | CGM   | F90000  | low      | 16/4/26/16           | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 3     | CGM_INSTRUMENTATION_MEMORY_3                              | CGM   | F90000  | low      | 16/4/26/16           | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 4     | DDHA_MACRO_0_PHYSICAL_ABK_BANK                            | DDHA  | 0       | low      | 4194304/2/68/4194304 | Alias->DDHA_MACRO_0_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 5     | DDHA_MACRO_0_PHYSICAL_ENTRY_BANK                          | DDHA  | 0       | medium   | 4194304/2/68/4194304 | Alias->DDHA_MACRO_0_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 6     | DDHA_MACRO_1_PHYSICAL_ABK_BANK                            | DDHA  | 2000000 | low      | 4194304/2/68/4194304 | Alias->DDHA_MACRO_1_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 7     | DDHA_MACRO_1_PHYSICAL_ENTRY_BANK                          | DDHA  | 2000000 | medium   | 4194304/2/68/4194304 | Alias->DDHA_MACRO_1_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 8     | DDHB_MACRO_0_PHYSICAL_ABK_BANK                            | DDHB  | 0       | low      | 2097152/2/68/2097152 | Alias->DDHB_MACRO_0_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 9     | DDHB_MACRO_0_PHYSICAL_ENTRY_BANK                          | DDHB  | 0       | medium   | 2097152/2/68/2097152 | Alias->DDHB_MACRO_0_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 10    | DDHB_MACRO_1_PHYSICAL_ABK_BANK                            | DDHB  | 2000000 | low      | 2097152/2/68/2097152 | Alias->DDHB_MACRO_1_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 11    | DDHB_MACRO_1_PHYSICAL_ENTRY_BANK                          | DDHB  | 2000000 | medium   | 2097152/2/68/2097152 | Alias->DDHB_MACRO_1_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 12    | DHC_MACRO_PHYSICAL_ABK_BANK                               | DHC   | 0       | low      | 4194304/2/68/4194304 | Alias->DHC_MACRO_ENTRY_BANK/Dynamic/Array/                       |&#13;&#10;| 13    | DHC_MACRO_PHYSICAL_ENTRY_BANK                             | DHC   | 0       | medium   | 4194304/2/68/4194304 | Alias->DHC_MACRO_ENTRY_BANK/Dynamic/Array/                       |&#13;&#10;| 14    | ERPP_EPMFCS_TCAM_BANK_COMMAND                             | ERPP  | 3400000 | low      | 256/38               | Alias->ERPP_EPMFCS_TCAM_BANK/                                    |&#13;&#10;| 15    | ERPP_EPMFCS_TCAM_BANK_REPLY                               | ERPP  | 3400000 | low      | 256/38               | Alias->ERPP_EPMFCS_TCAM_BANK/                                    |&#13;&#10;| 16    | ETPPA_PRP_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | ETPPA | 230000  | low      | 64/41                | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 17    | ETPPA_PRP_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | ETPPA | 230000  | low      | 64/41                | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 18    | ETPPA_PRP_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | ETPPA | 230000  | low      | 64/41                | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 19    | ETPPA_PRP_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | ETPPA | 230000  | low      | 64/41                | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 20    | ETPPB_BIT_CRUNCHER_DOUBLE_INSTRUCTION                     | ETPPB | 1200000 | low      | 64/77                | Alias->ETPPB_TERM_BIT_CRUNCHER_PROGRAM/Cacheable/Shadowed/ECC/   |&#13;&#10;| 21    | ETPPB_BIT_CRUNCHER_INSTRUCTION                            | ETPPB | 1200000 | low      | 64/77                | Alias->ETPPB_TERM_BIT_CRUNCHER_PROGRAM/Cacheable/Shadowed/ECC/   |&#13;&#10;| 22    | ETPPB_ENC_2_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPB | 1510000 | low      | 64/41                | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 23    | ETPPB_ENC_2_PEMA_LOAD_SELECT_CHUNK_LITERARY               | ETPPB | 1510000 | low      | 64/41                | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 24    | ETPPB_ENC_2_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPB | 1510000 | low      | 64/41                | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 25    | ETPPB_ENC_2_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPB | 1510000 | low      | 64/41                | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 26    | ETPPB_ENC_4_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPB | 610000  | low      | 64/41                | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 27    | ETPPB_ENC_4_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPB | 610000  | low      | 64/41                | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 28    | ETPPB_ENC_4_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPB | 610000  | low      | 64/41                | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 29    | ETPPB_ENC_5_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPB | 710000  | low      | 64/41                | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 30    | ETPPB_ENC_5_PEMA_LOAD_SELECT_CHUNK_LITERARY               | ETPPB | 710000  | low      | 64/41                | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 31    | ETPPB_ENC_5_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPB | 710000  | low      | 64/41                | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 32    | ETPPB_ENC_5_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPB | 710000  | low      | 64/41                | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 33    | ETPPB_MEM_510000_1                                        | ETPPB | 510000  | low      | 64/41                | Alias->ETPPB_MEM_510000/Internal/Cacheable/Shadowed/ECC/         |&#13;&#10;| 34    | ETPPB_MEM_510000_2                                        | ETPPB | 510000  | low      | 64/41                | Alias->ETPPB_MEM_510000/Internal/Cacheable/Shadowed/ECC/         |&#13;&#10;| 35    | ETPPB_MEM_610000_0                                        | ETPPB | 610000  | low      | 64/41                | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 36    | ETPPB_MEM_810000_0                                        | ETPPB | 810000  | low      | 64/41                | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 37    | ETPPB_TRAP_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX      | ETPPB | 810000  | low      | 64/41                | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 38    | ETPPB_TRAP_PEMA_LOAD_SELECT_CHUNK_LITERARY                | ETPPB | 810000  | low      | 64/41                | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 39    | ETPPB_TRAP_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX         | ETPPB | 810000  | low      | 64/41                | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 40    | ETPPC_ENC_1_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPC | 10000   | low      | 64/41                | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 41    | ETPPC_ENC_1_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPC | 10000   | low      | 64/41                | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 42    | ETPPC_ENC_1_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPC | 10000   | low      | 64/41                | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 43    | ETPPC_FWD_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | ETPPC | 150000  | low      | 64/41                | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 44    | ETPPC_FWD_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | ETPPC | 150000  | low      | 64/41                | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 45    | ETPPC_FWD_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | ETPPC | 150000  | low      | 64/41                | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 46    | ETPPC_FWD_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | ETPPC | 150000  | low      | 64/41                | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 47    | ETPPC_MEM_10000_0                                         | ETPPC | 10000   | low      | 64/41                | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 48    | ETPPC_TERM_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX      | ETPPC | 190000  | low      | 64/41                | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 49    | ETPPC_TERM_PEMA_LOAD_SELECT_CHUNK_LITERARY                | ETPPC | 190000  | low      | 64/41                | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 50    | ETPPC_TERM_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX         | ETPPC | 190000  | low      | 64/41                | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 51    | ETPPC_TERM_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX           | ETPPC | 190000  | low      | 64/41                | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 52    | EVNT_EVENTS_MAIN_MEM                                      | EVNT  | C10000  | low      | 3328/8/5/4096        | Alias->EVNT_EVENTS_MAIN_MEM_BANK/Dynamic/ECC/Severe/Array/       |&#13;&#10;| 53    | IPPA_VTDCS_TCAM_BANK_COMMAND                              | IPPA  | B730000 | low      | 256/51               | Alias->IPPA_VTDCS_TCAM_BANK/                                     |&#13;&#10;| 54    | IPPA_VTDCS_TCAM_BANK_REPLY                                | IPPA  | B730000 | low      | 256/51               | Alias->IPPA_VTDCS_TCAM_BANK/                                     |&#13;&#10;| 55    | IPPA_VTECS_TCAM_BANK_COMMAND                              | IPPA  | B800000 | low      | 256/51               | Alias->IPPA_VTECS_TCAM_BANK/                                     |&#13;&#10;| 56    | IPPA_VTECS_TCAM_BANK_REPLY                                | IPPA  | B800000 | low      | 256/51               | Alias->IPPA_VTECS_TCAM_BANK/                                     |&#13;&#10;| 57    | IPPA_VTE_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX        | IPPA  | AC50000 | low      | 64/41                | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 58    | IPPA_VTE_PEMA_LOAD_SELECT_CHUNK_LITERARY                  | IPPA  | AC50000 | low      | 64/41                | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 59    | IPPA_VTE_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX           | IPPA  | AC50000 | low      | 64/41                | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 60    | IPPA_VTE_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX             | IPPA  | AC50000 | low      | 64/41                | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 61    | IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_HEADER                | IPPA  | B210000 | low      | 64/9                 | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 62    | IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS         | IPPA  | B210000 | low      | 64/9                 | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 63    | IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER       | IPPA  | B210000 | low      | 64/9                 | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 64    | IPPA_VTT_ST_TH_LE_FFC_CMD_LITERALLTY                      | IPPA  | B210000 | low      | 64/9                 | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 65    | IPPB_FFC_CMD_BITS_FROM_HEADER                             | IPPB  | 2510000 | low      | 64/9                 | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 66    | IPPB_FFC_CMD_BITS_FROM_LAYER_RECORDS                      | IPPB  | 2510000 | low      | 64/9                 | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 67    | IPPB_FFC_CMD_BITS_FROM_RELATIVE_HEADER                    | IPPB  | 2510000 | low      | 64/9                 | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 68    | IPPB_FFC_CMD_LITERALLTY                                   | IPPB  | 2510000 | low      | 64/9                 | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 69    | IPPB_FLPACS_TCAM_BANK_COMMAND                             | IPPB  | 3000000 | low      | 256/51               | Alias->IPPB_FLPACS_TCAM_BANK/                                    |&#13;&#10;| 70    | IPPB_FLPACS_TCAM_BANK_REPLY                               | IPPB  | 3000000 | low      | 256/51               | Alias->IPPB_FLPACS_TCAM_BANK/                                    |&#13;&#10;| 71    | IPPB_FLPA_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | IPPB  | 110000  | low      | 64/41                | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 72    | IPPB_FLPA_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | IPPB  | 110000  | low      | 64/41                | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 73    | IPPB_FLPA_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | IPPB  | 110000  | low      | 64/41                | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 74    | IPPB_FLPA_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | IPPB  | 110000  | low      | 64/41                | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 75    | IPPB_FLPBCS_TCAM_BANK_COMMAND                             | IPPB  | 3100000 | low      | 256/51               | Alias->IPPB_FLPBCS_TCAM_BANK/                                    |&#13;&#10;| 76    | IPPB_FLPBCS_TCAM_BANK_REPLY                               | IPPB  | 3100000 | low      | 256/51               | Alias->IPPB_FLPBCS_TCAM_BANK/                                    |&#13;&#10;| 77    | IPPB_FLPB_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | IPPB  | A10000  | low      | 64/41                | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 78    | IPPB_FLPB_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | IPPB  | A10000  | low      | 64/41                | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 79    | IPPB_FLPB_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | IPPB  | A10000  | low      | 64/41                | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 80    | IPPB_FLPB_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | IPPB  | A10000  | low      | 64/41                | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 81    | IPPB_KLEAP_LKP_FFC_INSTRUCTION                            | IPPB  | 2510000 | low      | 64/9                 | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 82    | IPPC_PMFACSA_TCAM_BANK_COMMAND                            | IPPC  | F00000  | low      | 256/51               | Alias->IPPC_PMFACSA_TCAM_BANK/                                   |&#13;&#10;| 83    | IPPC_PMFACSA_TCAM_BANK_REPLY                              | IPPC  | F00000  | low      | 256/51               | Alias->IPPC_PMFACSA_TCAM_BANK/                                   |&#13;&#10;| 84    | IPPC_PMFACSB_TCAM_BANK_COMMAND                            | IPPC  | 1000000 | low      | 256/26               | Alias->IPPC_PMFACSB_TCAM_BANK/                                   |&#13;&#10;| 85    | IPPC_PMFACSB_TCAM_BANK_REPLY                              | IPPC  | 1000000 | low      | 256/26               | Alias->IPPC_PMFACSB_TCAM_BANK/                                   |&#13;&#10;| 86    | IPPC_PMFASOFT_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX   | IPPC  | 230000  | low      | 64/41                | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 87    | IPPC_PMFASOFT_PEMA_LOAD_SELECT_CHUNK_LITERARY             | IPPC  | 230000  | low      | 64/41                | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 88    | IPPC_PMFASOFT_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX      | IPPC  | 230000  | low      | 64/41                | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 89    | IPPC_PMFASOFT_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX        | IPPC  | 230000  | low      | 64/41                | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 90    | IPPD_MEM_230000_1                                         | IPPD  | 230000  | low      | 64/41                | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 91    | IPPD_MEM_230000_2                                         | IPPD  | 230000  | low      | 64/41                | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 92    | IPPD_MEM_230000_3                                         | IPPD  | 230000  | low      | 64/41                | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 93    | IPPD_MEM_230000_4                                         | IPPD  | 230000  | low      | 64/41                | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 94    | IPPD_PMFBCS_TCAM_BANK_COMMAND                             | IPPD  | B000000 | low      | 256/26               | Alias->IPPD_PMFBCS_TCAM_BANK/                                    |&#13;&#10;| 95    | IPPD_PMFBCS_TCAM_BANK_REPLY                               | IPPD  | B000000 | low      | 256/26               | Alias->IPPD_PMFBCS_TCAM_BANK/                                    |&#13;&#10;| 96    | IPPE_LLRCS_TCAM_BANK_COMMAND                              | IPPE  | BA00000 | low      | 256/26               | Alias->IPPE_LLRCS_TCAM_BANK/                                     |&#13;&#10;| 97    | IPPE_LLRCS_TCAM_BANK_REPLY                                | IPPE  | BA00000 | low      | 256/26               | Alias->IPPE_LLRCS_TCAM_BANK/                                     |&#13;&#10;| 98    | IPPE_PRTCAM_TCAM_BANK_COMMAND                             | IPPE  | 700000  | low      | 512/10               | Alias->IPPE_PRTCAM_TCAM_BANK/                                    |&#13;&#10;| 99    | IPPE_PRTCAM_TCAM_BANK_REPLY                               | IPPE  | 700000  | low      | 512/10               | Alias->IPPE_PRTCAM_TCAM_BANK/                                    |&#13;&#10;| 100   | IPPF_VTACS_TCAM_BANK_COMMAND                              | IPPF  | B4C0000 | low      | 256/51               | Alias->IPPF_VTACS_TCAM_BANK/                                     |&#13;&#10;| 101   | IPPF_VTACS_TCAM_BANK_REPLY                                | IPPF  | B4C0000 | low      | 256/51               | Alias->IPPF_VTACS_TCAM_BANK/                                     |&#13;&#10;| 102   | IPPF_VTA_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX        | IPPF  | AB10000 | low      | 64/41                | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 103   | IPPF_VTA_PEMA_LOAD_SELECT_CHUNK_LITERARY                  | IPPF  | AB10000 | low      | 64/41                | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 104   | IPPF_VTA_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX           | IPPF  | AB10000 | low      | 64/41                | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 105   | IPPF_VTA_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX             | IPPF  | AB10000 | low      | 64/41                | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 106   | IPPF_VTBCS_TCAM_BANK_COMMAND                              | IPPF  | C000000 | low      | 256/51               | Alias->IPPF_VTBCS_TCAM_BANK/                                     |&#13;&#10;| 107   | IPPF_VTBCS_TCAM_BANK_REPLY                                | IPPF  | C000000 | low      | 256/51               | Alias->IPPF_VTBCS_TCAM_BANK/                                     |&#13;&#10;| 108   | IPPF_VTCCS_TCAM_BANK_COMMAND                              | IPPF  | B630000 | low      | 256/51               | Alias->IPPF_VTCCS_TCAM_BANK/                                     |&#13;&#10;| 109   | IPPF_VTCCS_TCAM_BANK_REPLY                                | IPPF  | B630000 | low      | 256/51               | Alias->IPPF_VTCCS_TCAM_BANK/                                     |&#13;&#10;| 110   | IPPF_VTC_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX        | IPPF  | ABB0000 | low      | 64/41                | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 111   | IPPF_VTC_PEMA_LOAD_SELECT_CHUNK_LITERARY                  | IPPF  | ABB0000 | low      | 64/41                | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 112   | IPPF_VTC_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX           | IPPF  | ABB0000 | low      | 64/41                | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 113   | IPPF_VTC_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX             | IPPF  | ABB0000 | low      | 64/41                | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 114   | IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_HEADER               | IPPF  | ACB0000 | low      | 64/38                | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 115   | IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS        | IPPF  | ACB0000 | low      | 64/38                | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 116   | IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER      | IPPF  | ACB0000 | low      | 64/38                | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 117   | IPPF_VTT_ST_ONE_LE_FFC_CMD_LITERALLTY                     | IPPF  | ACB0000 | low      | 64/38                | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 118   | IPPF_VTT_ST_ONE_LE_KLEAP_LKP_FFC_INSTRUCTION              | IPPF  | ACB0000 | low      | 64/38                | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 119   | IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_HEADER               | IPPF  | AEB0000 | low      | 64/9                 | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 120   | IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS        | IPPF  | AEB0000 | low      | 64/9                 | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 121   | IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER      | IPPF  | AEB0000 | low      | 64/9                 | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 122   | IPPF_VTT_ST_TWO_LE_FFC_CMD_LITERALLTY                     | IPPF  | AEB0000 | low      | 64/9                 | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 123   | IPPF_VTT_ST_TWO_LE_KLEAP_LKP_FFC_INSTRUCTION              | IPPF  | AEB0000 | low      | 64/9                 | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 124   | IRE_PP_LOOPBACK_CONFIG                                    | IRE   | 50000   | low      | 512/16               | Alias->IRE_TDM_CONFIG/Cacheable/Shadowed/ECC/                    |&#13;&#10;| 125   | KAPS_RPB_TCAM_CPU_CMD                                     | KAPS  | 0       | low      | 2048/2/22/2048       | Alias->KAPS_RPB_TCAM_CPU_COMMAND/Dynamic/Array/                  |&#13;&#10;| 126   | KAPS_RPB_TCAM_CPU_REP                                     | KAPS  | 0       | low      | 2048/2/22/2048       | Alias->KAPS_RPB_TCAM_CPU_COMMAND/Dynamic/Array/                  |&#13;&#10;| 127   | MTM_MCDB_FORMAT_BIER_EGR_INFO                             | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 128   | MTM_MCDB_FORMAT_BIER_ING_INFO                             | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 129   | MTM_MCDB_FORMAT_BITMAP                                    | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 130   | MTM_MCDB_FORMAT_BITMAP_PTR                                | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 131   | MTM_MCDB_FORMAT_DOUBLE                                    | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 132   | MTM_MCDB_FORMAT_LINK_LIST                                 | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 133   | MTM_MCDB_FORMAT_SINGLE                                    | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 134   | MTM_MCDB_FORMAT_TDM                                       | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 135   | MTM_MCDB_FORMAT_X_4_BITMAP                                | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 136   | OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP                         | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 137   | OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP_SHORT_STATIC_MDB_FORMAT | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 138   | OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP                           | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 139   | OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP_SHORT_STATIC_MDB_FORMAT   | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 140   | OAMP_MEP_DB_BFD_ON_MPLS                                   | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 141   | OAMP_MEP_DB_BFD_ON_MPLS_SHORT_STATIC_MDB_FORMAT           | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 142   | OAMP_MEP_DB_BFD_ON_PWE                                    | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 143   | OAMP_MEP_DB_BFD_ON_PWE_SHORT_STATIC_MDB_FORMAT            | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 144   | OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_1           | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 145   | OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_2           | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 146   | OAMP_MEP_DB_BFD_SHORT_FORMAT                              | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 147   | OAMP_MEP_DB_CCM_ETH                                       | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 148   | OAMP_MEP_DB_CCM_ETH_SHORT_STATIC_MDB_FORMAT               | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 149   | OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_1              | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 150   | OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_2              | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 151   | OAMP_MEP_DB_CCM_Y_1731_SHORT_FORMAT                       | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 152   | OAMP_MEP_DB_DM_STAT_ONE_WAY                               | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 153   | OAMP_MEP_DB_DM_STAT_TWO_WAY                               | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 154   | OAMP_MEP_DB_EXTRA_DATA_IN_MDB_HEADER                      | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 155   | OAMP_MEP_DB_EXTRA_DATA_IN_MDB_PAYLOAD                     | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 156   | OAMP_MEP_DB_EXT_DATA_HDR                                  | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 157   | OAMP_MEP_DB_EXT_DATA_PLD                                  | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 158   | OAMP_MEP_DB_LM_DB                                         | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 159   | OAMP_MEP_DB_LM_STAT                                       | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 160   | OAMP_MEP_DB_OFFLOADED_FORMAT_PART_1                       | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 161   | OAMP_MEP_DB_OFFLOADED_FORMAT_PART_2                       | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 162   | OAMP_MEP_DB_RFC_6374_ON_MPLSTP                            | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 163   | OAMP_MEP_DB_Y_1731_ON_MPLSTP                              | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 164   | OAMP_MEP_DB_Y_1731_ON_MPLSTP_SHORT_STATIC_MDB_FORMAT      | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 165   | OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_1     | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 166   | OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_2     | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 167   | OAMP_MEP_DB_Y_1731_ON_PWE                                 | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 168   | OAMP_MEP_DB_Y_1731_ON_PWE_SHORT_STATIC_MDB_FORMAT         | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 169   | OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_1        | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 170   | OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_2        | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 171   | OAMP_MMUX_MEP_DB_CACHE_OFFLOADED                          | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 172   | OAMP_MMUX_MEP_DB_CACHE_SELF_CONTAINED                     | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 173   | OAMP_MMUX_MEP_DB_CACHE_SELF_CONTAINED_LM_DB               | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 174   | OAMP_MMUX_MEP_DB_CACHE_SHORT_FORMAT                       | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 175   | OAMP_MMUX_RMEP_DB_CACHE                                   | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 176   | OAMP_PROG_TCAM_PUNT_KEY                                   | OAMP  | 260000  | low      | 64/7                 | Alias->OAMP_PE_1_PROG_TCAM/Cacheable/                            |&#13;&#10;| 177   | OAMP_PROG_TCAM_TX_KEY                                     | OAMP  | 260000  | low      | 64/7                 | Alias->OAMP_PE_1_PROG_TCAM/Cacheable/                            |&#13;&#10;| 178   | OAMP_RMEP_DATABASE                                        | OAMP  | D0000   | low      | 65536/6              | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 179   | OAMP_RMEP_DB_EXTERNAL                                     | OAMP  | D0000   | low      | 65536/6              | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 180   | OAMP_RXP_LMM_DA_NIC_TBL_FIFO                              | OAMP  | 1C0000  | low      | 128/4                | Alias->OAMP_LMM_DA_NIC_TABLE/Cacheable/Shadowed/ECC/             |&#13;&#10;| 181   | OAMP_RXP_LOCAL_R_MEP_PART_1_FIFO                          | OAMP  | D0000   | low      | 65536/6              | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 182   | OAMP_RXP_LOCAL_R_MEP_PART_2_FIFO                          | OAMP  | D0000   | low      | 65536/6              | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 183   | OAMP_RXP_LOC_2_SYS_PORT_TBL_FIFO                          | OAMP  | C0000   | low      | 1024/4               | Alias->OAMP_LOCAL_PORT_2_SYSTEM_PORT/Cacheable/Shadowed/ECC/     |&#13;&#10;| 184   | OAMP_RXP_MDB_R_MEP_PART_2_FIFO                            | OAMP  | D0000   | low      | 65536/6              | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 185   | OAMP_RXP_MEP_PROFILE_TBL_FIFO                             | OAMP  | 270000  | low      | 128/17               | Alias->OAMP_MEP_PROFILE/Cacheable/Shadowed/ECC/                  |&#13;&#10;| 186   | OAMP_RXP_UMC_TBL_FIFO                                     | OAMP  | 1B0000  | low      | 8192/6               | Alias->OAMP_UMC_TABLE/Cacheable/Shadowed/ECC/                    |&#13;&#10;| 187   | TCAM_TCAM_BANK_COMMAND                                    | TCAM  | 1000000 | low      | 65536/42             | Alias->TCAM_TCAM_BANK/                                           |&#13;&#10;| 188   | TCAM_TCAM_BANK_REPLY                                      | TCAM  | 1000000 | low      | 65536/42             | Alias->TCAM_TCAM_BANK/                                           |&#13;&#10;============================================================================================================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MEMory LIST PROTEct=ecc ACCess=RW STatiC=yes">SER MEMory LIST PROTEct=ecc ACCess=RW STatiC=yes</a></h5>
        <textarea cols='180' rows='812' >Num_ENTries     : 0x0        --->> 0xffffffff&#13;&#10;Num_BIts        : 0x0        --->> 0xffffffff&#13;&#10;========================================================================================================================================================================================&#13;&#10;|                                                                                    SER LIST MEMORIES                                                     |&#13;&#10;========================================================================================================================================================================================&#13;&#10;| Index | memory-name                                               | BLOCK | Address  | Severity | entry-info      | memory-info                                                      |&#13;&#10;========================================================================================================================================================================================&#13;&#10;| 0     | CDUM_RX_MEMA_CTRL                                         | CDUM  | 116000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 1     | CDUM_RX_MEMB_CTRL                                         | CDUM  | 117000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 2     | CDUM_RX_MEMC_CTRL                                         | CDUM  | 118000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 3     | CDUM_RX_MEMD_CTRL                                         | CDUM  | 119000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 4     | CDUM_RX_MEME_CTRL                                         | CDUM  | 120000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 5     | CDUM_RX_MEMF_CTRL                                         | CDUM  | 121000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 6     | CDUM_RX_MEMG_CTRL                                         | CDUM  | 122000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 7     | CDUM_RX_MEMH_CTRL                                         | CDUM  | 123000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 8     | CDUM_RX_MEMI_CTRL                                         | CDUM  | 124000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 9     | CDUM_RX_MEMJ_CTRL                                         | CDUM  | 125000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 10    | CDUM_RX_MEMK_CTRL                                         | CDUM  | 126000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 11    | CDUM_RX_MEML_CTRL                                         | CDUM  | 127000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 12    | CDUM_RX_MEMM_CTRL                                         | CDUM  | 128000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 13    | CDUM_RX_MEMN_CTRL                                         | CDUM  | 129000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 14    | CDUM_RX_MEMO_CTRL                                         | CDUM  | 130000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 15    | CDUM_RX_MEMP_CTRL                                         | CDUM  | 131000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 16    | CDUM_TX_MEMA_CTRL                                         | CDUM  | 132000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 17    | CDUM_TX_MEMB_CTRL                                         | CDUM  | 133000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 18    | CDUM_TX_MEMC_CTRL                                         | CDUM  | 134000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 19    | CDUM_TX_MEMD_CTRL                                         | CDUM  | 135000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 20    | CDUM_TX_MEME_CTRL                                         | CDUM  | 136000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 21    | CDUM_TX_MEMF_CTRL                                         | CDUM  | 137000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 22    | CDUM_TX_MEMG_CTRL                                         | CDUM  | 138000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 23    | CDUM_TX_MEMH_CTRL                                         | CDUM  | 139000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 24    | CDUM_TX_MEMI_CTRL                                         | CDUM  | 140000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 25    | CDUM_TX_MEMJ_CTRL                                         | CDUM  | 141000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 26    | CDU_RX_MEMA_CTRL                                          | CDU   | 116000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 27    | CDU_RX_MEMB_CTRL                                          | CDU   | 117000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 28    | CDU_RX_MEMC_CTRL                                          | CDU   | 118000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 29    | CDU_RX_MEMD_CTRL                                          | CDU   | 119000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 30    | CDU_RX_MEME_CTRL                                          | CDU   | 120000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 31    | CDU_RX_MEMF_CTRL                                          | CDU   | 121000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 32    | CDU_RX_MEMG_CTRL                                          | CDU   | 122000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 33    | CDU_RX_MEMH_CTRL                                          | CDU   | 123000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 34    | CDU_RX_MEMI_CTRL                                          | CDU   | 124000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 35    | CDU_RX_MEMJ_CTRL                                          | CDU   | 125000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 36    | CDU_RX_MEMK_CTRL                                          | CDU   | 126000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 37    | CDU_RX_MEML_CTRL                                          | CDU   | 127000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 38    | CDU_RX_MEMM_CTRL                                          | CDU   | 128000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 39    | CDU_RX_MEMN_CTRL                                          | CDU   | 129000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 40    | CDU_RX_MEMO_CTRL                                          | CDU   | 130000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 41    | CDU_RX_MEMP_CTRL                                          | CDU   | 131000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 42    | CDU_TX_MEMA_CTRL                                          | CDU   | 132000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 43    | CDU_TX_MEMB_CTRL                                          | CDU   | 133000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 44    | CDU_TX_MEMC_CTRL                                          | CDU   | 134000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 45    | CDU_TX_MEMD_CTRL                                          | CDU   | 135000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 46    | CDU_TX_MEME_CTRL                                          | CDU   | 136000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 47    | CDU_TX_MEMF_CTRL                                          | CDU   | 137000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 48    | CDU_TX_MEMG_CTRL                                          | CDU   | 138000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 49    | CDU_TX_MEMH_CTRL                                          | CDU   | 139000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 50    | CDU_TX_MEMI_CTRL                                          | CDU   | 140000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 51    | CDU_TX_MEMJ_CTRL                                          | CDU   | 141000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 52    | CFC_CFC_MEMORY_0                                          | CFC   | 80       | medium   | 16/66           | Internal/Cacheable/Shadowed/ECC/XOR(1/3)                         |&#13;&#10;| 53    | CFC_GLB_RSC_CGM_MAP                                       | CFC   | 800      | medium   | 42/66           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 54    | CFC_ILKN_PP_RX_4_CAL                                      | CFC   | 600      | medium   | 512/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 55    | CFC_NIF_PFC_MAP                                           | CFC   | 40       | medium   | 48/12           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 56    | CFC_OOB_RX_CAL                                            | CFC   | 200      | medium   | 512/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 57    | CFC_OOB_TX_CAL                                            | CFC   | 400      | medium   | 512/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 58    | CGM_DESTINATION_TABLE                                     | CGM   | E90000   | low      | 32768/4         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 59    | CGM_FLOW_AGR_MAP                                          | CGM   | F40000   | low      | 8192/5          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 60    | CGM_FLOW_ATTRIBUTES                                       | CGM   | EA0000   | low      | 4096/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 61    | CGM_INSTRUMENTATION_MEMORY                                | CGM   | F90000   | low      | 16/4/26/16      | Dynamic/ECC/Array/                                               |&#13;&#10;| 62    | CGM_INSTRUMENTATION_MEMORY_0                              | CGM   | F90000   | low      | 16/4/26/16      | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 63    | CGM_INSTRUMENTATION_MEMORY_1                              | CGM   | F90000   | low      | 16/4/26/16      | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 64    | CGM_INSTRUMENTATION_MEMORY_2                              | CGM   | F90000   | low      | 16/4/26/16      | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 65    | CGM_INSTRUMENTATION_MEMORY_3                              | CGM   | F90000   | low      | 16/4/26/16      | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 66    | CGM_INT_TM_STAT_PTR_MAP                                   | CGM   | F80000   | low      | 2048/8          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 67    | CGM_IPP_MAP                                               | CGM   | 800000   | low      | 256/4           | Cacheable/Shadowed/ECC/XOR(1/7)                                  |&#13;&#10;| 68    | CGM_IS_ING_MC                                             | CGM   | E80000   | low      | 8192/5          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 69    | CGM_LAG_ATTRIBUTES                                        | CGM   | EC0000   | low      | 16384/2         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 70    | CGM_LAG_GROUP_PROFILE                                     | CGM   | ED0000   | low      | 512/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 71    | CGM_LAG_MEMBER_TABLE                                      | CGM   | EE0000   | low      | 16384/2         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 72    | CGM_LAG_STAT_ATTRIBUTES                                   | CGM   | EB0000   | low      | 512/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 73    | CGM_MEMBER_TO_DSP_MAPPING                                 | CGM   | EF0000   | low      | 32768/4         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 74    | CGM_MEM_100000                                            | CGM   | 100000   | low      | 65536/16        | Dynamic/Internal/ECC/                                            |&#13;&#10;| 75    | CGM_MEM_B60000                                            | CGM   | B60000   | low      | 32/10           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 76    | CGM_MEM_B80000                                            | CGM   | B80000   | low      | 128/10          | Dynamic/Internal/ECC/                                            |&#13;&#10;| 77    | CGM_MEM_BA0000                                            | CGM   | BA0000   | low      | 256/10          | Dynamic/Internal/ECC/                                            |&#13;&#10;| 78    | CGM_MEM_BC0000                                            | CGM   | BC0000   | low      | 128/10          | Dynamic/Internal/ECC/                                            |&#13;&#10;| 79    | CGM_QSPM                                                  | CGM   | 7C0000   | low      | 16384/3         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 80    | CGM_SMOOTH_DIVISION                                       | CGM   | F00000   | low      | 4096/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 81    | CGM_SNIF_TM_TABLE                                         | CGM   | E50000   | low      | 32/3/58/32      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 82    | CGM_STACK_FEC_RESOLVE                                     | CGM   | F20000   | low      | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 83    | CGM_STACK_TRUNK_RESOLVE                                   | CGM   | F30000   | low      | 4096/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 84    | CGM_SYS_RED_QSIZE                                         | CGM   | 7D0000   | low      | 2048/13         | Dynamic/ECC/                                                     |&#13;&#10;| 85    | CGM_SYS_RED_QSIZE_RANGES                                  | CGM   | 7F0000   | low      | 64/47           | Cacheable/Shadowed/ECC/XOR(1/5)                                  |&#13;&#10;| 86    | CGM_SYS_RED_RJCT_PRMS                                     | CGM   | 7E0000   | low      | 256/7           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 87    | CGM_TELEMETRY_QSIZE_RANGES                                | CGM   | F70000   | low      | 64/23           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 88    | CGM_VOQ_CNI_PRMS                                          | CGM   | CB0000   | low      | 64/16           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 89    | CGM_VOQ_CNI_STATUS                                        | CGM   | DB0000   | low      | 2048/5          | Dynamic/ECC/                                                     |&#13;&#10;| 90    | CGM_VOQ_CONGESTION_PRMS                                   | CGM   | 860000   | low      | 64/15           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 91    | CGM_VOQ_DRAM_BOUND_PRMS                                   | CGM   | 880000   | low      | 64/20           | Cacheable/Shadowed/ECC/XOR(1/5)                                  |&#13;&#10;| 92    | CGM_VOQ_DRAM_RECOVERY_CACHE_PRMS                          | CGM   | 8C0000   | low      | 64/7            | Cacheable/Shadowed/ECC/XOR(1/5)                                  |&#13;&#10;| 93    | CGM_VOQ_DRAM_RECOVERY_PRMS                                | CGM   | 8A0000   | low      | 64/23           | Cacheable/Shadowed/ECC/XOR(1/5)                                  |&#13;&#10;| 94    | CGM_VOQ_GRNTD_PRMS                                        | CGM   | 820000   | low      | 64/7            | Cacheable/Shadowed/ECC/XOR(1/5)                                  |&#13;&#10;| 95    | CGM_VOQ_LATENCY_RANGES                                    | CGM   | 10B0000  | low      | 32/30           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 96    | CGM_VOQ_LATENCY_RJCT_PRMS                                 | CGM   | 1080000  | low      | 256/15          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 97    | CGM_VOQ_PROFILES                                          | CGM   | 400000   | low      | 16384/8         | Cacheable/Shadowed/ECC/XOR(1/13)                                 |&#13;&#10;| 98    | CGM_VOQ_SRAM_BUFFERS_RJCT_PRMS                            | CGM   | 840000   | low      | 256/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 99    | CGM_VOQ_SRAM_PDS_RJCT_PRMS                                | CGM   | 850000   | low      | 256/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 100   | CGM_VOQ_VSQS_PRMS                                         | CGM   | 500000   | low      | 16384/5         | Cacheable/Shadowed/ECC/XOR(2/12)                                 |&#13;&#10;| 101   | CGM_VOQ_WORDS_RJCT_PRMS                                   | CGM   | 830000   | low      | 256/20          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 102   | CGM_VSQA_RJCT_PRMS                                        | CGM   | A00000   | low      | 16/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 103   | CGM_VSQA_WRED_RJCT_PRMS                                   | CGM   | 9F0000   | low      | 16/13           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 104   | CGM_VSQB_RJCT_PRMS                                        | CGM   | A20000   | low      | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 105   | CGM_VSQB_WRED_RJCT_PRMS                                   | CGM   | A10000   | low      | 64/13           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 106   | CGM_VSQC_RJCT_PRMS                                        | CGM   | A40000   | low      | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 107   | CGM_VSQC_WORDS_STATE                                      | CGM   | 930000   | low      | 128/8           | Dynamic/ECC/                                                     |&#13;&#10;| 108   | CGM_VSQC_WRED_RJCT_PRMS                                   | CGM   | A30000   | low      | 64/13           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 109   | CGM_VSQD_RJCT_PRMS                                        | CGM   | A60000   | low      | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 110   | CGM_VSQD_SRAM_BUFFERS_STATE                               | CGM   | 970000   | low      | 256/4           | Dynamic/ECC/                                                     |&#13;&#10;| 111   | CGM_VSQD_SRAM_PDS_STATE                                   | CGM   | 980000   | low      | 256/3           | Dynamic/ECC/                                                     |&#13;&#10;| 112   | CGM_VSQD_WORDS_STATE                                      | CGM   | 960000   | low      | 256/8           | Dynamic/ECC/                                                     |&#13;&#10;| 113   | CGM_VSQD_WRED_RJCT_PRMS                                   | CGM   | A50000   | low      | 64/13           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 114   | CGM_VSQE_RJCT_PRMS                                        | CGM   | A80000   | low      | 128/23          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 115   | CGM_VSQE_SRAM_BUFFERS_STATE                               | CGM   | 9A0000   | low      | 128/10          | Dynamic/ECC/                                                     |&#13;&#10;| 116   | CGM_VSQE_SRAM_PDS_STATE                                   | CGM   | 9B0000   | low      | 128/8           | Dynamic/ECC/                                                     |&#13;&#10;| 117   | CGM_VSQE_WORDS_STATE                                      | CGM   | 990000   | low      | 128/15          | Dynamic/ECC/                                                     |&#13;&#10;| 118   | CGM_VSQE_WRED_RJCT_PRMS                                   | CGM   | A70000   | low      | 128/13          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 119   | CGM_VSQF_MAX_SIZE                                         | CGM   | BE0000   | low      | 392/10          | Dynamic/ECC/                                                     |&#13;&#10;| 120   | CGM_VSQF_RJCT_PRMS                                        | CGM   | AA0000   | low      | 64/40           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 121   | CGM_VSQF_SRAM_BUFFERS_STATE                               | CGM   | 9D0000   | low      | 392/13          | Dynamic/ECC/                                                     |&#13;&#10;| 122   | CGM_VSQF_SRAM_PDS_STATE                                   | CGM   | 9E0000   | low      | 392/10          | Dynamic/ECC/                                                     |&#13;&#10;| 123   | CGM_VSQF_WORDS_STATE                                      | CGM   | 9C0000   | low      | 392/15          | Dynamic/ECC/                                                     |&#13;&#10;| 124   | CGM_VSQF_WRED_RJCT_PRMS                                   | CGM   | A90000   | low      | 64/13           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 125   | CRPS_CRPS_DMA_PRE_READ_MEM                                | CRPS  | 6C00     | low      | 256/2/15/256    | Dynamic/Internal/ECC/Array/                                      |&#13;&#10;| 126   | CRPS_CRPS_EXPANSION_MAP_A_MEM                             | CRPS  | 8000     | low      | 1024/8/2/1024   | Dynamic/Internal/ECC/Array/                                      |&#13;&#10;| 127   | CRPS_CRPS_EXPANSION_MAP_B_MEM                             | CRPS  | 18000    | low      | 1024/8/2/1024   | Dynamic/Internal/ECC/Array/                                      |&#13;&#10;| 128   | CRPS_CRPS_EXPANSION_MAP_C_MEM                             | CRPS  | 28000    | low      | 1024/6/2/1024   | Dynamic/Internal/ECC/Array/                                      |&#13;&#10;| 129   | CRPS_CRPS_OVTH_MEM_A                                      | CRPS  | 0        | medium   | 64/8/18/64      | Dynamic/ECC/Array/                                               |&#13;&#10;| 130   | CRPS_CRPS_OVTH_MEM_B                                      | CRPS  | 1000     | medium   | 128/8/18/128    | Dynamic/ECC/Array/                                               |&#13;&#10;| 131   | CRPS_CRPS_OVTH_MEM_C                                      | CRPS  | 3000     | medium   | 256/6/18/256    | Dynamic/ECC/Array/                                               |&#13;&#10;| 132   | ECGM_FDCM                                                 | ECGM  | B0000    | high     | 256/3           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 133   | ECGM_FDCMAX                                               | ECGM  | C0000    | high     | 256/3           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 134   | ECGM_FQSM                                                 | ECGM  | 100000   | high     | 256/4           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 135   | ECGM_FQSMAX                                               | ECGM  | 110000   | high     | 256/4           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 136   | ECGM_PDCM                                                 | ECGM  | 20000    | high     | 1024/3          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 137   | ECGM_PDCMAX                                               | ECGM  | 30000    | high     | 1024/3          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 138   | ECGM_PQSM                                                 | ECGM  | 50000    | high     | 1024/4          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 139   | ECGM_PQSMAX                                               | ECGM  | 60000    | high     | 1024/4          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 140   | ECGM_QDCM                                                 | ECGM  | 80000    | high     | 1024/3          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 141   | ECGM_QDCMAX                                               | ECGM  | 90000    | high     | 1024/3          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 142   | ECGM_QDCT_TABLE                                           | ECGM  | 70000    | medium   | 128/30          | Cacheable/Shadowed/ECC/XOR(1/6)                                  |&#13;&#10;| 143   | ECGM_QQSM                                                 | ECGM  | E0000    | high     | 1024/4          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 144   | ECGM_QQSMAX                                               | ECGM  | F0000    | high     | 1024/4          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 145   | ECGM_QQST_TABLE                                           | ECGM  | D0000    | medium   | 128/19          | Cacheable/Shadowed/ECC/XOR(1/6)                                  |&#13;&#10;| 146   | ECI_ECI_PIR_RXI_MEM                                       | ECI   | 100      | low      | 128/2/12/128    | Dynamic/ECC/Array/                                               |&#13;&#10;| 147   | ECI_RESERVED_48                                           | ECI   | 800      | low      | 2048/5          | Dynamic/Internal/ECC/                                            |&#13;&#10;| 148   | EPNI_ALIGNER_MIRR_QP_TO_CHANNEL_MAP                       | EPNI  | 50000    | medium   | 512/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 149   | EPNI_ALIGNER_QP_TO_CHANNEL_MAP                            | EPNI  | 40000    | medium   | 512/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 150   | EPNI_ALIGNER_QP_TO_CMIC_MAP                               | EPNI  | 30000    | medium   | 512/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 151   | EPNI_IFC_2_NIF_PORT_MAP                                   | EPNI  | 2E0000   | medium   | 64/4            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 152   | EPS_CAL_CAL_INDX_MUX                                      | EPS   | 80000    | medium   | 512/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 153   | EPS_DWM                                                   | EPS   | 30000    | medium   | 512/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 154   | EPS_DWM_8P                                                | EPS   | 40000    | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 155   | EPS_HEADR_CMPNS_CAL_HP_CBM                                | EPS   | 190000   | high     | 64/5            | Dynamic/ECC/Severe/                                              |&#13;&#10;| 156   | EPS_HEADR_CMPNS_CAL_LP_CBM                                | EPS   | 1A0000   | high     | 64/5            | Dynamic/ECC/Severe/                                              |&#13;&#10;| 157   | EPS_HEADR_CMPNS_OTM_HIGH_CBM                              | EPS   | 150000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 158   | EPS_HEADR_CMPNS_OTM_LOW_CBM                               | EPS   | 160000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 159   | EPS_HEADR_CMPNS_QP_CBM                                    | EPS   | 170000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 160   | EPS_HEADR_CMPNS_TCG_CBM                                   | EPS   | 180000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 161   | EPS_HEADR_CMPNS_WFQ_CAST_CBM                              | EPS   | 1C0000   | high     | 1024/3          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 162   | EPS_HEADR_CMPNS_WFQ_TCG_CBM                               | EPS   | 1B0000   | high     | 512/3           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 163   | EPS_OTM_CALENDAR_CRDT_TABLE                               | EPS   | 90000    | medium   | 128/8           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 164   | EPS_OTM_HIGH_CAL_CRDT_BALANCE                             | EPS   | A0000    | high     | 64/5            | Dynamic/ECC/Severe/                                              |&#13;&#10;| 165   | EPS_OTM_HIGH_CRDT_BALANCE                                 | EPS   | F0000    | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 166   | EPS_OTM_HP_CRDT_TABLE                                     | EPS   | C0000    | medium   | 1024/10         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 167   | EPS_OTM_LOW_CAL_CRDT_BALANCE                              | EPS   | B0000    | high     | 64/5            | Dynamic/ECC/Severe/                                              |&#13;&#10;| 168   | EPS_OTM_LOW_CRDT_BALANCE                                  | EPS   | 100000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 169   | EPS_OTM_LP_CRDT_TABLE                                     | EPS   | D0000    | medium   | 1024/10         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 170   | EPS_OTM_TOTAL_CRDT_BALANCE                                | EPS   | E0000    | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 171   | EPS_QP_CBM                                                | EPS   | 120000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 172   | EPS_QP_CREDIT_TABLE                                       | EPS   | 110000   | medium   | 1024/9          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 173   | EPS_TCG_CBM                                               | EPS   | 140000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 174   | EPS_TCG_CREDIT_TABLE                                      | EPS   | 130000   | medium   | 1024/9          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 175   | ERPP_CFG_ENABLE_FILTER_PER_PORT_TABLE                     | ERPP  | 2FA0000  | low      | 256/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 176   | ERPP_DSP_IN_LAG_TABLE                                     | ERPP  | 2E70000  | low      | 4096/5          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 177   | ERPP_FES_2ND_INSTRUCTION                                  | ERPP  | 3040000  | low      | 128/12/4/128    | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 178   | ERPP_FIFO_DSP_1                                           | ERPP  | 31E0000  | low      | 92/32           | Dynamic/ECC/                                                     |&#13;&#10;| 179   | ERPP_MEM_1500000                                          | ERPP  | 1500000  | medium   | 32/4/19/32      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 180   | ERPP_MEM_7E0000                                           | ERPP  | 7E0000   | medium   | 32/8/19/32      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 181   | ERPP_PER_PORT_TABLE                                       | ERPP  | 2E60000  | high     | 256/20          | Cacheable/Shadowed/ECC/Severe/XOR(1/7)                           |&#13;&#10;| 182   | ERPP_PMF_FES_PROGRAM                                      | ERPP  | 3030000  | low      | 64/15           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 183   | ERPP_PMF_KBR_PASS                                         | ERPP  | 3020000  | low      | 64/11           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 184   | ERPP_PMF_PASS_KEY_GEN                                     | ERPP  | 3010000  | low      | 64/74           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 185   | ERPP_PRP_PP_DSP_PTR_TABLE                                 | ERPP  | 2E40000  | low      | 256/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 186   | ERPP_TM_PP_DSP_PTR_TABLE                                  | ERPP  | 2E50000  | low      | 256/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 187   | ETPPA_DSP_DATA_TABLE                                      | ETPPA | 2200000  | high     | 256/5           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 188   | ETPPA_JERICHO_INGRESS_NWK_QOS_TABLE                       | ETPPA | 22A0000  | high     | 1024/2          | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 189   | ETPPA_LAYER_NWK_QOS_TABLE                                 | ETPPA | 22B0000  | low      | 2048/2          | Cacheable/Shadowed/ECC/XOR(1/10)                                 |&#13;&#10;| 190   | ETPPA_MEM_240000                                          | ETPPA | 240000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 191   | ETPPA_MEM_400000                                          | ETPPA | 400000   | medium   | 32/8/19/32      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 192   | ETPPA_MEM_1000000                                         | ETPPA | 1000000  | medium   | 32/4/19/32      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 193   | ETPPA_MEM_2400000                                         | ETPPA | 2400000  | low      | 64/66           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 194   | ETPPA_PER_PORT_TABLE                                      | ETPPA | 2210000  | high     | 256/11          | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 195   | ETPPA_PRP_FES_PROGRAM_TABLE                               | ETPPA | 2300000  | high     | 64/23           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 196   | ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION                       | ETPPA | 230000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 197   | ETPPA_PRP_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | ETPPA | 230000   | low      | 64/41           | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 198   | ETPPA_PRP_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | ETPPA | 230000   | low      | 64/41           | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 199   | ETPPA_PRP_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | ETPPA | 230000   | low      | 64/41           | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 200   | ETPPA_PRP_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | ETPPA | 230000   | low      | 64/41           | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 201   | ETPPB_BIT_CRUNCHER_DOUBLE_INSTRUCTION                     | ETPPB | 1200000  | low      | 64/77           | Alias->ETPPB_TERM_BIT_CRUNCHER_PROGRAM/Cacheable/Shadowed/ECC/   |&#13;&#10;| 202   | ETPPB_BIT_CRUNCHER_INSTRUCTION                            | ETPPB | 1200000  | low      | 64/77           | Alias->ETPPB_TERM_BIT_CRUNCHER_PROGRAM/Cacheable/Shadowed/ECC/   |&#13;&#10;| 203   | ETPPB_EGRESS_MEMBERSHIP                                   | ETPPB | 30000    | high     | 4096/66         | Cacheable/Shadowed/ECC/Severe/XOR(1/11)                          |&#13;&#10;| 204   | ETPPB_ENCAPSULATION_2_CONTEXT_ENABLERS                    | ETPPB | 1410000  | low      | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 205   | ETPPB_ENCAPSULATION_3_CONTEXT_ENABLERS                    | ETPPB | 910000   | low      | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 206   | ETPPB_ENCAPSULATION_4_CONTEXT_ENABLERS                    | ETPPB | 1010000  | low      | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 207   | ETPPB_ENCAPSULATION_5_CONTEXT_ENABLERS                    | ETPPB | 1110000  | low      | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 208   | ETPPB_ENC_1_BIT_CRUNCHER_PROGRAM                          | ETPPB | 1220000  | medium   | 64/52           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 209   | ETPPB_ENC_2_ARR_0_FORMAT_CONFIGURATION_TABLE              | ETPPB | 1420000  | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                           |&#13;&#10;| 210   | ETPPB_ENC_2_BIT_CRUNCHER_PROGRAM                          | ETPPB | 1230000  | medium   | 64/52           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 211   | ETPPB_ENC_2_CONSTANT_TABLE                                | ETPPB | 1400000  | low      | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 212   | ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION                     | ETPPB | 1510000  | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 213   | ETPPB_ENC_2_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPB | 1510000  | low      | 64/41           | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 214   | ETPPB_ENC_2_PEMA_LOAD_SELECT_CHUNK_LITERARY               | ETPPB | 1510000  | low      | 64/41           | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 215   | ETPPB_ENC_2_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPB | 1510000  | low      | 64/41           | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 216   | ETPPB_ENC_2_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPB | 1510000  | low      | 64/41           | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 217   | ETPPB_ENC_3_ARR_0_FORMAT_CONFIGURATION_TABLE              | ETPPB | 920000   | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                           |&#13;&#10;| 218   | ETPPB_ENC_3_BIT_CRUNCHER_PROGRAM                          | ETPPB | 1240000  | medium   | 64/52           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 219   | ETPPB_ENC_3_CONSTANT_TABLE                                | ETPPB | 900000   | low      | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 220   | ETPPB_ENC_4_ARR_0_FORMAT_CONFIGURATION_TABLE              | ETPPB | 1020000  | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                           |&#13;&#10;| 221   | ETPPB_ENC_4_BIT_CRUNCHER_PROGRAM                          | ETPPB | 1250000  | medium   | 64/52           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 222   | ETPPB_ENC_4_CONSTANT_TABLE                                | ETPPB | 1000000  | low      | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 223   | ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION                     | ETPPB | 610000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 224   | ETPPB_ENC_4_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPB | 610000   | low      | 64/41           | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 225   | ETPPB_ENC_4_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPB | 610000   | low      | 64/41           | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 226   | ETPPB_ENC_4_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPB | 610000   | low      | 64/41           | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 227   | ETPPB_ENC_5_ARR_0_FORMAT_CONFIGURATION_TABLE              | ETPPB | 1120000  | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                           |&#13;&#10;| 228   | ETPPB_ENC_5_BIT_CRUNCHER_PROGRAM                          | ETPPB | 1260000  | medium   | 64/52           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 229   | ETPPB_ENC_5_CONSTANT_TABLE                                | ETPPB | 1100000  | low      | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 230   | ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION                     | ETPPB | 710000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 231   | ETPPB_ENC_5_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPB | 710000   | low      | 64/41           | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 232   | ETPPB_ENC_5_PEMA_LOAD_SELECT_CHUNK_LITERARY               | ETPPB | 710000   | low      | 64/41           | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 233   | ETPPB_ENC_5_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPB | 710000   | low      | 64/41           | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 234   | ETPPB_ENC_5_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPB | 710000   | low      | 64/41           | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 235   | ETPPB_FWD_BIT_CRUNCHER_PROGRAM                            | ETPPB | 1210000  | medium   | 64/77           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 236   | ETPPB_MEM_510000                                          | ETPPB | 510000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 237   | ETPPB_MEM_520000                                          | ETPPB | 520000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 238   | ETPPB_MEM_620000                                          | ETPPB | 620000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 239   | ETPPB_MEM_720000                                          | ETPPB | 720000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 240   | ETPPB_MEM_820000                                          | ETPPB | 820000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 241   | ETPPB_MEM_1520000                                         | ETPPB | 1520000  | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 242   | ETPPB_MEM_510000_1                                        | ETPPB | 510000   | low      | 64/41           | Alias->ETPPB_MEM_510000/Internal/Cacheable/Shadowed/ECC/         |&#13;&#10;| 243   | ETPPB_MEM_510000_2                                        | ETPPB | 510000   | low      | 64/41           | Alias->ETPPB_MEM_510000/Internal/Cacheable/Shadowed/ECC/         |&#13;&#10;| 244   | ETPPB_MEM_610000_0                                        | ETPPB | 610000   | low      | 64/41           | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 245   | ETPPB_MEM_810000_0                                        | ETPPB | 810000   | low      | 64/41           | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 246   | ETPPB_NEW_QOS_MAP                                         | ETPPB | 10000    | high     | 2048/18         | Cacheable/Shadowed/ECC/Severe/XOR(1/10)                          |&#13;&#10;| 247   | ETPPB_QOS_DP_MAP                                          | ETPPB | 20000    | high     | 2048/22         | Cacheable/Shadowed/ECC/Severe/XOR(1/10)                          |&#13;&#10;| 248   | ETPPB_SOURCE_ADRS_MAP_0                                   | ETPPB | 190000   | high     | 64/18           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                           |&#13;&#10;| 249   | ETPPB_SOURCE_ADRS_MAP_1                                   | ETPPB | 1A0000   | high     | 64/18           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                           |&#13;&#10;| 250   | ETPPB_STP_STATE                                           | ETPPB | 40000    | high     | 256/34          | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 251   | ETPPB_TERM_BIT_CRUNCHER_PROGRAM                           | ETPPB | 1200000  | medium   | 64/77           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 252   | ETPPB_TRAP_BIT_CRUNCHER_PROGRAM                           | ETPPB | 1270000  | medium   | 64/52           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 253   | ETPPB_TRAP_CONSTANT_TABLE                                 | ETPPB | 50000    | high     | 64/5            | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 254   | ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION                      | ETPPB | 810000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 255   | ETPPB_TRAP_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX      | ETPPB | 810000   | low      | 64/41           | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 256   | ETPPB_TRAP_PEMA_LOAD_SELECT_CHUNK_LITERARY                | ETPPB | 810000   | low      | 64/41           | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 257   | ETPPB_TRAP_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX         | ETPPB | 810000   | low      | 64/41           | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 258   | ETPPB_TRAP_PER_PP_PORT_TABLE                              | ETPPB | 60000    | high     | 256/4           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 259   | ETPPB_VID_MIRROR_PROFILE_TABLE                            | ETPPB | A0000    | low      | 256/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 260   | ETPPC_EDITING_PER_PORT_TABLE                              | ETPPC | 1860000  | high     | 256/8           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 261   | ETPPC_ENCAPSULATION_1_CONTEXT_ENABLERS                    | ETPPC | 1710000  | low      | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 262   | ETPPC_ENC_1_ARR_0_FORMAT_CONFIGURATION_TABLE              | ETPPC | 1720000  | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                           |&#13;&#10;| 263   | ETPPC_ENC_1_CONSTANT_TABLE                                | ETPPC | 1700000  | low      | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 264   | ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION                     | ETPPC | 10000    | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 265   | ETPPC_ENC_1_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPC | 10000    | low      | 64/41           | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 266   | ETPPC_ENC_1_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPC | 10000    | low      | 64/41           | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 267   | ETPPC_ENC_1_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPC | 10000    | low      | 64/41           | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 268   | ETPPC_FORWARDING_CONTEXT_ENABLERS                         | ETPPC | 1880000  | high     | 64/5            | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 269   | ETPPC_FORWARDING_FORMAT_CONFIGURATION_TABLE_0             | ETPPC | 1890000  | high     | 64/27           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 270   | ETPPC_FWD_CONSTANT_TABLE                                  | ETPPC | 1870000  | low      | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 271   | ETPPC_FWD_MAP_EGRESS_VLAN_EDITING_TABLE                   | ETPPC | 1820000  | high     | 4096/3          | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 272   | ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION                       | ETPPC | 150000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 273   | ETPPC_FWD_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | ETPPC | 150000   | low      | 64/41           | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 274   | ETPPC_FWD_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | ETPPC | 150000   | low      | 64/41           | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 275   | ETPPC_FWD_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | ETPPC | 150000   | low      | 64/41           | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 276   | ETPPC_FWD_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | ETPPC | 150000   | low      | 64/41           | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 277   | ETPPC_LATENCY_PROFILE_TABLE                               | ETPPC | 20F0000  | low      | 16/39           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 278   | ETPPC_LAYER_NWK_QOS_TABLE                                 | ETPPC | 2070000  | low      | 2048/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 279   | ETPPC_LLVP_TABLE                                          | ETPPC | 2120000  | low      | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 280   | ETPPC_MEM_20000                                           | ETPPC | 20000    | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 281   | ETPPC_MEM_160000                                          | ETPPC | 160000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 282   | ETPPC_MEM_10000_0                                         | ETPPC | 10000    | low      | 64/41           | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 283   | ETPPC_MEM_1A0000                                          | ETPPC | 1A0000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 284   | ETPPC_MY_CFM_MAC_TABLE                                    | ETPPC | 20D0000  | low      | 256/39          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 285   | ETPPC_NEW_QOS_MAP                                         | ETPPC | 2600000  | high     | 2048/18         | Cacheable/Shadowed/ECC/Severe/XOR(1/10)                          |&#13;&#10;| 286   | ETPPC_OAMA                                                | ETPPC | 3020000  | medium   | 32768/3         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 287   | ETPPC_OAMB                                                | ETPPC | 3030000  | medium   | 2048/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 288   | ETPPC_PROTECTION_TABLE                                    | ETPPC | 2060000  | medium   | 8192/5          | Cacheable/Shadowed/ECC/XOR(2/11)                                 |&#13;&#10;| 289   | ETPPC_QOS_DP_MAP                                          | ETPPC | 2610000  | high     | 2048/22         | Cacheable/Shadowed/ECC/Severe/XOR(1/10)                          |&#13;&#10;| 290   | ETPPC_SOURCE_ADRS_MAP                                     | ETPPC | 2710000  | high     | 64/18           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 291   | ETPPC_TERM_CONSTANT_TABLE                                 | ETPPC | 2140000  | low      | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 292   | ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION                      | ETPPC | 190000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 293   | ETPPC_TERM_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX      | ETPPC | 190000   | low      | 64/41           | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 294   | ETPPC_TERM_PEMA_LOAD_SELECT_CHUNK_LITERARY                | ETPPC | 190000   | low      | 64/41           | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 295   | ETPPC_TERM_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX         | ETPPC | 190000   | low      | 64/41           | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 296   | ETPPC_TERM_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX           | ETPPC | 190000   | low      | 64/41           | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 297   | EVNT_BINNING_TABLE                                        | EVNT  | CF0000   | high     | 256/16/5/256    | Dynamic/ECC/Severe/Array/                                        |&#13;&#10;| 298   | EVNT_EVENTS_MAIN_MEM                                      | EVNT  | C10000   | low      | 3328/8/5/4096   | Alias->EVNT_EVENTS_MAIN_MEM_BANK/Dynamic/ECC/Severe/Array/       |&#13;&#10;| 299   | EVNT_EVENTS_MAIN_MEM_BANK                                 | EVNT  | C10000   | high     | 3328/8/5/4096   | Dynamic/ECC/Severe/Array/                                        |&#13;&#10;| 300   | EVNT_TRANSACTION_ENGINE_BIT_MAPPING                       | EVNT  | C90000   | high     | 256/3           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 301   | EVNT_TX_EVENT_ID_TO_CONTEXT_ID_MAP                        | EVNT  | CA0000   | high     | 256/1           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 302   | FCR_EFMS_SOURCE_PIPE                                      | FCR   | 2800     | medium   | 256/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 303   | FDR_FDR_MC                                                | FDR   | 300000   | high     | 4096/18         | Cacheable/Shadowed/ECC/Severe/XOR(1/11)                          |&#13;&#10;| 304   | FDT_IN_BAND_MEM                                           | FDT   | 24000    | medium   | 2048/5          | Dynamic/ECC/                                                     |&#13;&#10;| 305   | FDT_MESH_MC                                               | FDT   | 26000    | medium   | 4096/2/22/4096  | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 306   | FDT_WFD                                                   | FDT   | 2A000    | medium   | 16/2/100/16     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 307   | FQP_ETS_CRDT_TABLE                                        | FQP   | 360000   | medium   | 64/4            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 308   | FQP_OTM_METER_CRDT_BALANCE                                | FQP   | 390000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 309   | FQP_OTM_METER_NIF_DC                                      | FQP   | 370000   | medium   | 512/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 310   | FQP_OTM_METER_TABLE                                       | FQP   | 380000   | medium   | 256/9           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 311   | ILE_CORE_TX_FIFO_MEM                                      | ILE   | 104000   | high     | 32/4/37/32      | Dynamic/ECC/Severe/Array/                                        |&#13;&#10;| 312   | ILE_RX_STATS_MEM_0                                        | ILE   | 100000   | low      | 256/21          | Dynamic/ECC/                                                     |&#13;&#10;| 313   | ILE_TX_STATS_MEM_0                                        | ILE   | 102000   | low      | 256/21          | Dynamic/ECC/                                                     |&#13;&#10;| 314   | IPPA_FWD_DOMAIN_CS_PROFILE_MAP                            | IPPA  | B50000   | medium   | 128/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 315   | IPPA_INGRESS_VLAN_EDIT_COMMAND_TABLE_1                    | IPPA  | 7C0000   | medium   | 512/8           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 316   | IPPA_MEM_AC60000                                          | IPPA  | AC60000  | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 317   | IPPA_ROUTING_PROFILE_TABLE                                | IPPA  | 8D0300   | medium   | 256/2/4/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 318   | IPPA_VLAN_MEMBERSHIP_TABLE_1                              | IPPA  | 750000   | medium   | 4096/66         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 319   | IPPA_VLAN_RANGE_COMPRESSION_TABLE_1                       | IPPA  | 700000   | medium   | 32/2/99/32      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 320   | IPPA_VRID_MY_MAC_MAPPING_1                                | IPPA  | AF0000   | medium   | 32/18           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 321   | IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION                        | IPPA  | AC50000  | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 322   | IPPA_VTE_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX        | IPPA  | AC50000  | low      | 64/41           | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 323   | IPPA_VTE_PEMA_LOAD_SELECT_CHUNK_LITERARY                  | IPPA  | AC50000  | low      | 64/41           | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 324   | IPPA_VTE_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX           | IPPA  | AC50000  | low      | 64/41           | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 325   | IPPA_VTE_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX             | IPPA  | AC50000  | low      | 64/41           | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 326   | IPPA_VTT_FORMAT_CONFIGURATION_TABLE                       | IPPA  | 9900C0   | low      | 64/2/64/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 327   | IPPA_VTT_IN_PP_PORT_CONFIG                                | IPPA  | 760300   | medium   | 256/2/6/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 328   | IPPA_VTT_LLVP                                             | IPPA  | 960000   | medium   | 1024/4          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 329   | IPPA_VTT_PATH_SELECT                                      | IPPA  | 830000   | low      | 4096/3/2/4096   | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 330   | IPPA_VTT_RES_CONTEXT_ENABLERS                             | IPPA  | 9300C0   | medium   | 64/2/9/64       | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 331   | IPPA_VTT_ST_TH_LE_CONTEXT_CONSTANT_VALUES                 | IPPA  | B60000   | medium   | 64/2/9/64       | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 332   | IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_HEADER                | IPPA  | B210000  | low      | 64/9            | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 333   | IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS         | IPPA  | B210000  | low      | 64/9            | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 334   | IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER       | IPPA  | B210000  | low      | 64/9            | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 335   | IPPA_VTT_ST_TH_LE_FFC_CMD_LITERALLTY                      | IPPA  | B210000  | low      | 64/9            | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 336   | IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0                      | IPPA  | B210000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 337   | IPPA_VTT_ST_TH_LE_FFC_GROUP_1_QUAD_0                      | IPPA  | B230000  | medium   | 64/16           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 338   | IPPA_VTT_ST_TH_LE_FFC_GROUP_2_QUAD                        | IPPA  | B250000  | medium   | 64/2/16/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 339   | IPPA_VTT_ST_TH_LE_FFC_GROUP_3_QUAD_0                      | IPPA  | B280000  | medium   | 64/16           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 340   | IPPA_VTT_ST_TH_LE_FFC_GROUP_3_QUAD_1                      | IPPA  | B290000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 341   | IPPA_VTT_ST_TH_LE_KBR                                     | IPPA  | B2B0000  | medium   | 64/6/4/64       | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 342   | IPPA_VTT_ST_TH_LE_PD_0                                    | IPPA  | B320000  | medium   | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 343   | IPPA_VTT_ST_TH_LE_PD_1                                    | IPPA  | B330000  | medium   | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 344   | IPPA_VTT_ST_TH_LE_PD_2                                    | IPPA  | B340000  | medium   | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 345   | IPPA_VTT_ST_TH_LE_PD_3                                    | IPPA  | B350000  | medium   | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 346   | IPPA_VTT_ST_TH_LE_PD_4                                    | IPPA  | B360000  | medium   | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 347   | IPPA_VTT_ST_TH_LE_PD_5                                    | IPPA  | B370000  | medium   | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 348   | IPPA_VTT_ST_TH_LE_PD_0_CONTEXT_TO_PROFILES_DATA           | IPPA  | B380000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 349   | IPPA_VTT_ST_TH_LE_PD_1_CONTEXT_TO_PROFILES_DATA           | IPPA  | B390000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 350   | IPPA_VTT_ST_TH_LE_PD_2_CONTEXT_TO_PROFILES_DATA           | IPPA  | B3A0000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 351   | IPPA_VTT_ST_TH_LE_PD_3_CONTEXT_TO_PROFILES_DATA           | IPPA  | B3B0000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 352   | IPPA_VTT_ST_TH_LE_PD_4_CONTEXT_TO_PROFILES_DATA           | IPPA  | B3C0000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 353   | IPPA_VTT_ST_TH_LE_PD_5_CONTEXT_TO_PROFILES_DATA           | IPPA  | B3D0000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 354   | IPPA_VTT_VLAN_DOMAIN_ATTRIBUTES_1                         | IPPA  | 720000   | medium   | 512/13          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 355   | IPPB_ELK_ACL_ALIGNER_MAPPING_MEM                          | IPPB  | 1620000  | medium   | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 356   | IPPB_ELK_ALIGNER_MAPPING_MEM                              | IPPB  | 1610000  | medium   | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 357   | IPPB_ELK_OPCODE_MAPPING_MEM                               | IPPB  | 15A0000  | medium   | 4096/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 358   | IPPB_ETHERNET_OAM_OPCODE_MAP                              | IPPB  | 1450000  | medium   | 256/3           | Cacheable/Shadowed/ECC/XOR(1/7)                                  |&#13;&#10;| 359   | IPPB_FFC_CMD_BITS_FROM_HEADER                             | IPPB  | 2510000  | low      | 64/9            | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 360   | IPPB_FFC_CMD_BITS_FROM_LAYER_RECORDS                      | IPPB  | 2510000  | low      | 64/9            | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 361   | IPPB_FFC_CMD_BITS_FROM_RELATIVE_HEADER                    | IPPB  | 2510000  | low      | 64/9            | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 362   | IPPB_FFC_CMD_LITERALLTY                                   | IPPB  | 2510000  | low      | 64/9            | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 363   | IPPB_FLPA_INIT_CONTEXT_ENABLERS                           | IPPB  | 1630000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 364   | IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION                       | IPPB  | 110000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 365   | IPPB_FLPA_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | IPPB  | 110000   | low      | 64/41           | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 366   | IPPB_FLPA_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | IPPB  | 110000   | low      | 64/41           | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 367   | IPPB_FLPA_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | IPPB  | 110000   | low      | 64/41           | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 368   | IPPB_FLPA_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | IPPB  | 110000   | low      | 64/41           | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 369   | IPPB_FLPA_RES_CONTEXT_ENABLERS                            | IPPB  | 1690000  | medium   | 64/6            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 370   | IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION                       | IPPB  | A10000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 371   | IPPB_FLPB_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | IPPB  | A10000   | low      | 64/41           | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 372   | IPPB_FLPB_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | IPPB  | A10000   | low      | 64/41           | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 373   | IPPB_FLPB_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | IPPB  | A10000   | low      | 64/41           | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 374   | IPPB_FLPB_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | IPPB  | A10000   | low      | 64/41           | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 375   | IPPB_FLPB_RES_CONTEXT_ENABLERS                            | IPPB  | 1680000  | medium   | 64/6            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 376   | IPPB_FLPLE_CONTEXT_CONSTANT_VALUES                        | IPPB  | 2900000  | medium   | 64/2/9/64       | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 377   | IPPB_FLPLE_FFC_GROUP_0_QUAD_0                             | IPPB  | 2510000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 378   | IPPB_FLPLE_FFC_GROUP_1_QUAD_0                             | IPPB  | 2530000  | medium   | 64/16           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 379   | IPPB_FLPLE_FFC_GROUP_2_QUAD                               | IPPB  | 2550000  | medium   | 64/2/16/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 380   | IPPB_FLPLE_FFC_GROUP_3_QUAD                               | IPPB  | 2580000  | medium   | 64/4/16/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 381   | IPPB_FLPLE_FFC_GROUP_4_QUAD                               | IPPB  | 25D0000  | medium   | 64/2/16/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 382   | IPPB_FLPLE_KBR                                            | IPPB  | 2600000  | medium   | 64/18/7/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 383   | IPPB_FLPLE_PD_0                                           | IPPB  | 2730000  | medium   | 64/29           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 384   | IPPB_FLPLE_PD_1                                           | IPPB  | 2740000  | medium   | 64/29           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 385   | IPPB_FLPLE_PD_2                                           | IPPB  | 2750000  | medium   | 64/29           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 386   | IPPB_FLPLE_PD_3                                           | IPPB  | 2760000  | medium   | 64/29           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 387   | IPPB_FLPLE_PD_4                                           | IPPB  | 2770000  | medium   | 64/29           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 388   | IPPB_FLPLE_PD_5                                           | IPPB  | 2780000  | medium   | 64/29           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 389   | IPPB_FLPLE_PD_0_CONTEXT_TO_PROFILES_DATA                  | IPPB  | 2920000  | medium   | 64/17           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 390   | IPPB_FLPLE_PD_1_CONTEXT_TO_PROFILES_DATA                  | IPPB  | 2930000  | medium   | 64/17           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 391   | IPPB_FLPLE_PD_2_CONTEXT_TO_PROFILES_DATA                  | IPPB  | 2940000  | medium   | 64/17           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 392   | IPPB_FLPLE_PD_3_CONTEXT_TO_PROFILES_DATA                  | IPPB  | 2950000  | medium   | 64/17           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 393   | IPPB_FLPLE_PD_4_CONTEXT_TO_PROFILES_DATA                  | IPPB  | 2960000  | medium   | 64/17           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 394   | IPPB_FLPLE_PD_5_CONTEXT_TO_PROFILES_DATA                  | IPPB  | 2970000  | medium   | 64/17           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 395   | IPPB_FLP_ELK_FWD_STRENGTH_MAPPING_MEM                     | IPPB  | 16F0000  | medium   | 256/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 396   | IPPB_FLP_ELK_RPF_STRENGTH_MAPPING_MEM                     | IPPB  | 1700000  | medium   | 256/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 397   | IPPB_FLP_FWD_FORMAT_CONFIGURATION_TABLE                   | IPPB  | 21000    | low      | 64/2/23/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 398   | IPPB_FLP_KAPS_STRENGTH_MAPPING_MEM                        | IPPB  | 16B0000  | medium   | 256/4/2/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 399   | IPPB_FLP_RPF_FORMAT_CONFIGURATION_TABLE                   | IPPB  | F0000    | low      | 64/2/15/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 400   | IPPB_IEEE_1588_ACTION                                     | IPPB  | 1440000  | medium   | 256/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 401   | IPPB_KLEAP_LKP_FFC_INSTRUCTION                            | IPPB  | 2510000  | low      | 64/9            | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 402   | IPPB_MEM_120000                                           | IPPB  | 120000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 403   | IPPB_MEM_1E00000                                          | IPPB  | 1E00000  | low      | 96/22           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 404   | IPPB_MEM_1E10000                                          | IPPB  | 1E10000  | low      | 16/22           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 405   | IPPB_MEM_1E20000                                          | IPPB  | 1E20000  | high     | 64/21           | Dynamic/Internal/ECC/Severe/                                     |&#13;&#10;| 406   | IPPB_MEM_A20000                                           | IPPB  | A20000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 407   | IPPB_OAMA                                                 | IPPB  | 1020000  | medium   | 32768/4         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 408   | IPPB_OAMB                                                 | IPPB  | 1030000  | medium   | 4096/4          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 409   | IPPB_OAM_MY_CFM_MAC                                       | IPPB  | 1460000  | medium   | 256/39          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 410   | IPPB_PHB_ECN_RESULT_MEM                                   | IPPB  | 1520000  | medium   | 4096/1          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 411   | IPPB_PHB_TCDP_PROFILE_RESOLUTION_MEM                      | IPPB  | 1490000  | medium   | 1024/1          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 412   | IPPB_PHB_TC_DP_MAP_INDEX_EXPLICIT_VALUE_MEM               | IPPB  | 14C0000  | medium   | 16384/2         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 413   | IPPB_PHB_TC_DP_RESULT_MEM                                 | IPPB  | 14D0000  | medium   | 65536/2         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 414   | IPPB_PINFO_FLP_MEM                                        | IPPB  | 1400000  | medium   | 256/13          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 415   | IPPB_REMARK_MAP_INDEX_EXPLICIT_VALUE_MEM                  | IPPB  | 1560000  | medium   | 16384/2         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 416   | IPPB_REMARK_PROFILE_RESOLUTION_MEM                        | IPPB  | 1530000  | medium   | 1024/1          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 417   | IPPB_REMARK_RESULT_MEM                                    | IPPB  | 1570000  | medium   | 65536/2         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 418   | IPPB_TRAP_HANDLING_TABLE                                  | IPPB  | 1750000  | medium   | 432/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 419   | IPPB_TRAP_PROFILING_TABLE                                 | IPPB  | 1740000  | medium   | 256/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 420   | IPPB_VLAN_EDIT_PCP_DEI_MEM                                | IPPB  | 1760000  | medium   | 256/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 421   | IPPC_FES_2ND_INSTRUCTION                                  | IPPC  | 1C0000   | medium   | 128/32/4/128    | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 422   | IPPC_MEM_240000                                           | IPPC  | 240000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 423   | IPPC_PER_PORT_STATISTICS                                  | IPPC  | 9E0000   | medium   | 256/4           | ECC/                                                             |&#13;&#10;| 424   | IPPC_PINFO_PMF                                            | IPPC  | 100000   | medium   | 256/11          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 425   | IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION                   | IPPC  | 230000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 426   | IPPC_PMFASOFT_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX   | IPPC  | 230000   | low      | 64/41           | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 427   | IPPC_PMFASOFT_PEMA_LOAD_SELECT_CHUNK_LITERARY             | IPPC  | 230000   | low      | 64/41           | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 428   | IPPC_PMFASOFT_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX      | IPPC  | 230000   | low      | 64/41           | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 429   | IPPC_PMFASOFT_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX        | IPPC  | 230000   | low      | 64/41           | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 430   | IPPC_PMF_FEM_PROGRAM                                      | IPPC  | 1A0000   | medium   | 64/30           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 431   | IPPC_PMF_FES_PROGRAM                                      | IPPC  | 1B0000   | medium   | 64/46           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 432   | IPPC_PMF_KBR_PASS_1                                       | IPPC  | 150000   | medium   | 64/87           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 433   | IPPC_PMF_KBR_PASS_2                                       | IPPC  | 180000   | medium   | 64/28           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 434   | IPPC_PMF_KEY_GEN_PASS_1                                   | IPPC  | 140000   | medium   | 64/245          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 435   | IPPC_PMF_KEY_GEN_PASS_2                                   | IPPC  | 170000   | medium   | 64/99           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 436   | IPPC_PROGRAM_KEY_GEN_VAR                                  | IPPC  | 120000   | medium   | 64/6            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 437   | IPPC_PTC_INFO_PMF                                         | IPPC  | 110000   | medium   | 256/6           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 438   | IPPC_STATE_TABLE                                          | IPPC  | 9A0000   | low      | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 439   | IPPD_DESTINATION_STATUS                                   | IPPD  | E60000   | low      | 8192/2          | Cacheable/Shadowed/ECC/XOR(1/12)                                 |&#13;&#10;| 440   | IPPD_FEC_ECMP                                             | IPPD  | A00000   | medium   | 2048/16/5/2048  | Cacheable/Shadowed/ECC/Array/XOR(1/10)                           |&#13;&#10;| 441   | IPPD_FEC_ECMP_GROUP_PROFILE                               | IPPD  | B00000   | medium   | 1024/3/6/1024   | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 442   | IPPD_FEC_ECMP_MEMBERS                                     | IPPD  | B60000   | medium   | 256/16/5/256    | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 443   | IPPD_FEC_FORMAT_CONFIGURATION_TABLE                       | IPPD  | 1020000  | medium   | 64/7/13/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 444   | IPPD_FEC_PATH_SELECT                                      | IPPD  | C60000   | medium   | 512/32/5/512    | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 445   | IPPD_FES_2ND_INSTRUCTION                                  | IPPD  | 170000   | medium   | 128/16/4/128    | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 446   | IPPD_FIFO_ELK_RX                                          | IPPD  | 2210000  | high     | 512/67          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 447   | IPPD_FIFO_ELK_TX                                          | IPPD  | 2200000  | high     | 512/67          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 448   | IPPD_FWD_ACT_PROFILE                                      | IPPD  | 20E0000  | medium   | 512/33          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 449   | IPPD_FWD_DESTINATION_PROFILE                              | IPPD  | EE0000   | medium   | 512/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 450   | IPPD_LBP_PP_PORT_INFO                                     | IPPD  | 2000000  | medium   | 256/8           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 451   | IPPD_MEM_230000                                           | IPPD  | 230000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 452   | IPPD_MEM_240000                                           | IPPD  | 240000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 453   | IPPD_MEM_230000_1                                         | IPPD  | 230000   | low      | 64/41           | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 454   | IPPD_MEM_230000_2                                         | IPPD  | 230000   | low      | 64/41           | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 455   | IPPD_MEM_230000_3                                         | IPPD  | 230000   | low      | 64/41           | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 456   | IPPD_MEM_230000_4                                         | IPPD  | 230000   | low      | 64/41           | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 457   | IPPD_PINFO_PMF                                            | IPPD  | 100000   | medium   | 256/11          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 458   | IPPD_PMF_FES_PROGRAM                                      | IPPD  | 160000   | medium   | 64/22           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 459   | IPPD_PMF_KBR_PASS                                         | IPPD  | 140000   | medium   | 64/16           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 460   | IPPD_PMF_PASS_KEY_GEN                                     | IPPD  | 130000   | medium   | 64/119          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 461   | IPPD_PMF_PROGRAM_GENERAL                                  | IPPD  | 150000   | medium   | 64/3            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 462   | IPPD_PROGRAM_KEY_GEN_VAR                                  | IPPD  | 120000   | low      | 64/6            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 463   | IPPD_PTC_INFO_PMF                                         | IPPD  | 110000   | medium   | 256/6           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 464   | IPPD_SUPER_ARR_FORMAT_CONFIGURATION_TABLE                 | IPPD  | F50000   | medium   | 64/6/16/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 465   | IPPE_LLR_LLVP                                             | IPPE  | 620000   | medium   | 1024/4          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 466   | IPPE_LL_MIRROR_PROFILE                                    | IPPE  | 630000   | medium   | 2048/1          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 467   | IPPE_MEM_000000                                           | IPPE  | 0        | medium   | 32/15/19/32     | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 468   | IPPE_MEM_570000                                           | IPPE  | 570000   | low      | 64/11           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 469   | IPPE_MEM_7000000                                          | IPPE  | 7000000  | low      | 64/66           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 470   | IPPE_PINFO_LLR                                            | IPPE  | 600000   | medium   | 256/10          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 471   | IPPE_PP_PORT_TO_QOS                                       | IPPE  | 610000   | medium   | 256/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 472   | IPPE_PRSE_LOAD_BALANCING_PROGRAM                          | IPPE  | 100000   | medium   | 32/15/13/32     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 473   | IPPE_PRT_PP_PORT_INFO                                     | IPPE  | 530000   | medium   | 256/6           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 474   | IPPE_PRT_PROFILE_INFO                                     | IPPE  | 520000   | medium   | 256/21          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 475   | IPPE_PRT_PTC_INFO                                         | IPPE  | 500000   | medium   | 256/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 476   | IPPE_VIRTUAL_PORT_AD                                      | IPPE  | 540000   | medium   | 512/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 477   | IPPF_COE_CHANNEL_ID                                       | IPPF  | A60000   | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 478   | IPPF_FWD_DOMAIN_CS_PROFILE_MAP                            | IPPF  | B70000   | medium   | 128/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 479   | IPPF_INGRESS_VLAN_EDIT_COMMAND_TABLE                      | IPPF  | 7F0000   | medium   | 512/8           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 480   | IPPF_MEM_AB20000                                          | IPPF  | AB20000  | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 481   | IPPF_MEM_ABC0000                                          | IPPF  | ABC0000  | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 482   | IPPF_ROUTING_PROFILE_TABLE                                | IPPF  | 900000   | medium   | 256/3/4/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 483   | IPPF_STP_TABLE                                            | IPPF  | 7A0000   | medium   | 256/67          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 484   | IPPF_VLAN_MEMBERSHIP_TABLE                                | IPPF  | 750000   | medium   | 4096/66         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 485   | IPPF_VLAN_RANGE_COMPRESSION_TABLE                         | IPPF  | 700000   | medium   | 32/2/99/32      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 486   | IPPF_VRID_MY_MAC_MAPPING                                  | IPPF  | AF0000   | medium   | 32/18           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 487   | IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION                        | IPPF  | AB10000  | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 488   | IPPF_VTA_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX        | IPPF  | AB10000  | low      | 64/41           | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 489   | IPPF_VTA_PEMA_LOAD_SELECT_CHUNK_LITERARY                  | IPPF  | AB10000  | low      | 64/41           | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 490   | IPPF_VTA_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX           | IPPF  | AB10000  | low      | 64/41           | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 491   | IPPF_VTA_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX             | IPPF  | AB10000  | low      | 64/41           | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 492   | IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION                        | IPPF  | ABB0000  | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 493   | IPPF_VTC_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX        | IPPF  | ABB0000  | low      | 64/41           | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 494   | IPPF_VTC_PEMA_LOAD_SELECT_CHUNK_LITERARY                  | IPPF  | ABB0000  | low      | 64/41           | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 495   | IPPF_VTC_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX           | IPPF  | ABB0000  | low      | 64/41           | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 496   | IPPF_VTC_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX             | IPPF  | ABB0000  | low      | 64/41           | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 497   | IPPF_VTT_FORMAT_CONFIGURATION_TABLE                       | IPPF  | 9E0000   | low      | 64/3/64/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 498   | IPPF_VTT_IN_PP_PORT_CONFIG                                | IPPF  | 770100   | medium   | 256/2/6/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 499   | IPPF_VTT_IN_PP_PORT_CONFIG_0                              | IPPF  | 760000   | medium   | 256/9           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 500   | IPPF_VTT_RES_CONTEXT_ENABLERS                             | IPPF  | 970000   | medium   | 64/3/9/64       | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 501   | IPPF_VTT_ST_ONE_LE_CONTEXT_CONSTANT_VALUES                | IPPF  | B80000   | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 502   | IPPF_VTT_ST_ONE_LE_FFC                                    | IPPF  | ACB0000  | medium   | 64/38           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 503   | IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_HEADER               | IPPF  | ACB0000  | low      | 64/38           | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 504   | IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS        | IPPF  | ACB0000  | low      | 64/38           | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 505   | IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER      | IPPF  | ACB0000  | low      | 64/38           | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 506   | IPPF_VTT_ST_ONE_LE_FFC_CMD_LITERALLTY                     | IPPF  | ACB0000  | low      | 64/38           | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 507   | IPPF_VTT_ST_ONE_LE_KBR                                    | IPPF  | ACC0000  | medium   | 64/13           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 508   | IPPF_VTT_ST_ONE_LE_KLEAP_LKP_FFC_INSTRUCTION              | IPPF  | ACB0000  | low      | 64/38           | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 509   | IPPF_VTT_ST_ONE_LE_PD                                     | IPPF  | ACD0000  | medium   | 64/22           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 510   | IPPF_VTT_ST_ONE_LE_PD_CONTEXT_TO_PROFILES_DATA            | IPPF  | ACE0000  | medium   | 64/17           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 511   | IPPF_VTT_ST_TWO_LE_CONTEXT_CONSTANT_VALUES                | IPPF  | B90000   | medium   | 64/2/9/64       | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 512   | IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_HEADER               | IPPF  | AEB0000  | low      | 64/9            | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 513   | IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS        | IPPF  | AEB0000  | low      | 64/9            | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 514   | IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER      | IPPF  | AEB0000  | low      | 64/9            | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 515   | IPPF_VTT_ST_TWO_LE_FFC_CMD_LITERALLTY                     | IPPF  | AEB0000  | low      | 64/9            | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 516   | IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0                     | IPPF  | AEB0000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 517   | IPPF_VTT_ST_TWO_LE_FFC_GROUP_1_QUAD_0                     | IPPF  | AED0000  | medium   | 64/16           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 518   | IPPF_VTT_ST_TWO_LE_FFC_GROUP_2_QUAD                       | IPPF  | AEF0000  | medium   | 64/2/16/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 519   | IPPF_VTT_ST_TWO_LE_FFC_GROUP_3_QUAD_0                     | IPPF  | AF20000  | medium   | 64/16           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 520   | IPPF_VTT_ST_TWO_LE_FFC_GROUP_3_QUAD_1                     | IPPF  | AF30000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 521   | IPPF_VTT_ST_TWO_LE_KBR                                    | IPPF  | AF50000  | medium   | 64/7/4/64       | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 522   | IPPF_VTT_ST_TWO_LE_KLEAP_LKP_FFC_INSTRUCTION              | IPPF  | AEB0000  | low      | 64/9            | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 523   | IPPF_VTT_ST_TWO_LE_PD_0                                   | IPPF  | AFD0000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 524   | IPPF_VTT_ST_TWO_LE_PD_1                                   | IPPF  | AFE0000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 525   | IPPF_VTT_ST_TWO_LE_PD_2                                   | IPPF  | AFF0000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 526   | IPPF_VTT_ST_TWO_LE_PD_3                                   | IPPF  | B000000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 527   | IPPF_VTT_ST_TWO_LE_PD_4                                   | IPPF  | B010000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 528   | IPPF_VTT_ST_TWO_LE_PD_5                                   | IPPF  | B020000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 529   | IPPF_VTT_ST_TWO_LE_PD_0_CONTEXT_TO_PROFILES_DATA          | IPPF  | B030000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 530   | IPPF_VTT_ST_TWO_LE_PD_1_CONTEXT_TO_PROFILES_DATA          | IPPF  | B040000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 531   | IPPF_VTT_ST_TWO_LE_PD_2_CONTEXT_TO_PROFILES_DATA          | IPPF  | B050000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 532   | IPPF_VTT_ST_TWO_LE_PD_3_CONTEXT_TO_PROFILES_DATA          | IPPF  | B060000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 533   | IPPF_VTT_ST_TWO_LE_PD_4_CONTEXT_TO_PROFILES_DATA          | IPPF  | B070000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 534   | IPPF_VTT_ST_TWO_LE_PD_5_CONTEXT_TO_PROFILES_DATA          | IPPF  | B080000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 535   | IPPF_VTT_VLAN_DOMAIN_ATTRIBUTES                           | IPPF  | 720000   | medium   | 512/13          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 536   | IPS_AUTO_DOC_NAME_55                                      | IPS   | 140000   | high     | 65536/9         | Dynamic/Internal/ECC/Severe/                                     |&#13;&#10;| 537   | IPS_QFM                                                   | IPS   | 40000    | medium   | 16384/3         | Cacheable/Shadowed/ECC/XOR(1/13)                                 |&#13;&#10;| 538   | IPS_QSPM                                                  | IPS   | 0        | medium   | 16384/3         | Cacheable/Shadowed/ECC/XOR(1/13)                                 |&#13;&#10;| 539   | IPS_QTYPE                                                 | IPS   | 60000    | medium   | 8192/6          | Cacheable/Shadowed/ECC/XOR(1/12)                                 |&#13;&#10;| 540   | IPS_SPM                                                   | IPS   | 20000    | medium   | 32768/4         | Cacheable/Shadowed/ECC/XOR(1/14)                                 |&#13;&#10;| 541   | IPT_PCP_CFG                                               | IPT   | 100000   | low      | 128/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 542   | IQM_AUTO_DOC_NAME_11                                      | IQM   | 0        | high     | 2048/5          | Dynamic/Internal/ECC/Severe/                                     |&#13;&#10;| 543   | IQM_AUTO_DOC_NAME_12                                      | IQM   | 40000    | high     | 2048/5          | Dynamic/Internal/ECC/Severe/                                     |&#13;&#10;| 544   | IQM_AUTO_DOC_NAME_13                                      | IQM   | 80000    | high     | 65536/3         | Dynamic/Internal/ECC/Severe/                                     |&#13;&#10;| 545   | IRE_CTXT_MAP                                              | IRE   | 10000    | low      | 4096/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 546   | IRE_NIF_PORT_ATTR                                         | IRE   | 150000   | medium   | 64/3            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 547   | IRE_PP_LOOPBACK_CONFIG                                    | IRE   | 50000    | low      | 512/16          | Alias->IRE_TDM_CONFIG/Cacheable/Shadowed/ECC/                    |&#13;&#10;| 548   | IRE_TDM_CONFIG                                            | IRE   | 50000    | medium   | 512/16          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 549   | ITPPD_PACKET_LATENCY_MEASUREMENT                          | ITPPD | 50000    | low      | 32/48           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 550   | ITPPD_SNIFF_SYS_HEADER_INFO                               | ITPPD | 30000    | low      | 128/66          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 551   | ITPPD_VOQ_QUARTET                                         | ITPPD | 60000    | low      | 256/26          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 552   | ITPP_PACKET_LATENCY_MEASUREMENT                           | ITPP  | 50000    | low      | 32/48           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 553   | ITPP_SNIFF_SYS_HEADER_INFO                                | ITPP  | 30000    | low      | 128/66          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 554   | ITPP_VOQ_QUARTET                                          | ITPP  | 60000    | low      | 256/26          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 555   | KAPS_BUCKET_MEMORY                                        | KAPS  | 40000    | medium   | 512/16/62/512   | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 556   | KAPS_RPB_ADS                                              | KAPS  | 20000    | medium   | 1024/2/16/1024  | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 557   | MACT_FID_PROFILE_INFO                                     | MACT  | 1620000  | low      | 32/10           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 558   | MACT_LARGE_EM_AGING_CONFIGURATION_TABLE                   | MACT  | 1600000  | low      | 64/13           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 559   | MACT_LARGE_EM_MANAGEMENT_REQUEST_FIFO                     | MACT  | E00000   | low      | 128/27          | Dynamic/Internal/ECC/                                            |&#13;&#10;| 560   | MACT_VSI_COUNTERS                                         | MACT  | 1630000  | low      | 32768/12        | Dynamic/ECC/                                                     |&#13;&#10;| 561   | MACT_VSI_PROFILES                                         | MACT  | 1640000  | low      | 8192/11         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 562   | MCP_ENG_DB_A_EXT_MEM                                      | MCP   | 800000   | low      | 2048/2/6/2048   | Dynamic/ECC/Array/                                               |&#13;&#10;| 563   | MCP_ENG_DB_A_MEM                                          | MCP   | 0        | low      | 2048/8/19/2048  | Dynamic/ECC/Array/                                               |&#13;&#10;| 564   | MCP_ENG_DB_B_MEM                                          | MCP   | A00000   | low      | 4096/8/19/4096  | Dynamic/ECC/Array/                                               |&#13;&#10;| 565   | MCP_ENG_DB_C_EXT_MEM                                      | MCP   | 1E00000  | low      | 4096/12/6/4096  | Dynamic/ECC/Array/                                               |&#13;&#10;| 566   | MCP_ENG_DB_C_MEM                                          | MCP   | 1200000  | low      | 4096/12/16/4096 | Dynamic/ECC/Array/                                               |&#13;&#10;| 567   | MDB_EEDB_ENTRY_BANK                                       | MDB   | 2000000  | medium   | 2048/32/16/2048 | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 568   | MDB_MEM_0200000                                           | MDB   | 200000   | low      | 40960/18        | Dynamic/Internal/ECC/                                            |&#13;&#10;| 569   | MDB_MEM_210000                                            | MDB   | 210000   | low      | 4096/18         | Dynamic/Internal/ECC/                                            |&#13;&#10;| 570   | MDB_MEM_220000                                            | MDB   | 220000   | low      | 4096/18         | Dynamic/Internal/ECC/                                            |&#13;&#10;| 571   | MDB_MEM_230000                                            | MDB   | 230000   | medium   | 512/2/18/512    | Dynamic/Internal/ECC/Array/                                      |&#13;&#10;| 572   | MDB_MEM_250000                                            | MDB   | 250000   | medium   | 256/2/34/256    | Dynamic/Internal/ECC/Array/                                      |&#13;&#10;| 573   | MRPS_EGR_ENG_PRFCFG                                       | MRPS  | 40000    | low      | 1024/2/11/1024  | Cacheable/Shadowed/ECC/Array/XOR(1/9)                            |&#13;&#10;| 574   | MRPS_EGR_ENG_PTR_MAP                                      | MRPS  | 200000   | low      | 256/2/2/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 575   | MRPS_EGR_RSLV_COLOR                                       | MRPS  | 1B0000   | low      | 1024/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 576   | MRPS_ING_ENG_HAPM                                         | MRPS  | E0000    | low      | 256/3/2/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 577   | MRPS_ING_ENG_PP_PORT_MAP                                  | MRPS  | 120000   | low      | 256/3/2/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 578   | MRPS_ING_ENG_PRFCFG                                       | MRPS  | 10000    | low      | 1024/3/12/1024  | Cacheable/Shadowed/ECC/Array/XOR(1/9)                            |&#13;&#10;| 579   | MRPS_ING_ENG_PTR_MAP                                      | MRPS  | 1D0000   | low      | 256/3/2/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 580   | MRPS_ING_GLBL_ENG_HAPM                                    | MRPS  | D0000    | low      | 256/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 581   | MRPS_ING_GLBL_ENG_PP_PORT_MAP                             | MRPS  | 110000   | low      | 256/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 582   | MRPS_ING_RSLV_COLOR                                       | MRPS  | 190000   | low      | 8192/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 583   | MTM_EGR_0_MCH_REP_REQ_RXI                                 | MTM   | 200600   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 584   | MTM_EGR_0_MCL_REP_REQ_RXI                                 | MTM   | 200680   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 585   | MTM_EGR_0_TDM_REP_REQ_RXI                                 | MTM   | 200500   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 586   | MTM_EGR_0_UC_REP_REQ_RXI                                  | MTM   | 200580   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 587   | MTM_EGR_1_MCH_REP_REQ_RXI                                 | MTM   | 200900   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 588   | MTM_EGR_1_MCL_REP_REQ_RXI                                 | MTM   | 200980   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 589   | MTM_EGR_1_TDM_REP_REQ_RXI                                 | MTM   | 200800   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 590   | MTM_EGR_1_UC_REP_REQ_RXI                                  | MTM   | 200880   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 591   | MTM_EGR_BITMAP_MAPPING_TABLE_A                            | MTM   | 200200   | low      | 256/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 592   | MTM_EGR_BITMAP_MAPPING_TABLE_B                            | MTM   | 200300   | low      | 256/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 593   | MTM_ING_0_MCH_REP_REQ_RXI                                 | MTM   | 200400   | high     | 96/38           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 594   | MTM_ING_0_MCL_REP_REQ_RXI                                 | MTM   | 200480   | high     | 96/38           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 595   | MTM_ING_1_MCH_REP_REQ_RXI                                 | MTM   | 200700   | high     | 96/38           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 596   | MTM_ING_1_MCL_REP_REQ_RXI                                 | MTM   | 200780   | high     | 96/38           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 597   | MTM_ING_BITMAP_MAPPING_TABLE                              | MTM   | 200000   | low      | 512/4           | Cacheable/Shadowed/ECC/XOR(1/8)                                  |&#13;&#10;| 598   | MTM_MCDB                                                  | MTM   | 0        | low      | 2048/32/34/2048 | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 599   | MTM_MCDB_FORMAT_BIER_EGR_INFO                             | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 600   | MTM_MCDB_FORMAT_BIER_ING_INFO                             | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 601   | MTM_MCDB_FORMAT_BITMAP                                    | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 602   | MTM_MCDB_FORMAT_BITMAP_PTR                                | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 603   | MTM_MCDB_FORMAT_DOUBLE                                    | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 604   | MTM_MCDB_FORMAT_LINK_LIST                                 | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 605   | MTM_MCDB_FORMAT_SINGLE                                    | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 606   | MTM_MCDB_FORMAT_TDM                                       | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 607   | MTM_MCDB_FORMAT_X_4_BITMAP                                | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 608   | OAMP_FLEX_VER_MASK_TEMP                                   | OAMP  | 440000   | medium   | 8/25            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 609   | OAMP_ITR_PKT_FIFO                                         | OAMP  | 1A0000   | low      | 64/5            | Dynamic/Internal/ECC/                                            |&#13;&#10;| 610   | OAMP_LMM_DA_NIC_TABLE                                     | OAMP  | 1C0000   | medium   | 128/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 611   | OAMP_LOCAL_PORT_2_SYSTEM_PORT                             | OAMP  | C0000    | medium   | 1024/4          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 612   | OAMP_MEM_490000                                           | OAMP  | 490000   | low      | 16/29           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 613   | OAMP_MEM_500000                                           | OAMP  | 500000   | low      | 32/18           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 614   | OAMP_MEM_510000                                           | OAMP  | 510000   | low      | 32/19           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 615   | OAMP_MEM_520000                                           | OAMP  | 520000   | low      | 32/19           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 616   | OAMP_MEM_4A0000                                           | OAMP  | 4A0000   | low      | 16/29           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 617   | OAMP_MEM_4C0000                                           | OAMP  | 4C0000   | low      | 16/15           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 618   | OAMP_MEM_4D0000                                           | OAMP  | 4D0000   | low      | 16/15           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 619   | OAMP_MEM_4E0000                                           | OAMP  | 4E0000   | low      | 16/15           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 620   | OAMP_MEM_4F0000                                           | OAMP  | 4F0000   | low      | 16/35           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 621   | OAMP_MEP_DB                                               | OAMP  | 10000    | medium   | 2048/12/29/2048 | ECC/Array/                                                       |&#13;&#10;| 622   | OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP                         | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 623   | OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP_SHORT_STATIC_MDB_FORMAT | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 624   | OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP                           | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 625   | OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP_SHORT_STATIC_MDB_FORMAT   | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 626   | OAMP_MEP_DB_BFD_ON_MPLS                                   | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 627   | OAMP_MEP_DB_BFD_ON_MPLS_SHORT_STATIC_MDB_FORMAT           | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 628   | OAMP_MEP_DB_BFD_ON_PWE                                    | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 629   | OAMP_MEP_DB_BFD_ON_PWE_SHORT_STATIC_MDB_FORMAT            | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 630   | OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_1           | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 631   | OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_2           | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 632   | OAMP_MEP_DB_BFD_SHORT_FORMAT                              | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 633   | OAMP_MEP_DB_CCM_ETH                                       | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 634   | OAMP_MEP_DB_CCM_ETH_SHORT_STATIC_MDB_FORMAT               | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 635   | OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_1              | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 636   | OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_2              | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 637   | OAMP_MEP_DB_CCM_Y_1731_SHORT_FORMAT                       | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 638   | OAMP_MEP_DB_DM_STAT_ONE_WAY                               | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 639   | OAMP_MEP_DB_DM_STAT_TWO_WAY                               | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 640   | OAMP_MEP_DB_EXTRA_DATA_IN_MDB_HEADER                      | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 641   | OAMP_MEP_DB_EXTRA_DATA_IN_MDB_PAYLOAD                     | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 642   | OAMP_MEP_DB_EXT_DATA_HDR                                  | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 643   | OAMP_MEP_DB_EXT_DATA_PLD                                  | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 644   | OAMP_MEP_DB_LM_DB                                         | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 645   | OAMP_MEP_DB_LM_STAT                                       | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 646   | OAMP_MEP_DB_OFFLOADED_FORMAT_PART_1                       | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 647   | OAMP_MEP_DB_OFFLOADED_FORMAT_PART_2                       | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 648   | OAMP_MEP_DB_RFC_6374_ON_MPLSTP                            | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 649   | OAMP_MEP_DB_Y_1731_ON_MPLSTP                              | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 650   | OAMP_MEP_DB_Y_1731_ON_MPLSTP_SHORT_STATIC_MDB_FORMAT      | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 651   | OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_1     | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 652   | OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_2     | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 653   | OAMP_MEP_DB_Y_1731_ON_PWE                                 | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 654   | OAMP_MEP_DB_Y_1731_ON_PWE_SHORT_STATIC_MDB_FORMAT         | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 655   | OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_1        | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 656   | OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_2        | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 657   | OAMP_MEP_PROFILE                                          | OAMP  | 270000   | medium   | 128/17          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 658   | OAMP_MEP_SCAN_PROFILE                                     | OAMP  | 280000   | medium   | 128/29          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 659   | OAMP_MMUX_MEP_DB_CACHE_OFFLOADED                          | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 660   | OAMP_MMUX_MEP_DB_CACHE_SELF_CONTAINED                     | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 661   | OAMP_MMUX_MEP_DB_CACHE_SELF_CONTAINED_LM_DB               | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 662   | OAMP_MMUX_MEP_DB_CACHE_SHORT_FORMAT                       | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 663   | OAMP_MMUX_RMEP_DB_CACHE                                   | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 664   | OAMP_PE_GEN_MEM                                           | OAMP  | 210000   | low      | 16384/2/3/16384 | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 665   | OAMP_PE_PROGRAM                                           | OAMP  | 1F0000   | high     | 2048/2/11/2048  | Cacheable/Shadowed/ECC/Severe/Array/                             |&#13;&#10;| 666   | OAMP_RFC_FILTER                                           | OAMP  | 2A0000   | medium   | 128/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 667   | OAMP_RMEP_DATABASE                                        | OAMP  | D0000    | low      | 65536/6         | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 668   | OAMP_RMEP_DB                                              | OAMP  | D0000    | medium   | 65536/6         | ECC/                                                             |&#13;&#10;| 669   | OAMP_RMEP_DB_EXTERNAL                                     | OAMP  | D0000    | low      | 65536/6         | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 670   | OAMP_RMEP_INDEX_ACC                                       | OAMP  | 460000   | medium   | 256/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 671   | OAMP_RSP_FIRST_DATA_FIFO                                  | OAMP  | 1D0000   | medium   | 32/9            | Dynamic/Internal/ECC/                                            |&#13;&#10;| 672   | OAMP_RSP_OUT_DATA_FIFO                                    | OAMP  | 1E0000   | medium   | 64/5            | Dynamic/Internal/ECC/                                            |&#13;&#10;| 673   | OAMP_RXB_INPUT_DATA_FIFO                                  | OAMP  | 170000   | low      | 512/5           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 674   | OAMP_RXB_OUTPUT_DATA_FIFO                                 | OAMP  | 180000   | low      | 128/5           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 675   | OAMP_RXI_CORE_0_MEM                                       | OAMP  | 400000   | low      | 64/10           | Dynamic/ECC/                                                     |&#13;&#10;| 676   | OAMP_RXI_CORE_1_MEM                                       | OAMP  | 410000   | low      | 64/10           | Dynamic/ECC/                                                     |&#13;&#10;| 677   | OAMP_RXP_LMM_DA_NIC_TBL_FIFO                              | OAMP  | 1C0000   | low      | 128/4           | Alias->OAMP_LMM_DA_NIC_TABLE/Cacheable/Shadowed/ECC/             |&#13;&#10;| 678   | OAMP_RXP_LOCAL_R_MEP_PART_1_FIFO                          | OAMP  | D0000    | low      | 65536/6         | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 679   | OAMP_RXP_LOCAL_R_MEP_PART_2_FIFO                          | OAMP  | D0000    | low      | 65536/6         | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 680   | OAMP_RXP_LOC_2_SYS_PORT_TBL_FIFO                          | OAMP  | C0000    | low      | 1024/4          | Alias->OAMP_LOCAL_PORT_2_SYSTEM_PORT/Cacheable/Shadowed/ECC/     |&#13;&#10;| 681   | OAMP_RXP_MDB_R_MEP_PART_2_FIFO                            | OAMP  | D0000    | low      | 65536/6         | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 682   | OAMP_RXP_MEP_PROFILE_TBL_FIFO                             | OAMP  | 270000   | low      | 128/17          | Alias->OAMP_MEP_PROFILE/Cacheable/Shadowed/ECC/                  |&#13;&#10;| 683   | OAMP_RXP_UMC_TBL_FIFO                                     | OAMP  | 1B0000   | low      | 8192/6          | Alias->OAMP_UMC_TABLE/Cacheable/Shadowed/ECC/                    |&#13;&#10;| 684   | OAMP_SAT_DATA_FIFO_MEM                                    | OAMP  | 330000   | low      | 8/67            | Dynamic/ECC/                                                     |&#13;&#10;| 685   | OAMP_SAT_EVENT_FIFO_MEM                                   | OAMP  | 320000   | low      | 64/13           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 686   | OAMP_SAT_RXI_CORE_0_MEM                                   | OAMP  | 340000   | low      | 64/68           | Dynamic/ECC/                                                     |&#13;&#10;| 687   | OAMP_SAT_RXI_CORE_1_MEM                                   | OAMP  | 350000   | low      | 64/68           | Dynamic/ECC/                                                     |&#13;&#10;| 688   | OAMP_SAT_RX_FLOW_1_SEC_ACCUM_STATS_EVEN                   | OAMP  | 3A0000   | low      | 64/31           | Dynamic/ECC/                                                     |&#13;&#10;| 689   | OAMP_SAT_RX_FLOW_1_SEC_ACCUM_STATS_ODD                    | OAMP  | 3B0000   | low      | 64/31           | Dynamic/ECC/                                                     |&#13;&#10;| 690   | OAMP_SAT_RX_FLOW_1_SEC_BIN_STATS_EVEN                     | OAMP  | 380000   | low      | 64/38           | Dynamic/ECC/                                                     |&#13;&#10;| 691   | OAMP_SAT_RX_FLOW_1_SEC_BIN_STATS_ODD                      | OAMP  | 390000   | low      | 64/38           | Dynamic/ECC/                                                     |&#13;&#10;| 692   | OAMP_SAT_RX_FLOW_1_SEC_STATS_EVEN                         | OAMP  | 360000   | low      | 64/34           | Dynamic/ECC/                                                     |&#13;&#10;| 693   | OAMP_SAT_RX_FLOW_1_SEC_STATS_ODD                          | OAMP  | 370000   | low      | 64/34           | Dynamic/ECC/                                                     |&#13;&#10;| 694   | OAMP_SAT_RX_FLOW_ACCUM_STATS_1                            | OAMP  | 3C0000   | low      | 128/35          | Dynamic/ECC/                                                     |&#13;&#10;| 695   | OAMP_SAT_RX_FLOW_ACCUM_STATS_2                            | OAMP  | 3D0000   | low      | 128/33          | Dynamic/ECC/                                                     |&#13;&#10;| 696   | OAMP_SAT_RX_FLOW_ACCUM_STATS_3                            | OAMP  | 3E0000   | low      | 128/34          | Dynamic/ECC/                                                     |&#13;&#10;| 697   | OAMP_SAT_RX_FLOW_ACCUM_STATS_4                            | OAMP  | 3F0000   | low      | 128/28          | Dynamic/ECC/                                                     |&#13;&#10;| 698   | OAMP_SAT_RX_FLOW_ID                                       | OAMP  | 2F0000   | low      | 8192/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 699   | OAMP_SAT_RX_FLOW_PARAMS_EVEN                              | OAMP  | 300000   | low      | 64/34           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 700   | OAMP_SAT_RX_FLOW_PARAMS_ODD                               | OAMP  | 310000   | low      | 64/34           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 701   | OAMP_SAT_TX_GEN_PKT_HEADER                                | OAMP  | 2E0000   | medium   | 32/130          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 702   | OAMP_SAT_TX_GEN_PKT_PARAMS_1_EVEN                         | OAMP  | 2C0000   | medium   | 64/66           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 703   | OAMP_SAT_TX_GEN_PKT_PARAMS_1_ODD                          | OAMP  | 2D0000   | medium   | 64/48           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 704   | OAMP_TXM_DATA_FIFO_MEMORY                                 | OAMP  | 130000   | low      | 1024/5          | Dynamic/Internal/ECC/                                            |&#13;&#10;| 705   | OAMP_TXM_LENGTH_FIFO_MEMORY                               | OAMP  | 140000   | high     | 32/18           | Dynamic/Internal/ECC/Severe/                                     |&#13;&#10;| 706   | OAMP_TXO_DATA_FIFO_MEMORY                                 | OAMP  | 150000   | low      | 1024/5          | Dynamic/Internal/ECC/                                            |&#13;&#10;| 707   | OAMP_TXO_REQ_FIFO_MEMORY                                  | OAMP  | 160000   | low      | 32/8            | Dynamic/Internal/ECC/                                            |&#13;&#10;| 708   | OAMP_UMC_TABLE                                            | OAMP  | 1B0000   | medium   | 8192/6          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 709   | OCB_FBM_BANK_MEM                                          | OCB   | 9100000  | low      | 64/32/9/64      | Dynamic/ECC/Array/                                               |&#13;&#10;| 710   | OLP_AUTO_DOC_NAME_4                                       | OLP   | 0        | medium   | 16/2/24/16      | Dynamic/Internal/ECC/Array/                                      |&#13;&#10;| 711   | OLP_AUTO_DOC_NAME_5                                       | OLP   | 40       | medium   | 32/24           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 712   | OLP_DSPG_EVR_EVENT_FIFO                                   | OLP   | C0       | medium   | 32/34           | Dynamic/ECC/                                                     |&#13;&#10;| 713   | OLP_DSPR_DMT_EVENT_FIFO                                   | OLP   | E0       | medium   | 16/34           | Dynamic/ECC/                                                     |&#13;&#10;| 714   | OLP_DSP_EVENT_ROUTE                                       | OLP   | 80       | medium   | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 715   | PEM_MEM_840000                                            | PEM   | 840000   | medium   | 64/4/25/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 716   | PEM_MEM_880000                                            | PEM   | 880000   | medium   | 64/4/14/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 717   | PEM_MEM_900000                                            | PEM   | 900000   | medium   | 1024/4/5/1024   | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 718   | PEM_MEM_940000                                            | PEM   | 940000   | medium   | 512/4/5/512     | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 719   | PEM_MEM_980000                                            | PEM   | 980000   | medium   | 256/4/5/256     | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 720   | PEM_MEM_1040000                                           | PEM   | 1040000  | medium   | 64/4/50/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 721   | PEM_MEM_1080000                                           | PEM   | 1080000  | medium   | 64/4/34/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 722   | PEM_MEM_1100000                                           | PEM   | 1100000  | medium   | 64/4/9/64       | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 723   | PEM_MEM_1140000                                           | PEM   | 1140000  | medium   | 64/4/14/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 724   | PEM_MEM_1840000                                           | PEM   | 1840000  | medium   | 64/4/27/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 725   | PEM_MEM_2040000                                           | PEM   | 2040000  | medium   | 64/4/37/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 726   | PEM_MEM_2080000                                           | PEM   | 2080000  | medium   | 64/4/34/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 727   | PEM_MEM_10C0000                                           | PEM   | 10C0000  | medium   | 64/4/42/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 728   | PEM_MEM_20C0000                                           | PEM   | 20C0000  | medium   | 64/4/18/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 729   | PEM_MEM_8C0000                                            | PEM   | 8C0000   | medium   | 64/4/7/64       | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 730   | PEM_MEM_9C0000                                            | PEM   | 9C0000   | medium   | 256/4/5/256     | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 731   | PQP_DCM                                                   | PQP   | 400000   | high     | 1024/3          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 732   | PQP_FDM                                                   | PQP   | 30000    | high     | 288/34          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 733   | PQP_OTM_ATTRIBUTES_TABLE_DEQ                              | PQP   | 20000    | high     | 512/3           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 734   | PQP_OTM_ATTRIBUTES_TABLE_ENQ                              | PQP   | 10000    | high     | 256/4           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 735   | RQP_CMS                                                   | RQP   | 30000    | low      | 512/3           | Dynamic/ECC/                                                     |&#13;&#10;| 736   | RQP_RCM                                                   | RQP   | 10000    | medium   | 6144/3          | Dynamic/ECC/                                                     |&#13;&#10;| 737   | RQP_RPDM                                                  | RQP   | 90000    | low      | 512/10          | Dynamic/ECC/                                                     |&#13;&#10;| 738   | RQP_RSM                                                   | RQP   | 70000    | low      | 512/6           | Dynamic/ECC/                                                     |&#13;&#10;| 739   | RTP_UNICAST_DISTRIBUTION_MEMORY                           | RTP   | 2000     | medium   | 1024/30         | Dynamic/ECC/                                                     |&#13;&#10;| 740   | RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_CTRL_CELLS            | RTP   | 1000     | medium   | 1024/30         | Dynamic/ECC/                                                     |&#13;&#10;| 741   | RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_DATA_CELLS            | RTP   | 0        | medium   | 1024/3/30/1024  | Dynamic/ECC/Array/                                               |&#13;&#10;| 742   | SCH_BFC_FLOW_BULK_DESCRIPTOR_BFBD                         | SCH   | 40000000 | medium   | 6144/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 743   | SCH_CIR_SHAPERS_STATIC_TABEL_CSST                         | SCH   | 4600000  | medium   | 512/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 744   | SCH_CL_SCHEDULERS_CONFIGURATION_SCC                       | SCH   | 900000   | medium   | 8192/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 745   | SCH_CL_SCHEDULERS_TYPE_SCT                                | SCH   | A00000   | low      | 256/7           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 746   | SCH_DEVICE_RATE_MEMORY_DRM                                | SCH   | 100000   | medium   | 904/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 747   | SCH_DUAL_SHAPER_MEMORY_DSM                                | SCH   | 200000   | medium   | 512/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 748   | SCH_FLOW_DESCRIPTOR_MEMORY_STATIC_FDMS                    | SCH   | 300000   | medium   | 98304/4         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 749   | SCH_FLOW_GROUP_MEMORY_FGM                                 | SCH   | 700000   | medium   | 4096/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 750   | SCH_FLOW_SUB_FLOW_FSF                                     | SCH   | 600000   | low      | 3072/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 751   | SCH_FLOW_TO_FIP_MAPPING_FFM                               | SCH   | C00000   | medium   | 12288/2         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 752   | SCH_FLOW_TO_QUEUE_MAPPING_FQM                             | SCH   | B00000   | medium   | 24576/4         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 753   | SCH_PIR_SHAPERS_STATIC_TABEL_PSST                         | SCH   | 4900000  | medium   | 512/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 754   | SCH_PORT_QUEUE_SIZE_PQS                                   | SCH   | 1D00000  | low      | 512/4           | Dynamic/ECC/                                                     |&#13;&#10;| 755   | SCH_PORT_SCHEDULER_WEIGHTS_PSW                            | SCH   | 4C00000  | medium   | 64/11           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 756   | SCH_QPAIR_TO_PORT_MAP_QPM                                 | SCH   | 42000000 | medium   | 64/22           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 757   | SCH_RESERVED_35                                           | SCH   | 1C00000  | medium   | 512/2           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 758   | SCH_RESERVED_36                                           | SCH   | 7D00000  | low      | 512/4           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 759   | SCH_RESERVED_50                                           | SCH   | 4700000  | medium   | 512/3           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 760   | SCH_RESERVED_52                                           | SCH   | 4A00000  | medium   | 512/3           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 761   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_0            | SCH   | 5000000  | medium   | 4096/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 762   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_1            | SCH   | 5100000  | medium   | 4096/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 763   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_2            | SCH   | 5200000  | medium   | 4096/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 764   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_3            | SCH   | 5300000  | medium   | 4096/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 765   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_4            | SCH   | 5400000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 766   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_5            | SCH   | 5500000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 767   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_6            | SCH   | 5600000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 768   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_7            | SCH   | 5700000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 769   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_8            | SCH   | 5800000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 770   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_9            | SCH   | 5900000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 771   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_10           | SCH   | 5A00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 772   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_11           | SCH   | 5B00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 773   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_12           | SCH   | 5C00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 774   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_13           | SCH   | 5D00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 775   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_14           | SCH   | 5E00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 776   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_15           | SCH   | 5F00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 777   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_16           | SCH   | 6000000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 778   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_17           | SCH   | 6100000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 779   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_18           | SCH   | 6200000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 780   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_19           | SCH   | 6300000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 781   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_20           | SCH   | 6400000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 782   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_21           | SCH   | 6500000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 783   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_22           | SCH   | 6600000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 784   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_23           | SCH   | 6700000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 785   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_24           | SCH   | 6800000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 786   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_25           | SCH   | 6900000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 787   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_26           | SCH   | 6A00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 788   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_27           | SCH   | 6B00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 789   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_28           | SCH   | 6C00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 790   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_29           | SCH   | 6D00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 791   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_30           | SCH   | 6E00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 792   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_31           | SCH   | 6F00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 793   | SCH_SCHEDULER_ENABLE_MEMORY_SEM                           | SCH   | 500000   | medium   | 4096/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 794   | SCH_SCHEDULER_ENABLE_MEMORY_SEM_B                         | SCH   | 7100000  | medium   | 4096/2          | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 795   | SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS                  | SCH   | 400000   | medium   | 12288/22        | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 796   | SCH_SHARED_DEVICE_RATE_SHARED_DRM                         | SCH   | 3900000  | medium   | 904/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 797   | SPB_BUF_LINK                                              | SPB   | 300000   | low      | 4096/16/3/4096  | Dynamic/ECC/Array/                                               |&#13;&#10;| 798   | SPB_CONTEXT_MRU                                           | SPB   | 510000   | low      | 256/8           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 799   | SPB_PSM                                                   | SPB   | 30000    | low      | 256/9           | Dynamic/ECC/                                                     |&#13;&#10;| 800   | SPB_RCNT                                                  | SPB   | 200000   | low      | 16384/7         | Dynamic/ECC/                                                     |&#13;&#10;| 801   | SPB_RSM                                                   | SPB   | 10000    | low      | 256/5           | Dynamic/ECC/                                                     |&#13;&#10;| 802   | TCAM_TCAM_ACTION                                          | TCAM  | 1100000  | medium   | 2048/24/5/2048  | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 803   | TCAM_TCAM_ACTION_SMALL                                    | TCAM  | 2901800  | low      | 256/8/5/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;========================================================================================================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MEMory LIST SeVeRity=high">SER MEMory LIST SeVeRity=high</a></h5>
        <textarea cols='180' rows='218' >Num_ENTries     : 0x0        --->> 0xffffffff&#13;&#10;Num_BIts        : 0x0        --->> 0xffffffff&#13;&#10;=================================================================================================================================================================&#13;&#10;|                                                                        SER LIST MEMORIES                                                      |&#13;&#10;=================================================================================================================================================================&#13;&#10;| Index | memory-name                                   | BLOCK | Address | Severity | entry-info      | memory-info                                            |&#13;&#10;=================================================================================================================================================================&#13;&#10;| 0     | CDUM_RX_DATA_ASYNC_ALIGNER                    | CDUM  | 158000  | high     | 32/2/140/32     | Dynamic/ReadOnly/WritedOnly/ECC/Severe/Array/          |&#13;&#10;| 1     | CDUM_RX_MEMA_CTRL                             | CDUM  | 116000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 2     | CDUM_RX_MEMB_CTRL                             | CDUM  | 117000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 3     | CDUM_RX_MEMC_CTRL                             | CDUM  | 118000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 4     | CDUM_RX_MEMD_CTRL                             | CDUM  | 119000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 5     | CDUM_RX_MEME_CTRL                             | CDUM  | 120000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 6     | CDUM_RX_MEMF_CTRL                             | CDUM  | 121000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 7     | CDUM_RX_MEMG_CTRL                             | CDUM  | 122000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 8     | CDUM_RX_MEMH_CTRL                             | CDUM  | 123000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 9     | CDUM_RX_MEMI_CTRL                             | CDUM  | 124000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 10    | CDUM_RX_MEMJ_CTRL                             | CDUM  | 125000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 11    | CDUM_RX_MEMK_CTRL                             | CDUM  | 126000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 12    | CDUM_RX_MEML_CTRL                             | CDUM  | 127000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 13    | CDUM_RX_MEMM_CTRL                             | CDUM  | 128000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 14    | CDUM_RX_MEMN_CTRL                             | CDUM  | 129000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 15    | CDUM_RX_MEMO_CTRL                             | CDUM  | 130000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 16    | CDUM_RX_MEMP_CTRL                             | CDUM  | 131000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 17    | CDUM_TX_MEMA_CTRL                             | CDUM  | 132000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 18    | CDUM_TX_MEMB_CTRL                             | CDUM  | 133000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 19    | CDUM_TX_MEMC_CTRL                             | CDUM  | 134000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 20    | CDUM_TX_MEMD_CTRL                             | CDUM  | 135000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 21    | CDUM_TX_MEME_CTRL                             | CDUM  | 136000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 22    | CDUM_TX_MEMF_CTRL                             | CDUM  | 137000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 23    | CDUM_TX_MEMG_CTRL                             | CDUM  | 138000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 24    | CDUM_TX_MEMH_CTRL                             | CDUM  | 139000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 25    | CDUM_TX_MEMI_CTRL                             | CDUM  | 140000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 26    | CDUM_TX_MEMJ_CTRL                             | CDUM  | 141000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 27    | CDU_RX_DATA_ASYNC_ALIGNER                     | CDU   | 158000  | high     | 32/2/140/32     | Dynamic/ReadOnly/WritedOnly/ECC/Severe/Array/          |&#13;&#10;| 28    | CDU_RX_MEMA_CTRL                              | CDU   | 116000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 29    | CDU_RX_MEMB_CTRL                              | CDU   | 117000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 30    | CDU_RX_MEMC_CTRL                              | CDU   | 118000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 31    | CDU_RX_MEMD_CTRL                              | CDU   | 119000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 32    | CDU_RX_MEME_CTRL                              | CDU   | 120000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 33    | CDU_RX_MEMF_CTRL                              | CDU   | 121000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 34    | CDU_RX_MEMG_CTRL                              | CDU   | 122000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 35    | CDU_RX_MEMH_CTRL                              | CDU   | 123000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 36    | CDU_RX_MEMI_CTRL                              | CDU   | 124000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 37    | CDU_RX_MEMJ_CTRL                              | CDU   | 125000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 38    | CDU_RX_MEMK_CTRL                              | CDU   | 126000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 39    | CDU_RX_MEML_CTRL                              | CDU   | 127000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 40    | CDU_RX_MEMM_CTRL                              | CDU   | 128000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 41    | CDU_RX_MEMN_CTRL                              | CDU   | 129000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 42    | CDU_RX_MEMO_CTRL                              | CDU   | 130000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 43    | CDU_RX_MEMP_CTRL                              | CDU   | 131000  | high     | 1024/6          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 44    | CDU_TX_MEMA_CTRL                              | CDU   | 132000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 45    | CDU_TX_MEMB_CTRL                              | CDU   | 133000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 46    | CDU_TX_MEMC_CTRL                              | CDU   | 134000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 47    | CDU_TX_MEMD_CTRL                              | CDU   | 135000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 48    | CDU_TX_MEME_CTRL                              | CDU   | 136000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 49    | CDU_TX_MEMF_CTRL                              | CDU   | 137000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 50    | CDU_TX_MEMG_CTRL                              | CDU   | 138000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 51    | CDU_TX_MEMH_CTRL                              | CDU   | 139000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 52    | CDU_TX_MEMI_CTRL                              | CDU   | 140000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 53    | CDU_TX_MEMJ_CTRL                              | CDU   | 141000  | high     | 320/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 54    | DDP_DBDF                                      | DDP   | 1000    | high     | 4096/12         | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 55    | DDP_PKP_RX_CFIF                               | DDP   | 0       | high     | 32/13           | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 56    | DQM_AUTO_DOC_NAME_51                          | DQM   | 800000  | high     | 131072/3        | Dynamic/Internal/Severe/                               |&#13;&#10;| 57    | DQM_AUTO_DOC_NAME_57                          | DQM   | 1000000 | high     | 65536/6         | Dynamic/Internal/Severe/                               |&#13;&#10;| 58    | DQM_AUTO_DOC_NAME_65                          | DQM   | 1800000 | high     | 32/15           | Dynamic/Internal/Severe/                               |&#13;&#10;| 59    | ECGM_FDCM                                     | ECGM  | B0000   | high     | 256/3           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 60    | ECGM_FDCMAX                                   | ECGM  | C0000   | high     | 256/3           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 61    | ECGM_FQSM                                     | ECGM  | 100000  | high     | 256/4           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 62    | ECGM_FQSMAX                                   | ECGM  | 110000  | high     | 256/4           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 63    | ECGM_PDCM                                     | ECGM  | 20000   | high     | 1024/3          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 64    | ECGM_PDCMAX                                   | ECGM  | 30000   | high     | 1024/3          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 65    | ECGM_PQSM                                     | ECGM  | 50000   | high     | 1024/4          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 66    | ECGM_PQSMAX                                   | ECGM  | 60000   | high     | 1024/4          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 67    | ECGM_QDCM                                     | ECGM  | 80000   | high     | 1024/3          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 68    | ECGM_QDCMAX                                   | ECGM  | 90000   | high     | 1024/3          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 69    | ECGM_QQSM                                     | ECGM  | E0000   | high     | 1024/4          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 70    | ECGM_QQSMAX                                   | ECGM  | F0000   | high     | 1024/4          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 71    | ECI_SAM_CTRL                                  | ECI   | 0       | high     | 1/80            | WritedOnly/Severe/                                     |&#13;&#10;| 72    | EDB_FBM                                       | EDB   | 30C0000 | high     | 32/24/5/32      | Dynamic/ReadOnly/ECC/Severe/Array/                     |&#13;&#10;| 73    | EPS_HEADR_CMPNS_CAL_HP_CBM                    | EPS   | 190000  | high     | 64/5            | Dynamic/ECC/Severe/                                    |&#13;&#10;| 74    | EPS_HEADR_CMPNS_CAL_LP_CBM                    | EPS   | 1A0000  | high     | 64/5            | Dynamic/ECC/Severe/                                    |&#13;&#10;| 75    | EPS_HEADR_CMPNS_OTM_HIGH_CBM                  | EPS   | 150000  | high     | 512/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 76    | EPS_HEADR_CMPNS_OTM_LOW_CBM                   | EPS   | 160000  | high     | 512/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 77    | EPS_HEADR_CMPNS_QP_CBM                        | EPS   | 170000  | high     | 512/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 78    | EPS_HEADR_CMPNS_TCG_CBM                       | EPS   | 180000  | high     | 512/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 79    | EPS_HEADR_CMPNS_WFQ_CAST_CBM                  | EPS   | 1C0000  | high     | 1024/3          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 80    | EPS_HEADR_CMPNS_WFQ_TCG_CBM                   | EPS   | 1B0000  | high     | 512/3           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 81    | EPS_OTM_HIGH_CAL_CRDT_BALANCE                 | EPS   | A0000   | high     | 64/5            | Dynamic/ECC/Severe/                                    |&#13;&#10;| 82    | EPS_OTM_HIGH_CRDT_BALANCE                     | EPS   | F0000   | high     | 512/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 83    | EPS_OTM_LOW_CAL_CRDT_BALANCE                  | EPS   | B0000   | high     | 64/5            | Dynamic/ECC/Severe/                                    |&#13;&#10;| 84    | EPS_OTM_LOW_CRDT_BALANCE                      | EPS   | 100000  | high     | 512/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 85    | EPS_OTM_TOTAL_CRDT_BALANCE                    | EPS   | E0000   | high     | 512/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 86    | EPS_QP_CBM                                    | EPS   | 120000  | high     | 512/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 87    | EPS_TCG_CBM                                   | EPS   | 140000  | high     | 512/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 88    | ERPP_CFG_ENABLE_FILTER_PER_FWD_CONTEXT        | ERPP  | 2F80000 | high     | 64/3            | Cacheable/Severe/                                      |&#13;&#10;| 89    | ERPP_CFG_ENABLE_FILTER_PER_OUTLIF_PROFILE     | ERPP  | 2F90000 | high     | 16/3            | Cacheable/Severe/                                      |&#13;&#10;| 90    | ERPP_CFG_MAPPING_FWD_CONTEXT                  | ERPP  | 2F50000 | high     | 64/2            | Cacheable/Severe/                                      |&#13;&#10;| 91    | ERPP_CFG_MAPPING_INLIF_PROFILE                | ERPP  | 2F40000 | high     | 256/1           | Cacheable/Severe/                                      |&#13;&#10;| 92    | ERPP_CFG_MAPPING_OUTLIF_PROFILE               | ERPP  | 2F60000 | high     | 16/2            | Cacheable/Severe/                                      |&#13;&#10;| 93    | ERPP_CFG_SAME_INTERFACE_FILTER                | ERPP  | 2F70000 | high     | 32/4            | Cacheable/Severe/                                      |&#13;&#10;| 94    | ERPP_PER_PORT_TABLE                           | ERPP  | 2E60000 | high     | 256/20          | Cacheable/Shadowed/ECC/Severe/XOR(1/7)                 |&#13;&#10;| 95    | ERPP_TM_DATA_BYPASS_FIFO                      | ERPP  | 3000000 | high     | 300/9           | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 96    | ETPPA_DSP_DATA_TABLE                          | ETPPA | 2200000 | high     | 256/5           | Cacheable/Shadowed/ECC/Severe/                         |&#13;&#10;| 97    | ETPPA_ETPP_BYPASS_CTRL                        | ETPPA | 2610000 | high     | 608/5           | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 98    | ETPPA_JERICHO_INGRESS_NWK_QOS_TABLE           | ETPPA | 22A0000 | high     | 1024/2          | Cacheable/Shadowed/ECC/Severe/                         |&#13;&#10;| 99    | ETPPA_PER_PORT_TABLE                          | ETPPA | 2210000 | high     | 256/11          | Cacheable/Shadowed/ECC/Severe/                         |&#13;&#10;| 100   | ETPPA_PRP_FES_PROGRAM_TABLE                   | ETPPA | 2300000 | high     | 64/23           | Cacheable/Shadowed/ECC/Severe/                         |&#13;&#10;| 101   | ETPPB_EGRESS_MEMBERSHIP                       | ETPPB | 30000   | high     | 4096/66         | Cacheable/Shadowed/ECC/Severe/XOR(1/11)                |&#13;&#10;| 102   | ETPPB_ENC_1_CONTEXT_FIFO                      | ETPPB | 12D0000 | high     | 230/2           | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 103   | ETPPB_ENC_2_ARR_0_FORMAT_CONFIGURATION_TABLE  | ETPPB | 1420000 | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                 |&#13;&#10;| 104   | ETPPB_ENC_2_CONTEXT_FIFO                      | ETPPB | 12F0000 | high     | 220/2           | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 105   | ETPPB_ENC_3_ARR_0_FORMAT_CONFIGURATION_TABLE  | ETPPB | 920000  | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                 |&#13;&#10;| 106   | ETPPB_ENC_3_CONTEXT_FIFO                      | ETPPB | 1310000 | high     | 210/2           | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 107   | ETPPB_ENC_4_ARR_0_FORMAT_CONFIGURATION_TABLE  | ETPPB | 1020000 | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                 |&#13;&#10;| 108   | ETPPB_ENC_4_CONTEXT_FIFO                      | ETPPB | 1330000 | high     | 200/2           | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 109   | ETPPB_ENC_5_ARR_0_FORMAT_CONFIGURATION_TABLE  | ETPPB | 1120000 | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                 |&#13;&#10;| 110   | ETPPB_ENC_5_CONTEXT_FIFO                      | ETPPB | 1350000 | high     | 190/2           | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 111   | ETPPB_FWD_CONTEXT_FIFO                        | ETPPB | 12B0000 | high     | 240/2           | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 112   | ETPPB_NEW_QOS_MAP                             | ETPPB | 10000   | high     | 2048/18         | Cacheable/Shadowed/ECC/Severe/XOR(1/10)                |&#13;&#10;| 113   | ETPPB_QOS_DP_MAP                              | ETPPB | 20000   | high     | 2048/22         | Cacheable/Shadowed/ECC/Severe/XOR(1/10)                |&#13;&#10;| 114   | ETPPB_SOURCE_ADRS_MAP_0                       | ETPPB | 190000  | high     | 64/18           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                 |&#13;&#10;| 115   | ETPPB_SOURCE_ADRS_MAP_1                       | ETPPB | 1A0000  | high     | 64/18           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                 |&#13;&#10;| 116   | ETPPB_STP_STATE                               | ETPPB | 40000   | high     | 256/34          | Cacheable/Shadowed/ECC/Severe/                         |&#13;&#10;| 117   | ETPPB_TERM_CONTEXT_FIFO                       | ETPPB | 1290000 | high     | 250/2           | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 118   | ETPPB_TRAP_CONSTANT_TABLE                     | ETPPB | 50000   | high     | 64/5            | Cacheable/Shadowed/ECC/Severe/                         |&#13;&#10;| 119   | ETPPB_TRAP_CONTEXT_FIFO                       | ETPPB | 1370000 | high     | 128/2           | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 120   | ETPPB_TRAP_ORIGINAL_FTMH_FIFO                 | ETPPB | 80000   | high     | 608/11          | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 121   | ETPPB_TRAP_OUTCOME_FIFO                       | ETPPB | 1380000 | high     | 160/30          | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 122   | ETPPB_TRAP_PER_PP_PORT_TABLE                  | ETPPB | 60000   | high     | 256/4           | Cacheable/Shadowed/ECC/Severe/                         |&#13;&#10;| 123   | ETPPC_EDITING_PER_PORT_TABLE                  | ETPPC | 1860000 | high     | 256/8           | Cacheable/Shadowed/ECC/Severe/                         |&#13;&#10;| 124   | ETPPC_ENC_1_ARR_0_FORMAT_CONFIGURATION_TABLE  | ETPPC | 1720000 | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                 |&#13;&#10;| 125   | ETPPC_FORWARDING_CONTEXT_ENABLERS             | ETPPC | 1880000 | high     | 64/5            | Cacheable/Shadowed/ECC/Severe/                         |&#13;&#10;| 126   | ETPPC_FORWARDING_FORMAT_CONFIGURATION_TABLE_0 | ETPPC | 1890000 | high     | 64/27           | Cacheable/Shadowed/ECC/Severe/                         |&#13;&#10;| 127   | ETPPC_FWD_MAP_EGRESS_VLAN_EDITING_TABLE       | ETPPC | 1820000 | high     | 4096/3          | Cacheable/Shadowed/ECC/Severe/                         |&#13;&#10;| 128   | ETPPC_NEW_QOS_MAP                             | ETPPC | 2600000 | high     | 2048/18         | Cacheable/Shadowed/ECC/Severe/XOR(1/10)                |&#13;&#10;| 129   | ETPPC_QOS_DP_MAP                              | ETPPC | 2610000 | high     | 2048/22         | Cacheable/Shadowed/ECC/Severe/XOR(1/10)                |&#13;&#10;| 130   | ETPPC_SOURCE_ADRS_MAP                         | ETPPC | 2710000 | high     | 64/18           | Cacheable/Shadowed/ECC/Severe/                         |&#13;&#10;| 131   | EVNT_BINNING_TABLE                            | EVNT  | CF0000  | high     | 256/16/5/256    | Dynamic/ECC/Severe/Array/                              |&#13;&#10;| 132   | EVNT_CONTEXT_PROPERTIES                       | EVNT  | CB0000  | high     | 16/2/8/16       | Dynamic/Severe/Array/                                  |&#13;&#10;| 133   | EVNT_DATA_BUFFER_RX                           | EVNT  | F10000  | high     | 800/6           | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 134   | EVNT_DATA_BUFFER_TX                           | EVNT  | E10000  | high     | 400/16/6/512    | Dynamic/ReadOnly/WritedOnly/ECC/Severe/Array/          |&#13;&#10;| 135   | EVNT_EVENTS_MAIN_MEM_BANK                     | EVNT  | C10000  | high     | 3328/8/5/4096   | Dynamic/ECC/Severe/Array/                              |&#13;&#10;| 136   | EVNT_PROFILE_TABLE                            | EVNT  | CE0000  | high     | 32/4            | Dynamic/Severe/                                        |&#13;&#10;| 137   | EVNT_TRANSACTION_ENGINE_BIT_MAPPING           | EVNT  | C90000  | high     | 256/3           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 138   | EVNT_TX_EVENT_ID_TO_CONTEXT_ID_MAP            | EVNT  | CA0000  | high     | 256/1           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 139   | FDR_AUTO_DOC_NAME_68                          | FDR   | A0000   | high     | 4096/18/7/4096  | Dynamic/ReadOnly/WritedOnly/Internal/ECC/Severe/Array/ |&#13;&#10;| 140   | FDR_AUTO_DOC_NAME_71                          | FDR   | 2E8000  | high     | 2048/6/7/2048   | Dynamic/ReadOnly/WritedOnly/Internal/ECC/Severe/Array/ |&#13;&#10;| 141   | FDR_AUTO_DOC_NAME_74                          | FDR   | 370000  | high     | 2048/24/10/2048 | Dynamic/ReadOnly/WritedOnly/Internal/ECC/Severe/Array/ |&#13;&#10;| 142   | FDR_FDR_MC                                    | FDR   | 300000  | high     | 4096/18         | Cacheable/Shadowed/ECC/Severe/XOR(1/11)                |&#13;&#10;| 143   | FDT_IPT_DESC                                  | FDT   | 0       | high     | 2048/2/40/2048  | Dynamic/ReadOnly/WritedOnly/ECC/Severe/Array/          |&#13;&#10;| 144   | FQP_DBF_PIPE_FIFO                             | FQP   | 3A0000  | high     | 144/12          | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 145   | FQP_OTM_METER_CRDT_BALANCE                    | FQP   | 390000  | high     | 512/5           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 146   | FQP_RCNT                                      | FQP   | 190000  | high     | 1024/24/3/1024  | Dynamic/ReadOnly/WritedOnly/ECC/Severe/Array/          |&#13;&#10;| 147   | ILE_CORE_TX_FIFO_MEM                          | ILE   | 104000  | high     | 32/4/37/32      | Dynamic/ECC/Severe/Array/                              |&#13;&#10;| 148   | ILE_ILKN_CORE_RX_DESKEW_MEM                   | ILE   | 112000  | high     | 32/16/10/32     | Dynamic/ReadOnly/WritedOnly/ECC/Severe/Array/          |&#13;&#10;| 149   | ILE_ILKN_FEC_RX_DECODER                       | ILE   | 140000  | high     | 64/6/22/64      | Dynamic/ReadOnly/WritedOnly/ECC/Severe/Array/          |&#13;&#10;| 150   | ILE_ILKN_FEC_RX_DECODER_VIRTUAL_LANE_DESKEW   | ILE   | 154000  | high     | 32/24/6/32      | Dynamic/ReadOnly/WritedOnly/ECC/Severe/Array/          |&#13;&#10;| 151   | ILE_TX_ELK_RXI                                | ILE   | 138000  | high     | 64/68           | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 152   | IPPB_MEM_1E20000                              | IPPB  | 1E20000 | high     | 64/21           | Dynamic/Internal/ECC/Severe/                           |&#13;&#10;| 153   | IPPC_FIFO_DSP_PASS_1                          | IPPC  | 8E0000  | high     | 128/27          | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 154   | IPPD_FIFO_ELK_RX                              | IPPD  | 2210000 | high     | 512/67          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 155   | IPPD_FIFO_ELK_TX                              | IPPD  | 2200000 | high     | 512/67          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 156   | IPS_AUTO_DOC_NAME_55                          | IPS   | 140000  | high     | 65536/9         | Dynamic/Internal/ECC/Severe/                           |&#13;&#10;| 157   | IPS_AUTO_DOC_NAME_56                          | IPS   | 180000  | high     | 2048/3          | Dynamic/Internal/Severe/                               |&#13;&#10;| 158   | IPS_AUTO_DOC_NAME_59                          | IPS   | 1C0000  | high     | 8192/8          | Dynamic/Internal/Severe/                               |&#13;&#10;| 159   | IPS_AUTO_DOC_NAME_69                          | IPS   | 220000  | high     | 2048/8          | Dynamic/Internal/Severe/                               |&#13;&#10;| 160   | IPS_AUTO_DOC_NAME_79                          | IPS   | 260000  | high     | 128/7           | Dynamic/Internal/Severe/                               |&#13;&#10;| 161   | IPS_AUTO_DOC_NAME_87                          | IPS   | 280000  | high     | 128/3           | Dynamic/Internal/Severe/                               |&#13;&#10;| 162   | IPS_AUTO_DOC_NAME_98                          | IPS   | 340000  | high     | 128/10          | Dynamic/Internal/Severe/                               |&#13;&#10;| 163   | IPS_SQM_DEQ_CMD_PRMS                          | IPS   | 1A0000  | high     | 256/2           | Cacheable/Severe/XOR(null)                             |&#13;&#10;| 164   | IPS_TIME_STAMP_MEMORY                         | IPS   | 2A0000  | high     | 256/3           | Dynamic/Internal/Severe/                               |&#13;&#10;| 165   | IQM_AUTO_DOC_NAME_11                          | IQM   | 0       | high     | 2048/5          | Dynamic/Internal/ECC/Severe/                           |&#13;&#10;| 166   | IQM_AUTO_DOC_NAME_12                          | IQM   | 40000   | high     | 2048/5          | Dynamic/Internal/ECC/Severe/                           |&#13;&#10;| 167   | IQM_AUTO_DOC_NAME_13                          | IQM   | 80000   | high     | 65536/3         | Dynamic/Internal/ECC/Severe/                           |&#13;&#10;| 168   | IQM_AUTO_DOC_NAME_14                          | IQM   | C0000   | high     | 192/9           | Dynamic/ReadOnly/WritedOnly/Internal/ECC/Severe/       |&#13;&#10;| 169   | IQM_AUTO_DOC_NAME_15                          | IQM   | 100000  | high     | 64/2/12/64      | Dynamic/ReadOnly/WritedOnly/Internal/ECC/Severe/Array/ |&#13;&#10;| 170   | MTM_EGR_0_MCH_REP_REQ_RXI                     | MTM   | 200600  | high     | 128/38          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 171   | MTM_EGR_0_MCL_REP_REQ_RXI                     | MTM   | 200680  | high     | 128/38          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 172   | MTM_EGR_0_TDM_REP_REQ_RXI                     | MTM   | 200500  | high     | 128/38          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 173   | MTM_EGR_0_UC_REP_REQ_RXI                      | MTM   | 200580  | high     | 128/38          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 174   | MTM_EGR_1_MCH_REP_REQ_RXI                     | MTM   | 200900  | high     | 128/38          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 175   | MTM_EGR_1_MCL_REP_REQ_RXI                     | MTM   | 200980  | high     | 128/38          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 176   | MTM_EGR_1_TDM_REP_REQ_RXI                     | MTM   | 200800  | high     | 128/38          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 177   | MTM_EGR_1_UC_REP_REQ_RXI                      | MTM   | 200880  | high     | 128/38          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 178   | MTM_ING_0_MCH_REP_REQ_RXI                     | MTM   | 200400  | high     | 96/38           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 179   | MTM_ING_0_MCL_REP_REQ_RXI                     | MTM   | 200480  | high     | 96/38           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 180   | MTM_ING_1_MCH_REP_REQ_RXI                     | MTM   | 200700  | high     | 96/38           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 181   | MTM_ING_1_MCL_REP_REQ_RXI                     | MTM   | 200780  | high     | 96/38           | Dynamic/ECC/Severe/                                    |&#13;&#10;| 182   | OAMP_PE_0_FDBK_FIFO                           | OAMP  | 230000  | high     | 32/4            | Dynamic/Internal/Severe/                               |&#13;&#10;| 183   | OAMP_PE_1_FDBK_FIFO                           | OAMP  | 240000  | high     | 32/4            | Dynamic/Internal/Severe/                               |&#13;&#10;| 184   | OAMP_PE_PROGRAM                               | OAMP  | 1F0000  | high     | 2048/2/11/2048  | Cacheable/Shadowed/ECC/Severe/Array/                   |&#13;&#10;| 185   | OAMP_TXM_LENGTH_FIFO_MEMORY                   | OAMP  | 140000  | high     | 32/18           | Dynamic/Internal/ECC/Severe/                           |&#13;&#10;| 186   | PQP_DCM                                       | PQP   | 400000  | high     | 1024/3          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 187   | PQP_FDM                                       | PQP   | 30000   | high     | 288/34          | Dynamic/ECC/Severe/                                    |&#13;&#10;| 188   | PQP_OTM_ATTRIBUTES_TABLE_DEQ                  | PQP   | 20000   | high     | 512/3           | Cacheable/Shadowed/ECC/Severe/                         |&#13;&#10;| 189   | PQP_OTM_ATTRIBUTES_TABLE_ENQ                  | PQP   | 10000   | high     | 256/4           | Cacheable/Shadowed/ECC/Severe/                         |&#13;&#10;| 190   | PQP_RDM                                       | PQP   | 80000   | high     | 1024/10         | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 191   | PQP_WDM                                       | PQP   | 90000   | high     | 1024/10         | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 192   | RQP_FCM                                       | RQP   | 20000   | high     | 512/2           | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 193   | RQP_PRF                                       | RQP   | 180000  | high     | 128/4/4/128     | Dynamic/ReadOnly/WritedOnly/ECC/Severe/Array/          |&#13;&#10;| 194   | RQP_PRT                                       | RQP   | 1C0000  | high     | 6144/3          | Dynamic/ReadOnly/WritedOnly/ECC/Severe/                |&#13;&#10;| 195   | SCH_FLOW_INSTALLED_MEMORY_FIM                 | SCH   | 7200000 | high     | 6144/2          | Dynamic/ReadOnly/Severe/                               |&#13;&#10;| 196   | SCH_MEM_03100000                              | SCH   | 3100000 | high     | 512/36          | Dynamic/ReadOnly/Internal/ECC/Severe/                  |&#13;&#10;| 197   | SCH_RESERVED_27                               | SCH   | 1300000 | high     | 98304/3         | Dynamic/ReadOnly/Internal/ECC/Severe/                  |&#13;&#10;| 198   | SCH_RESERVED_29                               | SCH   | 1500000 | high     | 768/4           | Dynamic/ReadOnly/Internal/Severe/                      |&#13;&#10;| 199   | SCH_RESERVED_30                               | SCH   | 1600000 | high     | 512/11          | Dynamic/ReadOnly/Internal/ECC/Severe/                  |&#13;&#10;| 200   | SCH_RESERVED_31                               | SCH   | 1700000 | high     | 8192/10         | Dynamic/ReadOnly/Internal/ECC/Severe/                  |&#13;&#10;| 201   | SCH_RESERVED_33                               | SCH   | 1B00000 | high     | 6144/2          | Dynamic/ReadOnly/Internal/Severe/                      |&#13;&#10;| 202   | SCH_RESERVED_38                               | SCH   | 3000000 | high     | 512/36          | Dynamic/ReadOnly/Internal/ECC/Severe/                  |&#13;&#10;| 203   | SCH_RESERVED_40                               | SCH   | 3200000 | high     | 8192/10         | Dynamic/ReadOnly/Internal/ECC/Severe/                  |&#13;&#10;| 204   | SCH_RESERVED_41                               | SCH   | 3300000 | high     | 8192/10         | Dynamic/ReadOnly/Internal/ECC/Severe/                  |&#13;&#10;| 205   | SCH_RESERVED_42                               | SCH   | 3400000 | high     | 24576/3         | Dynamic/ReadOnly/Internal/ECC/Severe/                  |&#13;&#10;| 206   | SCH_RESERVED_43                               | SCH   | 3500000 | high     | 24576/3         | Dynamic/ReadOnly/Internal/ECC/Severe/                  |&#13;&#10;| 207   | SQM_DEQ_QSTATE_PENDING_FIFO                   | SQM   | 800000  | high     | 32/32           | Dynamic/Internal/Severe/                               |&#13;&#10;| 208   | SQM_PDB_LINK_LIST                             | SQM   | 500000  | high     | 32768/3         | Dynamic/Severe/                                        |&#13;&#10;| 209   | SQM_QUEUE_DATA_MEMORY                         | SQM   | 600000  | high     | 65536/6         | Dynamic/Severe/                                        |&#13;&#10;=================================================================================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MEMory LIST AliAS=yes">SER MEMory LIST AliAS=yes</a></h5>
        <textarea cols='180' rows='197' >Num_ENTries     : 0x0        --->> 0xffffffff&#13;&#10;Num_BIts        : 0x0        --->> 0xffffffff&#13;&#10;============================================================================================================================================================================================&#13;&#10;|                                                                                      SER LIST MEMORIES                                                     |&#13;&#10;============================================================================================================================================================================================&#13;&#10;| Index | memory-name                                               | BLOCK | Address | Severity | entry-info           | memory-info                                                      |&#13;&#10;============================================================================================================================================================================================&#13;&#10;| 0     | CGM_INSTRUMENTATION_MEMORY_0                              | CGM   | F90000  | low      | 16/4/26/16           | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 1     | CGM_INSTRUMENTATION_MEMORY_1                              | CGM   | F90000  | low      | 16/4/26/16           | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 2     | CGM_INSTRUMENTATION_MEMORY_2                              | CGM   | F90000  | low      | 16/4/26/16           | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 3     | CGM_INSTRUMENTATION_MEMORY_3                              | CGM   | F90000  | low      | 16/4/26/16           | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 4     | DDHA_MACRO_0_PHYSICAL_ABK_BANK                            | DDHA  | 0       | low      | 4194304/2/68/4194304 | Alias->DDHA_MACRO_0_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 5     | DDHA_MACRO_0_PHYSICAL_ENTRY_BANK                          | DDHA  | 0       | medium   | 4194304/2/68/4194304 | Alias->DDHA_MACRO_0_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 6     | DDHA_MACRO_1_PHYSICAL_ABK_BANK                            | DDHA  | 2000000 | low      | 4194304/2/68/4194304 | Alias->DDHA_MACRO_1_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 7     | DDHA_MACRO_1_PHYSICAL_ENTRY_BANK                          | DDHA  | 2000000 | medium   | 4194304/2/68/4194304 | Alias->DDHA_MACRO_1_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 8     | DDHB_MACRO_0_PHYSICAL_ABK_BANK                            | DDHB  | 0       | low      | 2097152/2/68/2097152 | Alias->DDHB_MACRO_0_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 9     | DDHB_MACRO_0_PHYSICAL_ENTRY_BANK                          | DDHB  | 0       | medium   | 2097152/2/68/2097152 | Alias->DDHB_MACRO_0_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 10    | DDHB_MACRO_1_PHYSICAL_ABK_BANK                            | DDHB  | 2000000 | low      | 2097152/2/68/2097152 | Alias->DDHB_MACRO_1_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 11    | DDHB_MACRO_1_PHYSICAL_ENTRY_BANK                          | DDHB  | 2000000 | medium   | 2097152/2/68/2097152 | Alias->DDHB_MACRO_1_ENTRY_BANK/Dynamic/Array/                    |&#13;&#10;| 12    | DHC_MACRO_PHYSICAL_ABK_BANK                               | DHC   | 0       | low      | 4194304/2/68/4194304 | Alias->DHC_MACRO_ENTRY_BANK/Dynamic/Array/                       |&#13;&#10;| 13    | DHC_MACRO_PHYSICAL_ENTRY_BANK                             | DHC   | 0       | medium   | 4194304/2/68/4194304 | Alias->DHC_MACRO_ENTRY_BANK/Dynamic/Array/                       |&#13;&#10;| 14    | ERPP_EPMFCS_TCAM_BANK_COMMAND                             | ERPP  | 3400000 | low      | 256/38               | Alias->ERPP_EPMFCS_TCAM_BANK/                                    |&#13;&#10;| 15    | ERPP_EPMFCS_TCAM_BANK_REPLY                               | ERPP  | 3400000 | low      | 256/38               | Alias->ERPP_EPMFCS_TCAM_BANK/                                    |&#13;&#10;| 16    | ETPPA_PRP_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | ETPPA | 230000  | low      | 64/41                | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 17    | ETPPA_PRP_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | ETPPA | 230000  | low      | 64/41                | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 18    | ETPPA_PRP_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | ETPPA | 230000  | low      | 64/41                | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 19    | ETPPA_PRP_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | ETPPA | 230000  | low      | 64/41                | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 20    | ETPPB_BIT_CRUNCHER_DOUBLE_INSTRUCTION                     | ETPPB | 1200000 | low      | 64/77                | Alias->ETPPB_TERM_BIT_CRUNCHER_PROGRAM/Cacheable/Shadowed/ECC/   |&#13;&#10;| 21    | ETPPB_BIT_CRUNCHER_INSTRUCTION                            | ETPPB | 1200000 | low      | 64/77                | Alias->ETPPB_TERM_BIT_CRUNCHER_PROGRAM/Cacheable/Shadowed/ECC/   |&#13;&#10;| 22    | ETPPB_ENC_2_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPB | 1510000 | low      | 64/41                | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 23    | ETPPB_ENC_2_PEMA_LOAD_SELECT_CHUNK_LITERARY               | ETPPB | 1510000 | low      | 64/41                | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 24    | ETPPB_ENC_2_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPB | 1510000 | low      | 64/41                | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 25    | ETPPB_ENC_2_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPB | 1510000 | low      | 64/41                | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 26    | ETPPB_ENC_4_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPB | 610000  | low      | 64/41                | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 27    | ETPPB_ENC_4_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPB | 610000  | low      | 64/41                | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 28    | ETPPB_ENC_4_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPB | 610000  | low      | 64/41                | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 29    | ETPPB_ENC_5_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPB | 710000  | low      | 64/41                | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 30    | ETPPB_ENC_5_PEMA_LOAD_SELECT_CHUNK_LITERARY               | ETPPB | 710000  | low      | 64/41                | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 31    | ETPPB_ENC_5_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPB | 710000  | low      | 64/41                | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 32    | ETPPB_ENC_5_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPB | 710000  | low      | 64/41                | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 33    | ETPPB_MEM_510000_1                                        | ETPPB | 510000  | low      | 64/41                | Alias->ETPPB_MEM_510000/Internal/Cacheable/Shadowed/ECC/         |&#13;&#10;| 34    | ETPPB_MEM_510000_2                                        | ETPPB | 510000  | low      | 64/41                | Alias->ETPPB_MEM_510000/Internal/Cacheable/Shadowed/ECC/         |&#13;&#10;| 35    | ETPPB_MEM_610000_0                                        | ETPPB | 610000  | low      | 64/41                | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 36    | ETPPB_MEM_810000_0                                        | ETPPB | 810000  | low      | 64/41                | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 37    | ETPPB_TRAP_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX      | ETPPB | 810000  | low      | 64/41                | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 38    | ETPPB_TRAP_PEMA_LOAD_SELECT_CHUNK_LITERARY                | ETPPB | 810000  | low      | 64/41                | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 39    | ETPPB_TRAP_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX         | ETPPB | 810000  | low      | 64/41                | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 40    | ETPPC_ENC_1_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPC | 10000   | low      | 64/41                | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 41    | ETPPC_ENC_1_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPC | 10000   | low      | 64/41                | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 42    | ETPPC_ENC_1_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPC | 10000   | low      | 64/41                | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 43    | ETPPC_FWD_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | ETPPC | 150000  | low      | 64/41                | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 44    | ETPPC_FWD_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | ETPPC | 150000  | low      | 64/41                | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 45    | ETPPC_FWD_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | ETPPC | 150000  | low      | 64/41                | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 46    | ETPPC_FWD_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | ETPPC | 150000  | low      | 64/41                | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 47    | ETPPC_MEM_10000_0                                         | ETPPC | 10000   | low      | 64/41                | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 48    | ETPPC_TERM_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX      | ETPPC | 190000  | low      | 64/41                | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 49    | ETPPC_TERM_PEMA_LOAD_SELECT_CHUNK_LITERARY                | ETPPC | 190000  | low      | 64/41                | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 50    | ETPPC_TERM_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX         | ETPPC | 190000  | low      | 64/41                | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 51    | ETPPC_TERM_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX           | ETPPC | 190000  | low      | 64/41                | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 52    | EVNT_EVENTS_MAIN_MEM                                      | EVNT  | C10000  | low      | 3328/8/5/4096        | Alias->EVNT_EVENTS_MAIN_MEM_BANK/Dynamic/ECC/Severe/Array/       |&#13;&#10;| 53    | IPPA_VTDCS_TCAM_BANK_COMMAND                              | IPPA  | B730000 | low      | 256/51               | Alias->IPPA_VTDCS_TCAM_BANK/                                     |&#13;&#10;| 54    | IPPA_VTDCS_TCAM_BANK_REPLY                                | IPPA  | B730000 | low      | 256/51               | Alias->IPPA_VTDCS_TCAM_BANK/                                     |&#13;&#10;| 55    | IPPA_VTECS_TCAM_BANK_COMMAND                              | IPPA  | B800000 | low      | 256/51               | Alias->IPPA_VTECS_TCAM_BANK/                                     |&#13;&#10;| 56    | IPPA_VTECS_TCAM_BANK_REPLY                                | IPPA  | B800000 | low      | 256/51               | Alias->IPPA_VTECS_TCAM_BANK/                                     |&#13;&#10;| 57    | IPPA_VTE_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX        | IPPA  | AC50000 | low      | 64/41                | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 58    | IPPA_VTE_PEMA_LOAD_SELECT_CHUNK_LITERARY                  | IPPA  | AC50000 | low      | 64/41                | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 59    | IPPA_VTE_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX           | IPPA  | AC50000 | low      | 64/41                | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 60    | IPPA_VTE_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX             | IPPA  | AC50000 | low      | 64/41                | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 61    | IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_HEADER                | IPPA  | B210000 | low      | 64/9                 | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 62    | IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS         | IPPA  | B210000 | low      | 64/9                 | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 63    | IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER       | IPPA  | B210000 | low      | 64/9                 | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 64    | IPPA_VTT_ST_TH_LE_FFC_CMD_LITERALLTY                      | IPPA  | B210000 | low      | 64/9                 | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 65    | IPPB_FFC_CMD_BITS_FROM_HEADER                             | IPPB  | 2510000 | low      | 64/9                 | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 66    | IPPB_FFC_CMD_BITS_FROM_LAYER_RECORDS                      | IPPB  | 2510000 | low      | 64/9                 | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 67    | IPPB_FFC_CMD_BITS_FROM_RELATIVE_HEADER                    | IPPB  | 2510000 | low      | 64/9                 | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 68    | IPPB_FFC_CMD_LITERALLTY                                   | IPPB  | 2510000 | low      | 64/9                 | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 69    | IPPB_FLPACS_TCAM_BANK_COMMAND                             | IPPB  | 3000000 | low      | 256/51               | Alias->IPPB_FLPACS_TCAM_BANK/                                    |&#13;&#10;| 70    | IPPB_FLPACS_TCAM_BANK_REPLY                               | IPPB  | 3000000 | low      | 256/51               | Alias->IPPB_FLPACS_TCAM_BANK/                                    |&#13;&#10;| 71    | IPPB_FLPA_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | IPPB  | 110000  | low      | 64/41                | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 72    | IPPB_FLPA_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | IPPB  | 110000  | low      | 64/41                | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 73    | IPPB_FLPA_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | IPPB  | 110000  | low      | 64/41                | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 74    | IPPB_FLPA_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | IPPB  | 110000  | low      | 64/41                | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 75    | IPPB_FLPBCS_TCAM_BANK_COMMAND                             | IPPB  | 3100000 | low      | 256/51               | Alias->IPPB_FLPBCS_TCAM_BANK/                                    |&#13;&#10;| 76    | IPPB_FLPBCS_TCAM_BANK_REPLY                               | IPPB  | 3100000 | low      | 256/51               | Alias->IPPB_FLPBCS_TCAM_BANK/                                    |&#13;&#10;| 77    | IPPB_FLPB_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | IPPB  | A10000  | low      | 64/41                | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 78    | IPPB_FLPB_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | IPPB  | A10000  | low      | 64/41                | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 79    | IPPB_FLPB_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | IPPB  | A10000  | low      | 64/41                | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 80    | IPPB_FLPB_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | IPPB  | A10000  | low      | 64/41                | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 81    | IPPB_KLEAP_LKP_FFC_INSTRUCTION                            | IPPB  | 2510000 | low      | 64/9                 | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 82    | IPPC_PMFACSA_TCAM_BANK_COMMAND                            | IPPC  | F00000  | low      | 256/51               | Alias->IPPC_PMFACSA_TCAM_BANK/                                   |&#13;&#10;| 83    | IPPC_PMFACSA_TCAM_BANK_REPLY                              | IPPC  | F00000  | low      | 256/51               | Alias->IPPC_PMFACSA_TCAM_BANK/                                   |&#13;&#10;| 84    | IPPC_PMFACSB_TCAM_BANK_COMMAND                            | IPPC  | 1000000 | low      | 256/26               | Alias->IPPC_PMFACSB_TCAM_BANK/                                   |&#13;&#10;| 85    | IPPC_PMFACSB_TCAM_BANK_REPLY                              | IPPC  | 1000000 | low      | 256/26               | Alias->IPPC_PMFACSB_TCAM_BANK/                                   |&#13;&#10;| 86    | IPPC_PMFASOFT_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX   | IPPC  | 230000  | low      | 64/41                | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 87    | IPPC_PMFASOFT_PEMA_LOAD_SELECT_CHUNK_LITERARY             | IPPC  | 230000  | low      | 64/41                | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 88    | IPPC_PMFASOFT_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX      | IPPC  | 230000  | low      | 64/41                | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 89    | IPPC_PMFASOFT_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX        | IPPC  | 230000  | low      | 64/41                | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 90    | IPPD_MEM_230000_1                                         | IPPD  | 230000  | low      | 64/41                | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 91    | IPPD_MEM_230000_2                                         | IPPD  | 230000  | low      | 64/41                | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 92    | IPPD_MEM_230000_3                                         | IPPD  | 230000  | low      | 64/41                | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 93    | IPPD_MEM_230000_4                                         | IPPD  | 230000  | low      | 64/41                | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 94    | IPPD_PMFBCS_TCAM_BANK_COMMAND                             | IPPD  | B000000 | low      | 256/26               | Alias->IPPD_PMFBCS_TCAM_BANK/                                    |&#13;&#10;| 95    | IPPD_PMFBCS_TCAM_BANK_REPLY                               | IPPD  | B000000 | low      | 256/26               | Alias->IPPD_PMFBCS_TCAM_BANK/                                    |&#13;&#10;| 96    | IPPE_LLRCS_TCAM_BANK_COMMAND                              | IPPE  | BA00000 | low      | 256/26               | Alias->IPPE_LLRCS_TCAM_BANK/                                     |&#13;&#10;| 97    | IPPE_LLRCS_TCAM_BANK_REPLY                                | IPPE  | BA00000 | low      | 256/26               | Alias->IPPE_LLRCS_TCAM_BANK/                                     |&#13;&#10;| 98    | IPPE_PRTCAM_TCAM_BANK_COMMAND                             | IPPE  | 700000  | low      | 512/10               | Alias->IPPE_PRTCAM_TCAM_BANK/                                    |&#13;&#10;| 99    | IPPE_PRTCAM_TCAM_BANK_REPLY                               | IPPE  | 700000  | low      | 512/10               | Alias->IPPE_PRTCAM_TCAM_BANK/                                    |&#13;&#10;| 100   | IPPF_VTACS_TCAM_BANK_COMMAND                              | IPPF  | B4C0000 | low      | 256/51               | Alias->IPPF_VTACS_TCAM_BANK/                                     |&#13;&#10;| 101   | IPPF_VTACS_TCAM_BANK_REPLY                                | IPPF  | B4C0000 | low      | 256/51               | Alias->IPPF_VTACS_TCAM_BANK/                                     |&#13;&#10;| 102   | IPPF_VTA_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX        | IPPF  | AB10000 | low      | 64/41                | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 103   | IPPF_VTA_PEMA_LOAD_SELECT_CHUNK_LITERARY                  | IPPF  | AB10000 | low      | 64/41                | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 104   | IPPF_VTA_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX           | IPPF  | AB10000 | low      | 64/41                | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 105   | IPPF_VTA_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX             | IPPF  | AB10000 | low      | 64/41                | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 106   | IPPF_VTBCS_TCAM_BANK_COMMAND                              | IPPF  | C000000 | low      | 256/51               | Alias->IPPF_VTBCS_TCAM_BANK/                                     |&#13;&#10;| 107   | IPPF_VTBCS_TCAM_BANK_REPLY                                | IPPF  | C000000 | low      | 256/51               | Alias->IPPF_VTBCS_TCAM_BANK/                                     |&#13;&#10;| 108   | IPPF_VTCCS_TCAM_BANK_COMMAND                              | IPPF  | B630000 | low      | 256/51               | Alias->IPPF_VTCCS_TCAM_BANK/                                     |&#13;&#10;| 109   | IPPF_VTCCS_TCAM_BANK_REPLY                                | IPPF  | B630000 | low      | 256/51               | Alias->IPPF_VTCCS_TCAM_BANK/                                     |&#13;&#10;| 110   | IPPF_VTC_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX        | IPPF  | ABB0000 | low      | 64/41                | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 111   | IPPF_VTC_PEMA_LOAD_SELECT_CHUNK_LITERARY                  | IPPF  | ABB0000 | low      | 64/41                | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 112   | IPPF_VTC_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX           | IPPF  | ABB0000 | low      | 64/41                | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 113   | IPPF_VTC_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX             | IPPF  | ABB0000 | low      | 64/41                | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 114   | IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_HEADER               | IPPF  | ACB0000 | low      | 64/38                | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 115   | IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS        | IPPF  | ACB0000 | low      | 64/38                | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 116   | IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER      | IPPF  | ACB0000 | low      | 64/38                | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 117   | IPPF_VTT_ST_ONE_LE_FFC_CMD_LITERALLTY                     | IPPF  | ACB0000 | low      | 64/38                | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 118   | IPPF_VTT_ST_ONE_LE_KLEAP_LKP_FFC_INSTRUCTION              | IPPF  | ACB0000 | low      | 64/38                | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 119   | IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_HEADER               | IPPF  | AEB0000 | low      | 64/9                 | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 120   | IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS        | IPPF  | AEB0000 | low      | 64/9                 | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 121   | IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER      | IPPF  | AEB0000 | low      | 64/9                 | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 122   | IPPF_VTT_ST_TWO_LE_FFC_CMD_LITERALLTY                     | IPPF  | AEB0000 | low      | 64/9                 | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 123   | IPPF_VTT_ST_TWO_LE_KLEAP_LKP_FFC_INSTRUCTION              | IPPF  | AEB0000 | low      | 64/9                 | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 124   | IRE_PP_LOOPBACK_CONFIG                                    | IRE   | 50000   | low      | 512/16               | Alias->IRE_TDM_CONFIG/Cacheable/Shadowed/ECC/                    |&#13;&#10;| 125   | KAPS_RPB_TCAM_CPU_CMD                                     | KAPS  | 0       | low      | 2048/2/22/2048       | Alias->KAPS_RPB_TCAM_CPU_COMMAND/Dynamic/Array/                  |&#13;&#10;| 126   | KAPS_RPB_TCAM_CPU_REP                                     | KAPS  | 0       | low      | 2048/2/22/2048       | Alias->KAPS_RPB_TCAM_CPU_COMMAND/Dynamic/Array/                  |&#13;&#10;| 127   | MTM_MCDB_FORMAT_BIER_EGR_INFO                             | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 128   | MTM_MCDB_FORMAT_BIER_ING_INFO                             | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 129   | MTM_MCDB_FORMAT_BITMAP                                    | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 130   | MTM_MCDB_FORMAT_BITMAP_PTR                                | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 131   | MTM_MCDB_FORMAT_DOUBLE                                    | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 132   | MTM_MCDB_FORMAT_LINK_LIST                                 | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 133   | MTM_MCDB_FORMAT_SINGLE                                    | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 134   | MTM_MCDB_FORMAT_TDM                                       | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 135   | MTM_MCDB_FORMAT_X_4_BITMAP                                | MTM   | 0       | low      | 2048/32/34/2048      | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 136   | OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP                         | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 137   | OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP_SHORT_STATIC_MDB_FORMAT | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 138   | OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP                           | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 139   | OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP_SHORT_STATIC_MDB_FORMAT   | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 140   | OAMP_MEP_DB_BFD_ON_MPLS                                   | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 141   | OAMP_MEP_DB_BFD_ON_MPLS_SHORT_STATIC_MDB_FORMAT           | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 142   | OAMP_MEP_DB_BFD_ON_PWE                                    | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 143   | OAMP_MEP_DB_BFD_ON_PWE_SHORT_STATIC_MDB_FORMAT            | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 144   | OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_1           | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 145   | OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_2           | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 146   | OAMP_MEP_DB_BFD_SHORT_FORMAT                              | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 147   | OAMP_MEP_DB_CCM_ETH                                       | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 148   | OAMP_MEP_DB_CCM_ETH_SHORT_STATIC_MDB_FORMAT               | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 149   | OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_1              | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 150   | OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_2              | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 151   | OAMP_MEP_DB_CCM_Y_1731_SHORT_FORMAT                       | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 152   | OAMP_MEP_DB_DM_STAT_ONE_WAY                               | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 153   | OAMP_MEP_DB_DM_STAT_TWO_WAY                               | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 154   | OAMP_MEP_DB_EXTRA_DATA_IN_MDB_HEADER                      | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 155   | OAMP_MEP_DB_EXTRA_DATA_IN_MDB_PAYLOAD                     | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 156   | OAMP_MEP_DB_EXT_DATA_HDR                                  | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 157   | OAMP_MEP_DB_EXT_DATA_PLD                                  | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 158   | OAMP_MEP_DB_LM_DB                                         | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 159   | OAMP_MEP_DB_LM_STAT                                       | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 160   | OAMP_MEP_DB_OFFLOADED_FORMAT_PART_1                       | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 161   | OAMP_MEP_DB_OFFLOADED_FORMAT_PART_2                       | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 162   | OAMP_MEP_DB_RFC_6374_ON_MPLSTP                            | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 163   | OAMP_MEP_DB_Y_1731_ON_MPLSTP                              | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 164   | OAMP_MEP_DB_Y_1731_ON_MPLSTP_SHORT_STATIC_MDB_FORMAT      | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 165   | OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_1     | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 166   | OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_2     | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 167   | OAMP_MEP_DB_Y_1731_ON_PWE                                 | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 168   | OAMP_MEP_DB_Y_1731_ON_PWE_SHORT_STATIC_MDB_FORMAT         | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 169   | OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_1        | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 170   | OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_2        | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 171   | OAMP_MMUX_MEP_DB_CACHE_OFFLOADED                          | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 172   | OAMP_MMUX_MEP_DB_CACHE_SELF_CONTAINED                     | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 173   | OAMP_MMUX_MEP_DB_CACHE_SELF_CONTAINED_LM_DB               | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 174   | OAMP_MMUX_MEP_DB_CACHE_SHORT_FORMAT                       | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 175   | OAMP_MMUX_RMEP_DB_CACHE                                   | OAMP  | 10000   | low      | 2048/12/29/2048      | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 176   | OAMP_PROG_TCAM_PUNT_KEY                                   | OAMP  | 260000  | low      | 64/7                 | Alias->OAMP_PE_1_PROG_TCAM/Cacheable/                            |&#13;&#10;| 177   | OAMP_PROG_TCAM_TX_KEY                                     | OAMP  | 260000  | low      | 64/7                 | Alias->OAMP_PE_1_PROG_TCAM/Cacheable/                            |&#13;&#10;| 178   | OAMP_RMEP_DATABASE                                        | OAMP  | D0000   | low      | 65536/6              | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 179   | OAMP_RMEP_DB_EXTERNAL                                     | OAMP  | D0000   | low      | 65536/6              | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 180   | OAMP_RXP_LMM_DA_NIC_TBL_FIFO                              | OAMP  | 1C0000  | low      | 128/4                | Alias->OAMP_LMM_DA_NIC_TABLE/Cacheable/Shadowed/ECC/             |&#13;&#10;| 181   | OAMP_RXP_LOCAL_R_MEP_PART_1_FIFO                          | OAMP  | D0000   | low      | 65536/6              | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 182   | OAMP_RXP_LOCAL_R_MEP_PART_2_FIFO                          | OAMP  | D0000   | low      | 65536/6              | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 183   | OAMP_RXP_LOC_2_SYS_PORT_TBL_FIFO                          | OAMP  | C0000   | low      | 1024/4               | Alias->OAMP_LOCAL_PORT_2_SYSTEM_PORT/Cacheable/Shadowed/ECC/     |&#13;&#10;| 184   | OAMP_RXP_MDB_R_MEP_PART_2_FIFO                            | OAMP  | D0000   | low      | 65536/6              | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 185   | OAMP_RXP_MEP_PROFILE_TBL_FIFO                             | OAMP  | 270000  | low      | 128/17               | Alias->OAMP_MEP_PROFILE/Cacheable/Shadowed/ECC/                  |&#13;&#10;| 186   | OAMP_RXP_UMC_TBL_FIFO                                     | OAMP  | 1B0000  | low      | 8192/6               | Alias->OAMP_UMC_TABLE/Cacheable/Shadowed/ECC/                    |&#13;&#10;| 187   | TCAM_TCAM_BANK_COMMAND                                    | TCAM  | 1000000 | low      | 65536/42             | Alias->TCAM_TCAM_BANK/                                           |&#13;&#10;| 188   | TCAM_TCAM_BANK_REPLY                                      | TCAM  | 1000000 | low      | 65536/42             | Alias->TCAM_TCAM_BANK/                                           |&#13;&#10;============================================================================================================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MEMory LIST PROTEct=ecc ACCess=RW DYNAMIC=yes">SER MEMory LIST PROTEct=ecc ACCess=RW DYNAMIC=yes</a></h5>
        <textarea cols='180' rows='812' >Num_ENTries     : 0x0        --->> 0xffffffff&#13;&#10;Num_BIts        : 0x0        --->> 0xffffffff&#13;&#10;========================================================================================================================================================================================&#13;&#10;|                                                                                    SER LIST MEMORIES                                                     |&#13;&#10;========================================================================================================================================================================================&#13;&#10;| Index | memory-name                                               | BLOCK | Address  | Severity | entry-info      | memory-info                                                      |&#13;&#10;========================================================================================================================================================================================&#13;&#10;| 0     | CDUM_RX_MEMA_CTRL                                         | CDUM  | 116000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 1     | CDUM_RX_MEMB_CTRL                                         | CDUM  | 117000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 2     | CDUM_RX_MEMC_CTRL                                         | CDUM  | 118000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 3     | CDUM_RX_MEMD_CTRL                                         | CDUM  | 119000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 4     | CDUM_RX_MEME_CTRL                                         | CDUM  | 120000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 5     | CDUM_RX_MEMF_CTRL                                         | CDUM  | 121000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 6     | CDUM_RX_MEMG_CTRL                                         | CDUM  | 122000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 7     | CDUM_RX_MEMH_CTRL                                         | CDUM  | 123000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 8     | CDUM_RX_MEMI_CTRL                                         | CDUM  | 124000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 9     | CDUM_RX_MEMJ_CTRL                                         | CDUM  | 125000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 10    | CDUM_RX_MEMK_CTRL                                         | CDUM  | 126000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 11    | CDUM_RX_MEML_CTRL                                         | CDUM  | 127000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 12    | CDUM_RX_MEMM_CTRL                                         | CDUM  | 128000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 13    | CDUM_RX_MEMN_CTRL                                         | CDUM  | 129000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 14    | CDUM_RX_MEMO_CTRL                                         | CDUM  | 130000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 15    | CDUM_RX_MEMP_CTRL                                         | CDUM  | 131000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 16    | CDUM_TX_MEMA_CTRL                                         | CDUM  | 132000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 17    | CDUM_TX_MEMB_CTRL                                         | CDUM  | 133000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 18    | CDUM_TX_MEMC_CTRL                                         | CDUM  | 134000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 19    | CDUM_TX_MEMD_CTRL                                         | CDUM  | 135000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 20    | CDUM_TX_MEME_CTRL                                         | CDUM  | 136000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 21    | CDUM_TX_MEMF_CTRL                                         | CDUM  | 137000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 22    | CDUM_TX_MEMG_CTRL                                         | CDUM  | 138000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 23    | CDUM_TX_MEMH_CTRL                                         | CDUM  | 139000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 24    | CDUM_TX_MEMI_CTRL                                         | CDUM  | 140000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 25    | CDUM_TX_MEMJ_CTRL                                         | CDUM  | 141000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 26    | CDU_RX_MEMA_CTRL                                          | CDU   | 116000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 27    | CDU_RX_MEMB_CTRL                                          | CDU   | 117000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 28    | CDU_RX_MEMC_CTRL                                          | CDU   | 118000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 29    | CDU_RX_MEMD_CTRL                                          | CDU   | 119000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 30    | CDU_RX_MEME_CTRL                                          | CDU   | 120000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 31    | CDU_RX_MEMF_CTRL                                          | CDU   | 121000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 32    | CDU_RX_MEMG_CTRL                                          | CDU   | 122000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 33    | CDU_RX_MEMH_CTRL                                          | CDU   | 123000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 34    | CDU_RX_MEMI_CTRL                                          | CDU   | 124000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 35    | CDU_RX_MEMJ_CTRL                                          | CDU   | 125000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 36    | CDU_RX_MEMK_CTRL                                          | CDU   | 126000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 37    | CDU_RX_MEML_CTRL                                          | CDU   | 127000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 38    | CDU_RX_MEMM_CTRL                                          | CDU   | 128000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 39    | CDU_RX_MEMN_CTRL                                          | CDU   | 129000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 40    | CDU_RX_MEMO_CTRL                                          | CDU   | 130000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 41    | CDU_RX_MEMP_CTRL                                          | CDU   | 131000   | high     | 1024/6          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 42    | CDU_TX_MEMA_CTRL                                          | CDU   | 132000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 43    | CDU_TX_MEMB_CTRL                                          | CDU   | 133000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 44    | CDU_TX_MEMC_CTRL                                          | CDU   | 134000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 45    | CDU_TX_MEMD_CTRL                                          | CDU   | 135000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 46    | CDU_TX_MEME_CTRL                                          | CDU   | 136000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 47    | CDU_TX_MEMF_CTRL                                          | CDU   | 137000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 48    | CDU_TX_MEMG_CTRL                                          | CDU   | 138000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 49    | CDU_TX_MEMH_CTRL                                          | CDU   | 139000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 50    | CDU_TX_MEMI_CTRL                                          | CDU   | 140000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 51    | CDU_TX_MEMJ_CTRL                                          | CDU   | 141000   | high     | 320/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 52    | CFC_CFC_MEMORY_0                                          | CFC   | 80       | medium   | 16/66           | Internal/Cacheable/Shadowed/ECC/XOR(1/3)                         |&#13;&#10;| 53    | CFC_GLB_RSC_CGM_MAP                                       | CFC   | 800      | medium   | 42/66           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 54    | CFC_ILKN_PP_RX_4_CAL                                      | CFC   | 600      | medium   | 512/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 55    | CFC_NIF_PFC_MAP                                           | CFC   | 40       | medium   | 48/12           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 56    | CFC_OOB_RX_CAL                                            | CFC   | 200      | medium   | 512/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 57    | CFC_OOB_TX_CAL                                            | CFC   | 400      | medium   | 512/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 58    | CGM_DESTINATION_TABLE                                     | CGM   | E90000   | low      | 32768/4         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 59    | CGM_FLOW_AGR_MAP                                          | CGM   | F40000   | low      | 8192/5          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 60    | CGM_FLOW_ATTRIBUTES                                       | CGM   | EA0000   | low      | 4096/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 61    | CGM_INSTRUMENTATION_MEMORY                                | CGM   | F90000   | low      | 16/4/26/16      | Dynamic/ECC/Array/                                               |&#13;&#10;| 62    | CGM_INSTRUMENTATION_MEMORY_0                              | CGM   | F90000   | low      | 16/4/26/16      | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 63    | CGM_INSTRUMENTATION_MEMORY_1                              | CGM   | F90000   | low      | 16/4/26/16      | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 64    | CGM_INSTRUMENTATION_MEMORY_2                              | CGM   | F90000   | low      | 16/4/26/16      | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 65    | CGM_INSTRUMENTATION_MEMORY_3                              | CGM   | F90000   | low      | 16/4/26/16      | Alias->CGM_INSTRUMENTATION_MEMORY/Dynamic/ECC/Array/             |&#13;&#10;| 66    | CGM_INT_TM_STAT_PTR_MAP                                   | CGM   | F80000   | low      | 2048/8          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 67    | CGM_IPP_MAP                                               | CGM   | 800000   | low      | 256/4           | Cacheable/Shadowed/ECC/XOR(1/7)                                  |&#13;&#10;| 68    | CGM_IS_ING_MC                                             | CGM   | E80000   | low      | 8192/5          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 69    | CGM_LAG_ATTRIBUTES                                        | CGM   | EC0000   | low      | 16384/2         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 70    | CGM_LAG_GROUP_PROFILE                                     | CGM   | ED0000   | low      | 512/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 71    | CGM_LAG_MEMBER_TABLE                                      | CGM   | EE0000   | low      | 16384/2         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 72    | CGM_LAG_STAT_ATTRIBUTES                                   | CGM   | EB0000   | low      | 512/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 73    | CGM_MEMBER_TO_DSP_MAPPING                                 | CGM   | EF0000   | low      | 32768/4         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 74    | CGM_MEM_100000                                            | CGM   | 100000   | low      | 65536/16        | Dynamic/Internal/ECC/                                            |&#13;&#10;| 75    | CGM_MEM_B60000                                            | CGM   | B60000   | low      | 32/10           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 76    | CGM_MEM_B80000                                            | CGM   | B80000   | low      | 128/10          | Dynamic/Internal/ECC/                                            |&#13;&#10;| 77    | CGM_MEM_BA0000                                            | CGM   | BA0000   | low      | 256/10          | Dynamic/Internal/ECC/                                            |&#13;&#10;| 78    | CGM_MEM_BC0000                                            | CGM   | BC0000   | low      | 128/10          | Dynamic/Internal/ECC/                                            |&#13;&#10;| 79    | CGM_QSPM                                                  | CGM   | 7C0000   | low      | 16384/3         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 80    | CGM_SMOOTH_DIVISION                                       | CGM   | F00000   | low      | 4096/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 81    | CGM_SNIF_TM_TABLE                                         | CGM   | E50000   | low      | 32/3/58/32      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 82    | CGM_STACK_FEC_RESOLVE                                     | CGM   | F20000   | low      | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 83    | CGM_STACK_TRUNK_RESOLVE                                   | CGM   | F30000   | low      | 4096/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 84    | CGM_SYS_RED_QSIZE                                         | CGM   | 7D0000   | low      | 2048/13         | Dynamic/ECC/                                                     |&#13;&#10;| 85    | CGM_SYS_RED_QSIZE_RANGES                                  | CGM   | 7F0000   | low      | 64/47           | Cacheable/Shadowed/ECC/XOR(1/5)                                  |&#13;&#10;| 86    | CGM_SYS_RED_RJCT_PRMS                                     | CGM   | 7E0000   | low      | 256/7           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 87    | CGM_TELEMETRY_QSIZE_RANGES                                | CGM   | F70000   | low      | 64/23           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 88    | CGM_VOQ_CNI_PRMS                                          | CGM   | CB0000   | low      | 64/16           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 89    | CGM_VOQ_CNI_STATUS                                        | CGM   | DB0000   | low      | 2048/5          | Dynamic/ECC/                                                     |&#13;&#10;| 90    | CGM_VOQ_CONGESTION_PRMS                                   | CGM   | 860000   | low      | 64/15           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 91    | CGM_VOQ_DRAM_BOUND_PRMS                                   | CGM   | 880000   | low      | 64/20           | Cacheable/Shadowed/ECC/XOR(1/5)                                  |&#13;&#10;| 92    | CGM_VOQ_DRAM_RECOVERY_CACHE_PRMS                          | CGM   | 8C0000   | low      | 64/7            | Cacheable/Shadowed/ECC/XOR(1/5)                                  |&#13;&#10;| 93    | CGM_VOQ_DRAM_RECOVERY_PRMS                                | CGM   | 8A0000   | low      | 64/23           | Cacheable/Shadowed/ECC/XOR(1/5)                                  |&#13;&#10;| 94    | CGM_VOQ_GRNTD_PRMS                                        | CGM   | 820000   | low      | 64/7            | Cacheable/Shadowed/ECC/XOR(1/5)                                  |&#13;&#10;| 95    | CGM_VOQ_LATENCY_RANGES                                    | CGM   | 10B0000  | low      | 32/30           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 96    | CGM_VOQ_LATENCY_RJCT_PRMS                                 | CGM   | 1080000  | low      | 256/15          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 97    | CGM_VOQ_PROFILES                                          | CGM   | 400000   | low      | 16384/8         | Cacheable/Shadowed/ECC/XOR(1/13)                                 |&#13;&#10;| 98    | CGM_VOQ_SRAM_BUFFERS_RJCT_PRMS                            | CGM   | 840000   | low      | 256/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 99    | CGM_VOQ_SRAM_PDS_RJCT_PRMS                                | CGM   | 850000   | low      | 256/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 100   | CGM_VOQ_VSQS_PRMS                                         | CGM   | 500000   | low      | 16384/5         | Cacheable/Shadowed/ECC/XOR(2/12)                                 |&#13;&#10;| 101   | CGM_VOQ_WORDS_RJCT_PRMS                                   | CGM   | 830000   | low      | 256/20          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 102   | CGM_VSQA_RJCT_PRMS                                        | CGM   | A00000   | low      | 16/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 103   | CGM_VSQA_WRED_RJCT_PRMS                                   | CGM   | 9F0000   | low      | 16/13           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 104   | CGM_VSQB_RJCT_PRMS                                        | CGM   | A20000   | low      | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 105   | CGM_VSQB_WRED_RJCT_PRMS                                   | CGM   | A10000   | low      | 64/13           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 106   | CGM_VSQC_RJCT_PRMS                                        | CGM   | A40000   | low      | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 107   | CGM_VSQC_WORDS_STATE                                      | CGM   | 930000   | low      | 128/8           | Dynamic/ECC/                                                     |&#13;&#10;| 108   | CGM_VSQC_WRED_RJCT_PRMS                                   | CGM   | A30000   | low      | 64/13           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 109   | CGM_VSQD_RJCT_PRMS                                        | CGM   | A60000   | low      | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 110   | CGM_VSQD_SRAM_BUFFERS_STATE                               | CGM   | 970000   | low      | 256/4           | Dynamic/ECC/                                                     |&#13;&#10;| 111   | CGM_VSQD_SRAM_PDS_STATE                                   | CGM   | 980000   | low      | 256/3           | Dynamic/ECC/                                                     |&#13;&#10;| 112   | CGM_VSQD_WORDS_STATE                                      | CGM   | 960000   | low      | 256/8           | Dynamic/ECC/                                                     |&#13;&#10;| 113   | CGM_VSQD_WRED_RJCT_PRMS                                   | CGM   | A50000   | low      | 64/13           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 114   | CGM_VSQE_RJCT_PRMS                                        | CGM   | A80000   | low      | 128/23          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 115   | CGM_VSQE_SRAM_BUFFERS_STATE                               | CGM   | 9A0000   | low      | 128/10          | Dynamic/ECC/                                                     |&#13;&#10;| 116   | CGM_VSQE_SRAM_PDS_STATE                                   | CGM   | 9B0000   | low      | 128/8           | Dynamic/ECC/                                                     |&#13;&#10;| 117   | CGM_VSQE_WORDS_STATE                                      | CGM   | 990000   | low      | 128/15          | Dynamic/ECC/                                                     |&#13;&#10;| 118   | CGM_VSQE_WRED_RJCT_PRMS                                   | CGM   | A70000   | low      | 128/13          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 119   | CGM_VSQF_MAX_SIZE                                         | CGM   | BE0000   | low      | 392/10          | Dynamic/ECC/                                                     |&#13;&#10;| 120   | CGM_VSQF_RJCT_PRMS                                        | CGM   | AA0000   | low      | 64/40           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 121   | CGM_VSQF_SRAM_BUFFERS_STATE                               | CGM   | 9D0000   | low      | 392/13          | Dynamic/ECC/                                                     |&#13;&#10;| 122   | CGM_VSQF_SRAM_PDS_STATE                                   | CGM   | 9E0000   | low      | 392/10          | Dynamic/ECC/                                                     |&#13;&#10;| 123   | CGM_VSQF_WORDS_STATE                                      | CGM   | 9C0000   | low      | 392/15          | Dynamic/ECC/                                                     |&#13;&#10;| 124   | CGM_VSQF_WRED_RJCT_PRMS                                   | CGM   | A90000   | low      | 64/13           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 125   | CRPS_CRPS_DMA_PRE_READ_MEM                                | CRPS  | 6C00     | low      | 256/2/15/256    | Dynamic/Internal/ECC/Array/                                      |&#13;&#10;| 126   | CRPS_CRPS_EXPANSION_MAP_A_MEM                             | CRPS  | 8000     | low      | 1024/8/2/1024   | Dynamic/Internal/ECC/Array/                                      |&#13;&#10;| 127   | CRPS_CRPS_EXPANSION_MAP_B_MEM                             | CRPS  | 18000    | low      | 1024/8/2/1024   | Dynamic/Internal/ECC/Array/                                      |&#13;&#10;| 128   | CRPS_CRPS_EXPANSION_MAP_C_MEM                             | CRPS  | 28000    | low      | 1024/6/2/1024   | Dynamic/Internal/ECC/Array/                                      |&#13;&#10;| 129   | CRPS_CRPS_OVTH_MEM_A                                      | CRPS  | 0        | medium   | 64/8/18/64      | Dynamic/ECC/Array/                                               |&#13;&#10;| 130   | CRPS_CRPS_OVTH_MEM_B                                      | CRPS  | 1000     | medium   | 128/8/18/128    | Dynamic/ECC/Array/                                               |&#13;&#10;| 131   | CRPS_CRPS_OVTH_MEM_C                                      | CRPS  | 3000     | medium   | 256/6/18/256    | Dynamic/ECC/Array/                                               |&#13;&#10;| 132   | ECGM_FDCM                                                 | ECGM  | B0000    | high     | 256/3           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 133   | ECGM_FDCMAX                                               | ECGM  | C0000    | high     | 256/3           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 134   | ECGM_FQSM                                                 | ECGM  | 100000   | high     | 256/4           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 135   | ECGM_FQSMAX                                               | ECGM  | 110000   | high     | 256/4           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 136   | ECGM_PDCM                                                 | ECGM  | 20000    | high     | 1024/3          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 137   | ECGM_PDCMAX                                               | ECGM  | 30000    | high     | 1024/3          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 138   | ECGM_PQSM                                                 | ECGM  | 50000    | high     | 1024/4          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 139   | ECGM_PQSMAX                                               | ECGM  | 60000    | high     | 1024/4          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 140   | ECGM_QDCM                                                 | ECGM  | 80000    | high     | 1024/3          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 141   | ECGM_QDCMAX                                               | ECGM  | 90000    | high     | 1024/3          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 142   | ECGM_QDCT_TABLE                                           | ECGM  | 70000    | medium   | 128/30          | Cacheable/Shadowed/ECC/XOR(1/6)                                  |&#13;&#10;| 143   | ECGM_QQSM                                                 | ECGM  | E0000    | high     | 1024/4          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 144   | ECGM_QQSMAX                                               | ECGM  | F0000    | high     | 1024/4          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 145   | ECGM_QQST_TABLE                                           | ECGM  | D0000    | medium   | 128/19          | Cacheable/Shadowed/ECC/XOR(1/6)                                  |&#13;&#10;| 146   | ECI_ECI_PIR_RXI_MEM                                       | ECI   | 100      | low      | 128/2/12/128    | Dynamic/ECC/Array/                                               |&#13;&#10;| 147   | ECI_RESERVED_48                                           | ECI   | 800      | low      | 2048/5          | Dynamic/Internal/ECC/                                            |&#13;&#10;| 148   | EPNI_ALIGNER_MIRR_QP_TO_CHANNEL_MAP                       | EPNI  | 50000    | medium   | 512/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 149   | EPNI_ALIGNER_QP_TO_CHANNEL_MAP                            | EPNI  | 40000    | medium   | 512/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 150   | EPNI_ALIGNER_QP_TO_CMIC_MAP                               | EPNI  | 30000    | medium   | 512/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 151   | EPNI_IFC_2_NIF_PORT_MAP                                   | EPNI  | 2E0000   | medium   | 64/4            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 152   | EPS_CAL_CAL_INDX_MUX                                      | EPS   | 80000    | medium   | 512/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 153   | EPS_DWM                                                   | EPS   | 30000    | medium   | 512/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 154   | EPS_DWM_8P                                                | EPS   | 40000    | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 155   | EPS_HEADR_CMPNS_CAL_HP_CBM                                | EPS   | 190000   | high     | 64/5            | Dynamic/ECC/Severe/                                              |&#13;&#10;| 156   | EPS_HEADR_CMPNS_CAL_LP_CBM                                | EPS   | 1A0000   | high     | 64/5            | Dynamic/ECC/Severe/                                              |&#13;&#10;| 157   | EPS_HEADR_CMPNS_OTM_HIGH_CBM                              | EPS   | 150000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 158   | EPS_HEADR_CMPNS_OTM_LOW_CBM                               | EPS   | 160000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 159   | EPS_HEADR_CMPNS_QP_CBM                                    | EPS   | 170000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 160   | EPS_HEADR_CMPNS_TCG_CBM                                   | EPS   | 180000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 161   | EPS_HEADR_CMPNS_WFQ_CAST_CBM                              | EPS   | 1C0000   | high     | 1024/3          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 162   | EPS_HEADR_CMPNS_WFQ_TCG_CBM                               | EPS   | 1B0000   | high     | 512/3           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 163   | EPS_OTM_CALENDAR_CRDT_TABLE                               | EPS   | 90000    | medium   | 128/8           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 164   | EPS_OTM_HIGH_CAL_CRDT_BALANCE                             | EPS   | A0000    | high     | 64/5            | Dynamic/ECC/Severe/                                              |&#13;&#10;| 165   | EPS_OTM_HIGH_CRDT_BALANCE                                 | EPS   | F0000    | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 166   | EPS_OTM_HP_CRDT_TABLE                                     | EPS   | C0000    | medium   | 1024/10         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 167   | EPS_OTM_LOW_CAL_CRDT_BALANCE                              | EPS   | B0000    | high     | 64/5            | Dynamic/ECC/Severe/                                              |&#13;&#10;| 168   | EPS_OTM_LOW_CRDT_BALANCE                                  | EPS   | 100000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 169   | EPS_OTM_LP_CRDT_TABLE                                     | EPS   | D0000    | medium   | 1024/10         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 170   | EPS_OTM_TOTAL_CRDT_BALANCE                                | EPS   | E0000    | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 171   | EPS_QP_CBM                                                | EPS   | 120000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 172   | EPS_QP_CREDIT_TABLE                                       | EPS   | 110000   | medium   | 1024/9          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 173   | EPS_TCG_CBM                                               | EPS   | 140000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 174   | EPS_TCG_CREDIT_TABLE                                      | EPS   | 130000   | medium   | 1024/9          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 175   | ERPP_CFG_ENABLE_FILTER_PER_PORT_TABLE                     | ERPP  | 2FA0000  | low      | 256/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 176   | ERPP_DSP_IN_LAG_TABLE                                     | ERPP  | 2E70000  | low      | 4096/5          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 177   | ERPP_FES_2ND_INSTRUCTION                                  | ERPP  | 3040000  | low      | 128/12/4/128    | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 178   | ERPP_FIFO_DSP_1                                           | ERPP  | 31E0000  | low      | 92/32           | Dynamic/ECC/                                                     |&#13;&#10;| 179   | ERPP_MEM_1500000                                          | ERPP  | 1500000  | medium   | 32/4/19/32      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 180   | ERPP_MEM_7E0000                                           | ERPP  | 7E0000   | medium   | 32/8/19/32      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 181   | ERPP_PER_PORT_TABLE                                       | ERPP  | 2E60000  | high     | 256/20          | Cacheable/Shadowed/ECC/Severe/XOR(1/7)                           |&#13;&#10;| 182   | ERPP_PMF_FES_PROGRAM                                      | ERPP  | 3030000  | low      | 64/15           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 183   | ERPP_PMF_KBR_PASS                                         | ERPP  | 3020000  | low      | 64/11           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 184   | ERPP_PMF_PASS_KEY_GEN                                     | ERPP  | 3010000  | low      | 64/74           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 185   | ERPP_PRP_PP_DSP_PTR_TABLE                                 | ERPP  | 2E40000  | low      | 256/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 186   | ERPP_TM_PP_DSP_PTR_TABLE                                  | ERPP  | 2E50000  | low      | 256/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 187   | ETPPA_DSP_DATA_TABLE                                      | ETPPA | 2200000  | high     | 256/5           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 188   | ETPPA_JERICHO_INGRESS_NWK_QOS_TABLE                       | ETPPA | 22A0000  | high     | 1024/2          | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 189   | ETPPA_LAYER_NWK_QOS_TABLE                                 | ETPPA | 22B0000  | low      | 2048/2          | Cacheable/Shadowed/ECC/XOR(1/10)                                 |&#13;&#10;| 190   | ETPPA_MEM_240000                                          | ETPPA | 240000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 191   | ETPPA_MEM_400000                                          | ETPPA | 400000   | medium   | 32/8/19/32      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 192   | ETPPA_MEM_1000000                                         | ETPPA | 1000000  | medium   | 32/4/19/32      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 193   | ETPPA_MEM_2400000                                         | ETPPA | 2400000  | low      | 64/66           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 194   | ETPPA_PER_PORT_TABLE                                      | ETPPA | 2210000  | high     | 256/11          | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 195   | ETPPA_PRP_FES_PROGRAM_TABLE                               | ETPPA | 2300000  | high     | 64/23           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 196   | ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION                       | ETPPA | 230000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 197   | ETPPA_PRP_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | ETPPA | 230000   | low      | 64/41           | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 198   | ETPPA_PRP_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | ETPPA | 230000   | low      | 64/41           | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 199   | ETPPA_PRP_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | ETPPA | 230000   | low      | 64/41           | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 200   | ETPPA_PRP_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | ETPPA | 230000   | low      | 64/41           | Alias->ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 201   | ETPPB_BIT_CRUNCHER_DOUBLE_INSTRUCTION                     | ETPPB | 1200000  | low      | 64/77           | Alias->ETPPB_TERM_BIT_CRUNCHER_PROGRAM/Cacheable/Shadowed/ECC/   |&#13;&#10;| 202   | ETPPB_BIT_CRUNCHER_INSTRUCTION                            | ETPPB | 1200000  | low      | 64/77           | Alias->ETPPB_TERM_BIT_CRUNCHER_PROGRAM/Cacheable/Shadowed/ECC/   |&#13;&#10;| 203   | ETPPB_EGRESS_MEMBERSHIP                                   | ETPPB | 30000    | high     | 4096/66         | Cacheable/Shadowed/ECC/Severe/XOR(1/11)                          |&#13;&#10;| 204   | ETPPB_ENCAPSULATION_2_CONTEXT_ENABLERS                    | ETPPB | 1410000  | low      | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 205   | ETPPB_ENCAPSULATION_3_CONTEXT_ENABLERS                    | ETPPB | 910000   | low      | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 206   | ETPPB_ENCAPSULATION_4_CONTEXT_ENABLERS                    | ETPPB | 1010000  | low      | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 207   | ETPPB_ENCAPSULATION_5_CONTEXT_ENABLERS                    | ETPPB | 1110000  | low      | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 208   | ETPPB_ENC_1_BIT_CRUNCHER_PROGRAM                          | ETPPB | 1220000  | medium   | 64/52           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 209   | ETPPB_ENC_2_ARR_0_FORMAT_CONFIGURATION_TABLE              | ETPPB | 1420000  | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                           |&#13;&#10;| 210   | ETPPB_ENC_2_BIT_CRUNCHER_PROGRAM                          | ETPPB | 1230000  | medium   | 64/52           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 211   | ETPPB_ENC_2_CONSTANT_TABLE                                | ETPPB | 1400000  | low      | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 212   | ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION                     | ETPPB | 1510000  | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 213   | ETPPB_ENC_2_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPB | 1510000  | low      | 64/41           | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 214   | ETPPB_ENC_2_PEMA_LOAD_SELECT_CHUNK_LITERARY               | ETPPB | 1510000  | low      | 64/41           | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 215   | ETPPB_ENC_2_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPB | 1510000  | low      | 64/41           | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 216   | ETPPB_ENC_2_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPB | 1510000  | low      | 64/41           | Alias->ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 217   | ETPPB_ENC_3_ARR_0_FORMAT_CONFIGURATION_TABLE              | ETPPB | 920000   | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                           |&#13;&#10;| 218   | ETPPB_ENC_3_BIT_CRUNCHER_PROGRAM                          | ETPPB | 1240000  | medium   | 64/52           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 219   | ETPPB_ENC_3_CONSTANT_TABLE                                | ETPPB | 900000   | low      | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 220   | ETPPB_ENC_4_ARR_0_FORMAT_CONFIGURATION_TABLE              | ETPPB | 1020000  | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                           |&#13;&#10;| 221   | ETPPB_ENC_4_BIT_CRUNCHER_PROGRAM                          | ETPPB | 1250000  | medium   | 64/52           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 222   | ETPPB_ENC_4_CONSTANT_TABLE                                | ETPPB | 1000000  | low      | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 223   | ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION                     | ETPPB | 610000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 224   | ETPPB_ENC_4_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPB | 610000   | low      | 64/41           | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 225   | ETPPB_ENC_4_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPB | 610000   | low      | 64/41           | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 226   | ETPPB_ENC_4_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPB | 610000   | low      | 64/41           | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 227   | ETPPB_ENC_5_ARR_0_FORMAT_CONFIGURATION_TABLE              | ETPPB | 1120000  | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                           |&#13;&#10;| 228   | ETPPB_ENC_5_BIT_CRUNCHER_PROGRAM                          | ETPPB | 1260000  | medium   | 64/52           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 229   | ETPPB_ENC_5_CONSTANT_TABLE                                | ETPPB | 1100000  | low      | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 230   | ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION                     | ETPPB | 710000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 231   | ETPPB_ENC_5_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPB | 710000   | low      | 64/41           | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 232   | ETPPB_ENC_5_PEMA_LOAD_SELECT_CHUNK_LITERARY               | ETPPB | 710000   | low      | 64/41           | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 233   | ETPPB_ENC_5_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPB | 710000   | low      | 64/41           | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 234   | ETPPB_ENC_5_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPB | 710000   | low      | 64/41           | Alias->ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 235   | ETPPB_FWD_BIT_CRUNCHER_PROGRAM                            | ETPPB | 1210000  | medium   | 64/77           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 236   | ETPPB_MEM_510000                                          | ETPPB | 510000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 237   | ETPPB_MEM_520000                                          | ETPPB | 520000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 238   | ETPPB_MEM_620000                                          | ETPPB | 620000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 239   | ETPPB_MEM_720000                                          | ETPPB | 720000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 240   | ETPPB_MEM_820000                                          | ETPPB | 820000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 241   | ETPPB_MEM_1520000                                         | ETPPB | 1520000  | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 242   | ETPPB_MEM_510000_1                                        | ETPPB | 510000   | low      | 64/41           | Alias->ETPPB_MEM_510000/Internal/Cacheable/Shadowed/ECC/         |&#13;&#10;| 243   | ETPPB_MEM_510000_2                                        | ETPPB | 510000   | low      | 64/41           | Alias->ETPPB_MEM_510000/Internal/Cacheable/Shadowed/ECC/         |&#13;&#10;| 244   | ETPPB_MEM_610000_0                                        | ETPPB | 610000   | low      | 64/41           | Alias->ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 245   | ETPPB_MEM_810000_0                                        | ETPPB | 810000   | low      | 64/41           | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 246   | ETPPB_NEW_QOS_MAP                                         | ETPPB | 10000    | high     | 2048/18         | Cacheable/Shadowed/ECC/Severe/XOR(1/10)                          |&#13;&#10;| 247   | ETPPB_QOS_DP_MAP                                          | ETPPB | 20000    | high     | 2048/22         | Cacheable/Shadowed/ECC/Severe/XOR(1/10)                          |&#13;&#10;| 248   | ETPPB_SOURCE_ADRS_MAP_0                                   | ETPPB | 190000   | high     | 64/18           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                           |&#13;&#10;| 249   | ETPPB_SOURCE_ADRS_MAP_1                                   | ETPPB | 1A0000   | high     | 64/18           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                           |&#13;&#10;| 250   | ETPPB_STP_STATE                                           | ETPPB | 40000    | high     | 256/34          | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 251   | ETPPB_TERM_BIT_CRUNCHER_PROGRAM                           | ETPPB | 1200000  | medium   | 64/77           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 252   | ETPPB_TRAP_BIT_CRUNCHER_PROGRAM                           | ETPPB | 1270000  | medium   | 64/52           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 253   | ETPPB_TRAP_CONSTANT_TABLE                                 | ETPPB | 50000    | high     | 64/5            | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 254   | ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION                      | ETPPB | 810000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 255   | ETPPB_TRAP_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX      | ETPPB | 810000   | low      | 64/41           | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 256   | ETPPB_TRAP_PEMA_LOAD_SELECT_CHUNK_LITERARY                | ETPPB | 810000   | low      | 64/41           | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 257   | ETPPB_TRAP_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX         | ETPPB | 810000   | low      | 64/41           | Alias->ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 258   | ETPPB_TRAP_PER_PP_PORT_TABLE                              | ETPPB | 60000    | high     | 256/4           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 259   | ETPPB_VID_MIRROR_PROFILE_TABLE                            | ETPPB | A0000    | low      | 256/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 260   | ETPPC_EDITING_PER_PORT_TABLE                              | ETPPC | 1860000  | high     | 256/8           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 261   | ETPPC_ENCAPSULATION_1_CONTEXT_ENABLERS                    | ETPPC | 1710000  | low      | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 262   | ETPPC_ENC_1_ARR_0_FORMAT_CONFIGURATION_TABLE              | ETPPC | 1720000  | high     | 64/35           | Cacheable/Shadowed/ECC/Severe/XOR(1/5)                           |&#13;&#10;| 263   | ETPPC_ENC_1_CONSTANT_TABLE                                | ETPPC | 1700000  | low      | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 264   | ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION                     | ETPPC | 10000    | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 265   | ETPPC_ENC_1_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX     | ETPPC | 10000    | low      | 64/41           | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 266   | ETPPC_ENC_1_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX        | ETPPC | 10000    | low      | 64/41           | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 267   | ETPPC_ENC_1_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX          | ETPPC | 10000    | low      | 64/41           | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 268   | ETPPC_FORWARDING_CONTEXT_ENABLERS                         | ETPPC | 1880000  | high     | 64/5            | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 269   | ETPPC_FORWARDING_FORMAT_CONFIGURATION_TABLE_0             | ETPPC | 1890000  | high     | 64/27           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 270   | ETPPC_FWD_CONSTANT_TABLE                                  | ETPPC | 1870000  | low      | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 271   | ETPPC_FWD_MAP_EGRESS_VLAN_EDITING_TABLE                   | ETPPC | 1820000  | high     | 4096/3          | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 272   | ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION                       | ETPPC | 150000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 273   | ETPPC_FWD_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | ETPPC | 150000   | low      | 64/41           | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 274   | ETPPC_FWD_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | ETPPC | 150000   | low      | 64/41           | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 275   | ETPPC_FWD_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | ETPPC | 150000   | low      | 64/41           | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 276   | ETPPC_FWD_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | ETPPC | 150000   | low      | 64/41           | Alias->ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 277   | ETPPC_LATENCY_PROFILE_TABLE                               | ETPPC | 20F0000  | low      | 16/39           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 278   | ETPPC_LAYER_NWK_QOS_TABLE                                 | ETPPC | 2070000  | low      | 2048/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 279   | ETPPC_LLVP_TABLE                                          | ETPPC | 2120000  | low      | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 280   | ETPPC_MEM_20000                                           | ETPPC | 20000    | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 281   | ETPPC_MEM_160000                                          | ETPPC | 160000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 282   | ETPPC_MEM_10000_0                                         | ETPPC | 10000    | low      | 64/41           | Alias->ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/ |&#13;&#10;| 283   | ETPPC_MEM_1A0000                                          | ETPPC | 1A0000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 284   | ETPPC_MY_CFM_MAC_TABLE                                    | ETPPC | 20D0000  | low      | 256/39          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 285   | ETPPC_NEW_QOS_MAP                                         | ETPPC | 2600000  | high     | 2048/18         | Cacheable/Shadowed/ECC/Severe/XOR(1/10)                          |&#13;&#10;| 286   | ETPPC_OAMA                                                | ETPPC | 3020000  | medium   | 32768/3         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 287   | ETPPC_OAMB                                                | ETPPC | 3030000  | medium   | 2048/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 288   | ETPPC_PROTECTION_TABLE                                    | ETPPC | 2060000  | medium   | 8192/5          | Cacheable/Shadowed/ECC/XOR(2/11)                                 |&#13;&#10;| 289   | ETPPC_QOS_DP_MAP                                          | ETPPC | 2610000  | high     | 2048/22         | Cacheable/Shadowed/ECC/Severe/XOR(1/10)                          |&#13;&#10;| 290   | ETPPC_SOURCE_ADRS_MAP                                     | ETPPC | 2710000  | high     | 64/18           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 291   | ETPPC_TERM_CONSTANT_TABLE                                 | ETPPC | 2140000  | low      | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 292   | ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION                      | ETPPC | 190000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 293   | ETPPC_TERM_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX      | ETPPC | 190000   | low      | 64/41           | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 294   | ETPPC_TERM_PEMA_LOAD_SELECT_CHUNK_LITERARY                | ETPPC | 190000   | low      | 64/41           | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 295   | ETPPC_TERM_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX         | ETPPC | 190000   | low      | 64/41           | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 296   | ETPPC_TERM_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX           | ETPPC | 190000   | low      | 64/41           | Alias->ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/S |&#13;&#10;| 297   | EVNT_BINNING_TABLE                                        | EVNT  | CF0000   | high     | 256/16/5/256    | Dynamic/ECC/Severe/Array/                                        |&#13;&#10;| 298   | EVNT_EVENTS_MAIN_MEM                                      | EVNT  | C10000   | low      | 3328/8/5/4096   | Alias->EVNT_EVENTS_MAIN_MEM_BANK/Dynamic/ECC/Severe/Array/       |&#13;&#10;| 299   | EVNT_EVENTS_MAIN_MEM_BANK                                 | EVNT  | C10000   | high     | 3328/8/5/4096   | Dynamic/ECC/Severe/Array/                                        |&#13;&#10;| 300   | EVNT_TRANSACTION_ENGINE_BIT_MAPPING                       | EVNT  | C90000   | high     | 256/3           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 301   | EVNT_TX_EVENT_ID_TO_CONTEXT_ID_MAP                        | EVNT  | CA0000   | high     | 256/1           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 302   | FCR_EFMS_SOURCE_PIPE                                      | FCR   | 2800     | medium   | 256/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 303   | FDR_FDR_MC                                                | FDR   | 300000   | high     | 4096/18         | Cacheable/Shadowed/ECC/Severe/XOR(1/11)                          |&#13;&#10;| 304   | FDT_IN_BAND_MEM                                           | FDT   | 24000    | medium   | 2048/5          | Dynamic/ECC/                                                     |&#13;&#10;| 305   | FDT_MESH_MC                                               | FDT   | 26000    | medium   | 4096/2/22/4096  | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 306   | FDT_WFD                                                   | FDT   | 2A000    | medium   | 16/2/100/16     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 307   | FQP_ETS_CRDT_TABLE                                        | FQP   | 360000   | medium   | 64/4            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 308   | FQP_OTM_METER_CRDT_BALANCE                                | FQP   | 390000   | high     | 512/5           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 309   | FQP_OTM_METER_NIF_DC                                      | FQP   | 370000   | medium   | 512/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 310   | FQP_OTM_METER_TABLE                                       | FQP   | 380000   | medium   | 256/9           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 311   | ILE_CORE_TX_FIFO_MEM                                      | ILE   | 104000   | high     | 32/4/37/32      | Dynamic/ECC/Severe/Array/                                        |&#13;&#10;| 312   | ILE_RX_STATS_MEM_0                                        | ILE   | 100000   | low      | 256/21          | Dynamic/ECC/                                                     |&#13;&#10;| 313   | ILE_TX_STATS_MEM_0                                        | ILE   | 102000   | low      | 256/21          | Dynamic/ECC/                                                     |&#13;&#10;| 314   | IPPA_FWD_DOMAIN_CS_PROFILE_MAP                            | IPPA  | B50000   | medium   | 128/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 315   | IPPA_INGRESS_VLAN_EDIT_COMMAND_TABLE_1                    | IPPA  | 7C0000   | medium   | 512/8           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 316   | IPPA_MEM_AC60000                                          | IPPA  | AC60000  | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 317   | IPPA_ROUTING_PROFILE_TABLE                                | IPPA  | 8D0300   | medium   | 256/2/4/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 318   | IPPA_VLAN_MEMBERSHIP_TABLE_1                              | IPPA  | 750000   | medium   | 4096/66         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 319   | IPPA_VLAN_RANGE_COMPRESSION_TABLE_1                       | IPPA  | 700000   | medium   | 32/2/99/32      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 320   | IPPA_VRID_MY_MAC_MAPPING_1                                | IPPA  | AF0000   | medium   | 32/18           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 321   | IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION                        | IPPA  | AC50000  | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 322   | IPPA_VTE_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX        | IPPA  | AC50000  | low      | 64/41           | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 323   | IPPA_VTE_PEMA_LOAD_SELECT_CHUNK_LITERARY                  | IPPA  | AC50000  | low      | 64/41           | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 324   | IPPA_VTE_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX           | IPPA  | AC50000  | low      | 64/41           | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 325   | IPPA_VTE_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX             | IPPA  | AC50000  | low      | 64/41           | Alias->IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 326   | IPPA_VTT_FORMAT_CONFIGURATION_TABLE                       | IPPA  | 9900C0   | low      | 64/2/64/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 327   | IPPA_VTT_IN_PP_PORT_CONFIG                                | IPPA  | 760300   | medium   | 256/2/6/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 328   | IPPA_VTT_LLVP                                             | IPPA  | 960000   | medium   | 1024/4          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 329   | IPPA_VTT_PATH_SELECT                                      | IPPA  | 830000   | low      | 4096/3/2/4096   | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 330   | IPPA_VTT_RES_CONTEXT_ENABLERS                             | IPPA  | 9300C0   | medium   | 64/2/9/64       | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 331   | IPPA_VTT_ST_TH_LE_CONTEXT_CONSTANT_VALUES                 | IPPA  | B60000   | medium   | 64/2/9/64       | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 332   | IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_HEADER                | IPPA  | B210000  | low      | 64/9            | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 333   | IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS         | IPPA  | B210000  | low      | 64/9            | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 334   | IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER       | IPPA  | B210000  | low      | 64/9            | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 335   | IPPA_VTT_ST_TH_LE_FFC_CMD_LITERALLTY                      | IPPA  | B210000  | low      | 64/9            | Alias->IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/E |&#13;&#10;| 336   | IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0                      | IPPA  | B210000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 337   | IPPA_VTT_ST_TH_LE_FFC_GROUP_1_QUAD_0                      | IPPA  | B230000  | medium   | 64/16           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 338   | IPPA_VTT_ST_TH_LE_FFC_GROUP_2_QUAD                        | IPPA  | B250000  | medium   | 64/2/16/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 339   | IPPA_VTT_ST_TH_LE_FFC_GROUP_3_QUAD_0                      | IPPA  | B280000  | medium   | 64/16           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 340   | IPPA_VTT_ST_TH_LE_FFC_GROUP_3_QUAD_1                      | IPPA  | B290000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 341   | IPPA_VTT_ST_TH_LE_KBR                                     | IPPA  | B2B0000  | medium   | 64/6/4/64       | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 342   | IPPA_VTT_ST_TH_LE_PD_0                                    | IPPA  | B320000  | medium   | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 343   | IPPA_VTT_ST_TH_LE_PD_1                                    | IPPA  | B330000  | medium   | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 344   | IPPA_VTT_ST_TH_LE_PD_2                                    | IPPA  | B340000  | medium   | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 345   | IPPA_VTT_ST_TH_LE_PD_3                                    | IPPA  | B350000  | medium   | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 346   | IPPA_VTT_ST_TH_LE_PD_4                                    | IPPA  | B360000  | medium   | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 347   | IPPA_VTT_ST_TH_LE_PD_5                                    | IPPA  | B370000  | medium   | 64/8            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 348   | IPPA_VTT_ST_TH_LE_PD_0_CONTEXT_TO_PROFILES_DATA           | IPPA  | B380000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 349   | IPPA_VTT_ST_TH_LE_PD_1_CONTEXT_TO_PROFILES_DATA           | IPPA  | B390000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 350   | IPPA_VTT_ST_TH_LE_PD_2_CONTEXT_TO_PROFILES_DATA           | IPPA  | B3A0000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 351   | IPPA_VTT_ST_TH_LE_PD_3_CONTEXT_TO_PROFILES_DATA           | IPPA  | B3B0000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 352   | IPPA_VTT_ST_TH_LE_PD_4_CONTEXT_TO_PROFILES_DATA           | IPPA  | B3C0000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 353   | IPPA_VTT_ST_TH_LE_PD_5_CONTEXT_TO_PROFILES_DATA           | IPPA  | B3D0000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 354   | IPPA_VTT_VLAN_DOMAIN_ATTRIBUTES_1                         | IPPA  | 720000   | medium   | 512/13          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 355   | IPPB_ELK_ACL_ALIGNER_MAPPING_MEM                          | IPPB  | 1620000  | medium   | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 356   | IPPB_ELK_ALIGNER_MAPPING_MEM                              | IPPB  | 1610000  | medium   | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 357   | IPPB_ELK_OPCODE_MAPPING_MEM                               | IPPB  | 15A0000  | medium   | 4096/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 358   | IPPB_ETHERNET_OAM_OPCODE_MAP                              | IPPB  | 1450000  | medium   | 256/3           | Cacheable/Shadowed/ECC/XOR(1/7)                                  |&#13;&#10;| 359   | IPPB_FFC_CMD_BITS_FROM_HEADER                             | IPPB  | 2510000  | low      | 64/9            | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 360   | IPPB_FFC_CMD_BITS_FROM_LAYER_RECORDS                      | IPPB  | 2510000  | low      | 64/9            | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 361   | IPPB_FFC_CMD_BITS_FROM_RELATIVE_HEADER                    | IPPB  | 2510000  | low      | 64/9            | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 362   | IPPB_FFC_CMD_LITERALLTY                                   | IPPB  | 2510000  | low      | 64/9            | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 363   | IPPB_FLPA_INIT_CONTEXT_ENABLERS                           | IPPB  | 1630000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 364   | IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION                       | IPPB  | 110000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 365   | IPPB_FLPA_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | IPPB  | 110000   | low      | 64/41           | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 366   | IPPB_FLPA_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | IPPB  | 110000   | low      | 64/41           | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 367   | IPPB_FLPA_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | IPPB  | 110000   | low      | 64/41           | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 368   | IPPB_FLPA_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | IPPB  | 110000   | low      | 64/41           | Alias->IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 369   | IPPB_FLPA_RES_CONTEXT_ENABLERS                            | IPPB  | 1690000  | medium   | 64/6            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 370   | IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION                       | IPPB  | A10000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 371   | IPPB_FLPB_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX       | IPPB  | A10000   | low      | 64/41           | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 372   | IPPB_FLPB_PEMA_LOAD_SELECT_CHUNK_LITERARY                 | IPPB  | A10000   | low      | 64/41           | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 373   | IPPB_FLPB_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX          | IPPB  | A10000   | low      | 64/41           | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 374   | IPPB_FLPB_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX            | IPPB  | A10000   | low      | 64/41           | Alias->IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sh |&#13;&#10;| 375   | IPPB_FLPB_RES_CONTEXT_ENABLERS                            | IPPB  | 1680000  | medium   | 64/6            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 376   | IPPB_FLPLE_CONTEXT_CONSTANT_VALUES                        | IPPB  | 2900000  | medium   | 64/2/9/64       | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 377   | IPPB_FLPLE_FFC_GROUP_0_QUAD_0                             | IPPB  | 2510000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 378   | IPPB_FLPLE_FFC_GROUP_1_QUAD_0                             | IPPB  | 2530000  | medium   | 64/16           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 379   | IPPB_FLPLE_FFC_GROUP_2_QUAD                               | IPPB  | 2550000  | medium   | 64/2/16/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 380   | IPPB_FLPLE_FFC_GROUP_3_QUAD                               | IPPB  | 2580000  | medium   | 64/4/16/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 381   | IPPB_FLPLE_FFC_GROUP_4_QUAD                               | IPPB  | 25D0000  | medium   | 64/2/16/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 382   | IPPB_FLPLE_KBR                                            | IPPB  | 2600000  | medium   | 64/18/7/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 383   | IPPB_FLPLE_PD_0                                           | IPPB  | 2730000  | medium   | 64/29           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 384   | IPPB_FLPLE_PD_1                                           | IPPB  | 2740000  | medium   | 64/29           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 385   | IPPB_FLPLE_PD_2                                           | IPPB  | 2750000  | medium   | 64/29           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 386   | IPPB_FLPLE_PD_3                                           | IPPB  | 2760000  | medium   | 64/29           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 387   | IPPB_FLPLE_PD_4                                           | IPPB  | 2770000  | medium   | 64/29           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 388   | IPPB_FLPLE_PD_5                                           | IPPB  | 2780000  | medium   | 64/29           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 389   | IPPB_FLPLE_PD_0_CONTEXT_TO_PROFILES_DATA                  | IPPB  | 2920000  | medium   | 64/17           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 390   | IPPB_FLPLE_PD_1_CONTEXT_TO_PROFILES_DATA                  | IPPB  | 2930000  | medium   | 64/17           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 391   | IPPB_FLPLE_PD_2_CONTEXT_TO_PROFILES_DATA                  | IPPB  | 2940000  | medium   | 64/17           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 392   | IPPB_FLPLE_PD_3_CONTEXT_TO_PROFILES_DATA                  | IPPB  | 2950000  | medium   | 64/17           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 393   | IPPB_FLPLE_PD_4_CONTEXT_TO_PROFILES_DATA                  | IPPB  | 2960000  | medium   | 64/17           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 394   | IPPB_FLPLE_PD_5_CONTEXT_TO_PROFILES_DATA                  | IPPB  | 2970000  | medium   | 64/17           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 395   | IPPB_FLP_ELK_FWD_STRENGTH_MAPPING_MEM                     | IPPB  | 16F0000  | medium   | 256/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 396   | IPPB_FLP_ELK_RPF_STRENGTH_MAPPING_MEM                     | IPPB  | 1700000  | medium   | 256/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 397   | IPPB_FLP_FWD_FORMAT_CONFIGURATION_TABLE                   | IPPB  | 21000    | low      | 64/2/23/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 398   | IPPB_FLP_KAPS_STRENGTH_MAPPING_MEM                        | IPPB  | 16B0000  | medium   | 256/4/2/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 399   | IPPB_FLP_RPF_FORMAT_CONFIGURATION_TABLE                   | IPPB  | F0000    | low      | 64/2/15/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 400   | IPPB_IEEE_1588_ACTION                                     | IPPB  | 1440000  | medium   | 256/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 401   | IPPB_KLEAP_LKP_FFC_INSTRUCTION                            | IPPB  | 2510000  | low      | 64/9            | Alias->IPPB_FLPLE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ECC/     |&#13;&#10;| 402   | IPPB_MEM_120000                                           | IPPB  | 120000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 403   | IPPB_MEM_1E00000                                          | IPPB  | 1E00000  | low      | 96/22           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 404   | IPPB_MEM_1E10000                                          | IPPB  | 1E10000  | low      | 16/22           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 405   | IPPB_MEM_1E20000                                          | IPPB  | 1E20000  | high     | 64/21           | Dynamic/Internal/ECC/Severe/                                     |&#13;&#10;| 406   | IPPB_MEM_A20000                                           | IPPB  | A20000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 407   | IPPB_OAMA                                                 | IPPB  | 1020000  | medium   | 32768/4         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 408   | IPPB_OAMB                                                 | IPPB  | 1030000  | medium   | 4096/4          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 409   | IPPB_OAM_MY_CFM_MAC                                       | IPPB  | 1460000  | medium   | 256/39          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 410   | IPPB_PHB_ECN_RESULT_MEM                                   | IPPB  | 1520000  | medium   | 4096/1          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 411   | IPPB_PHB_TCDP_PROFILE_RESOLUTION_MEM                      | IPPB  | 1490000  | medium   | 1024/1          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 412   | IPPB_PHB_TC_DP_MAP_INDEX_EXPLICIT_VALUE_MEM               | IPPB  | 14C0000  | medium   | 16384/2         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 413   | IPPB_PHB_TC_DP_RESULT_MEM                                 | IPPB  | 14D0000  | medium   | 65536/2         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 414   | IPPB_PINFO_FLP_MEM                                        | IPPB  | 1400000  | medium   | 256/13          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 415   | IPPB_REMARK_MAP_INDEX_EXPLICIT_VALUE_MEM                  | IPPB  | 1560000  | medium   | 16384/2         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 416   | IPPB_REMARK_PROFILE_RESOLUTION_MEM                        | IPPB  | 1530000  | medium   | 1024/1          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 417   | IPPB_REMARK_RESULT_MEM                                    | IPPB  | 1570000  | medium   | 65536/2         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 418   | IPPB_TRAP_HANDLING_TABLE                                  | IPPB  | 1750000  | medium   | 432/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 419   | IPPB_TRAP_PROFILING_TABLE                                 | IPPB  | 1740000  | medium   | 256/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 420   | IPPB_VLAN_EDIT_PCP_DEI_MEM                                | IPPB  | 1760000  | medium   | 256/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 421   | IPPC_FES_2ND_INSTRUCTION                                  | IPPC  | 1C0000   | medium   | 128/32/4/128    | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 422   | IPPC_MEM_240000                                           | IPPC  | 240000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 423   | IPPC_PER_PORT_STATISTICS                                  | IPPC  | 9E0000   | medium   | 256/4           | ECC/                                                             |&#13;&#10;| 424   | IPPC_PINFO_PMF                                            | IPPC  | 100000   | medium   | 256/11          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 425   | IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION                   | IPPC  | 230000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 426   | IPPC_PMFASOFT_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX   | IPPC  | 230000   | low      | 64/41           | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 427   | IPPC_PMFASOFT_PEMA_LOAD_SELECT_CHUNK_LITERARY             | IPPC  | 230000   | low      | 64/41           | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 428   | IPPC_PMFASOFT_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX      | IPPC  | 230000   | low      | 64/41           | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 429   | IPPC_PMFASOFT_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX        | IPPC  | 230000   | low      | 64/41           | Alias->IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheabl |&#13;&#10;| 430   | IPPC_PMF_FEM_PROGRAM                                      | IPPC  | 1A0000   | medium   | 64/30           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 431   | IPPC_PMF_FES_PROGRAM                                      | IPPC  | 1B0000   | medium   | 64/46           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 432   | IPPC_PMF_KBR_PASS_1                                       | IPPC  | 150000   | medium   | 64/87           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 433   | IPPC_PMF_KBR_PASS_2                                       | IPPC  | 180000   | medium   | 64/28           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 434   | IPPC_PMF_KEY_GEN_PASS_1                                   | IPPC  | 140000   | medium   | 64/245          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 435   | IPPC_PMF_KEY_GEN_PASS_2                                   | IPPC  | 170000   | medium   | 64/99           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 436   | IPPC_PROGRAM_KEY_GEN_VAR                                  | IPPC  | 120000   | medium   | 64/6            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 437   | IPPC_PTC_INFO_PMF                                         | IPPC  | 110000   | medium   | 256/6           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 438   | IPPC_STATE_TABLE                                          | IPPC  | 9A0000   | low      | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 439   | IPPD_DESTINATION_STATUS                                   | IPPD  | E60000   | low      | 8192/2          | Cacheable/Shadowed/ECC/XOR(1/12)                                 |&#13;&#10;| 440   | IPPD_FEC_ECMP                                             | IPPD  | A00000   | medium   | 2048/16/5/2048  | Cacheable/Shadowed/ECC/Array/XOR(1/10)                           |&#13;&#10;| 441   | IPPD_FEC_ECMP_GROUP_PROFILE                               | IPPD  | B00000   | medium   | 1024/3/6/1024   | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 442   | IPPD_FEC_ECMP_MEMBERS                                     | IPPD  | B60000   | medium   | 256/16/5/256    | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 443   | IPPD_FEC_FORMAT_CONFIGURATION_TABLE                       | IPPD  | 1020000  | medium   | 64/7/13/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 444   | IPPD_FEC_PATH_SELECT                                      | IPPD  | C60000   | medium   | 512/32/5/512    | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 445   | IPPD_FES_2ND_INSTRUCTION                                  | IPPD  | 170000   | medium   | 128/16/4/128    | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 446   | IPPD_FIFO_ELK_RX                                          | IPPD  | 2210000  | high     | 512/67          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 447   | IPPD_FIFO_ELK_TX                                          | IPPD  | 2200000  | high     | 512/67          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 448   | IPPD_FWD_ACT_PROFILE                                      | IPPD  | 20E0000  | medium   | 512/33          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 449   | IPPD_FWD_DESTINATION_PROFILE                              | IPPD  | EE0000   | medium   | 512/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 450   | IPPD_LBP_PP_PORT_INFO                                     | IPPD  | 2000000  | medium   | 256/8           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 451   | IPPD_MEM_230000                                           | IPPD  | 230000   | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 452   | IPPD_MEM_240000                                           | IPPD  | 240000   | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 453   | IPPD_MEM_230000_1                                         | IPPD  | 230000   | low      | 64/41           | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 454   | IPPD_MEM_230000_2                                         | IPPD  | 230000   | low      | 64/41           | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 455   | IPPD_MEM_230000_3                                         | IPPD  | 230000   | low      | 64/41           | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 456   | IPPD_MEM_230000_4                                         | IPPD  | 230000   | low      | 64/41           | Alias->IPPD_MEM_230000/Internal/Cacheable/Shadowed/ECC/          |&#13;&#10;| 457   | IPPD_PINFO_PMF                                            | IPPD  | 100000   | medium   | 256/11          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 458   | IPPD_PMF_FES_PROGRAM                                      | IPPD  | 160000   | medium   | 64/22           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 459   | IPPD_PMF_KBR_PASS                                         | IPPD  | 140000   | medium   | 64/16           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 460   | IPPD_PMF_PASS_KEY_GEN                                     | IPPD  | 130000   | medium   | 64/119          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 461   | IPPD_PMF_PROGRAM_GENERAL                                  | IPPD  | 150000   | medium   | 64/3            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 462   | IPPD_PROGRAM_KEY_GEN_VAR                                  | IPPD  | 120000   | low      | 64/6            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 463   | IPPD_PTC_INFO_PMF                                         | IPPD  | 110000   | medium   | 256/6           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 464   | IPPD_SUPER_ARR_FORMAT_CONFIGURATION_TABLE                 | IPPD  | F50000   | medium   | 64/6/16/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 465   | IPPE_LLR_LLVP                                             | IPPE  | 620000   | medium   | 1024/4          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 466   | IPPE_LL_MIRROR_PROFILE                                    | IPPE  | 630000   | medium   | 2048/1          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 467   | IPPE_MEM_000000                                           | IPPE  | 0        | medium   | 32/15/19/32     | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 468   | IPPE_MEM_570000                                           | IPPE  | 570000   | low      | 64/11           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 469   | IPPE_MEM_7000000                                          | IPPE  | 7000000  | low      | 64/66           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 470   | IPPE_PINFO_LLR                                            | IPPE  | 600000   | medium   | 256/10          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 471   | IPPE_PP_PORT_TO_QOS                                       | IPPE  | 610000   | medium   | 256/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 472   | IPPE_PRSE_LOAD_BALANCING_PROGRAM                          | IPPE  | 100000   | medium   | 32/15/13/32     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 473   | IPPE_PRT_PP_PORT_INFO                                     | IPPE  | 530000   | medium   | 256/6           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 474   | IPPE_PRT_PROFILE_INFO                                     | IPPE  | 520000   | medium   | 256/21          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 475   | IPPE_PRT_PTC_INFO                                         | IPPE  | 500000   | medium   | 256/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 476   | IPPE_VIRTUAL_PORT_AD                                      | IPPE  | 540000   | medium   | 512/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 477   | IPPF_COE_CHANNEL_ID                                       | IPPF  | A60000   | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 478   | IPPF_FWD_DOMAIN_CS_PROFILE_MAP                            | IPPF  | B70000   | medium   | 128/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 479   | IPPF_INGRESS_VLAN_EDIT_COMMAND_TABLE                      | IPPF  | 7F0000   | medium   | 512/8           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 480   | IPPF_MEM_AB20000                                          | IPPF  | AB20000  | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 481   | IPPF_MEM_ABC0000                                          | IPPF  | ABC0000  | medium   | 64/29           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 482   | IPPF_ROUTING_PROFILE_TABLE                                | IPPF  | 900000   | medium   | 256/3/4/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 483   | IPPF_STP_TABLE                                            | IPPF  | 7A0000   | medium   | 256/67          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 484   | IPPF_VLAN_MEMBERSHIP_TABLE                                | IPPF  | 750000   | medium   | 4096/66         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 485   | IPPF_VLAN_RANGE_COMPRESSION_TABLE                         | IPPF  | 700000   | medium   | 32/2/99/32      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 486   | IPPF_VRID_MY_MAC_MAPPING                                  | IPPF  | AF0000   | medium   | 32/18           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 487   | IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION                        | IPPF  | AB10000  | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 488   | IPPF_VTA_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX        | IPPF  | AB10000  | low      | 64/41           | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 489   | IPPF_VTA_PEMA_LOAD_SELECT_CHUNK_LITERARY                  | IPPF  | AB10000  | low      | 64/41           | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 490   | IPPF_VTA_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX           | IPPF  | AB10000  | low      | 64/41           | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 491   | IPPF_VTA_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX             | IPPF  | AB10000  | low      | 64/41           | Alias->IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 492   | IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION                        | IPPF  | ABB0000  | medium   | 64/41           | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 493   | IPPF_VTC_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX        | IPPF  | ABB0000  | low      | 64/41           | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 494   | IPPF_VTC_PEMA_LOAD_SELECT_CHUNK_LITERARY                  | IPPF  | ABB0000  | low      | 64/41           | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 495   | IPPF_VTC_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX           | IPPF  | ABB0000  | low      | 64/41           | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 496   | IPPF_VTC_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX             | IPPF  | ABB0000  | low      | 64/41           | Alias->IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION/Internal/Cacheable/Sha |&#13;&#10;| 497   | IPPF_VTT_FORMAT_CONFIGURATION_TABLE                       | IPPF  | 9E0000   | low      | 64/3/64/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 498   | IPPF_VTT_IN_PP_PORT_CONFIG                                | IPPF  | 770100   | medium   | 256/2/6/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 499   | IPPF_VTT_IN_PP_PORT_CONFIG_0                              | IPPF  | 760000   | medium   | 256/9           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 500   | IPPF_VTT_RES_CONTEXT_ENABLERS                             | IPPF  | 970000   | medium   | 64/3/9/64       | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 501   | IPPF_VTT_ST_ONE_LE_CONTEXT_CONSTANT_VALUES                | IPPF  | B80000   | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 502   | IPPF_VTT_ST_ONE_LE_FFC                                    | IPPF  | ACB0000  | medium   | 64/38           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 503   | IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_HEADER               | IPPF  | ACB0000  | low      | 64/38           | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 504   | IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS        | IPPF  | ACB0000  | low      | 64/38           | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 505   | IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER      | IPPF  | ACB0000  | low      | 64/38           | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 506   | IPPF_VTT_ST_ONE_LE_FFC_CMD_LITERALLTY                     | IPPF  | ACB0000  | low      | 64/38           | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 507   | IPPF_VTT_ST_ONE_LE_KBR                                    | IPPF  | ACC0000  | medium   | 64/13           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 508   | IPPF_VTT_ST_ONE_LE_KLEAP_LKP_FFC_INSTRUCTION              | IPPF  | ACB0000  | low      | 64/38           | Alias->IPPF_VTT_ST_ONE_LE_FFC/Cacheable/Shadowed/ECC/            |&#13;&#10;| 509   | IPPF_VTT_ST_ONE_LE_PD                                     | IPPF  | ACD0000  | medium   | 64/22           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 510   | IPPF_VTT_ST_ONE_LE_PD_CONTEXT_TO_PROFILES_DATA            | IPPF  | ACE0000  | medium   | 64/17           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 511   | IPPF_VTT_ST_TWO_LE_CONTEXT_CONSTANT_VALUES                | IPPF  | B90000   | medium   | 64/2/9/64       | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 512   | IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_HEADER               | IPPF  | AEB0000  | low      | 64/9            | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 513   | IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS        | IPPF  | AEB0000  | low      | 64/9            | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 514   | IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER      | IPPF  | AEB0000  | low      | 64/9            | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 515   | IPPF_VTT_ST_TWO_LE_FFC_CMD_LITERALLTY                     | IPPF  | AEB0000  | low      | 64/9            | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 516   | IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0                     | IPPF  | AEB0000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 517   | IPPF_VTT_ST_TWO_LE_FFC_GROUP_1_QUAD_0                     | IPPF  | AED0000  | medium   | 64/16           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 518   | IPPF_VTT_ST_TWO_LE_FFC_GROUP_2_QUAD                       | IPPF  | AEF0000  | medium   | 64/2/16/64      | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 519   | IPPF_VTT_ST_TWO_LE_FFC_GROUP_3_QUAD_0                     | IPPF  | AF20000  | medium   | 64/16           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 520   | IPPF_VTT_ST_TWO_LE_FFC_GROUP_3_QUAD_1                     | IPPF  | AF30000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 521   | IPPF_VTT_ST_TWO_LE_KBR                                    | IPPF  | AF50000  | medium   | 64/7/4/64       | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 522   | IPPF_VTT_ST_TWO_LE_KLEAP_LKP_FFC_INSTRUCTION              | IPPF  | AEB0000  | low      | 64/9            | Alias->IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0/Cacheable/Shadowed/ |&#13;&#10;| 523   | IPPF_VTT_ST_TWO_LE_PD_0                                   | IPPF  | AFD0000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 524   | IPPF_VTT_ST_TWO_LE_PD_1                                   | IPPF  | AFE0000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 525   | IPPF_VTT_ST_TWO_LE_PD_2                                   | IPPF  | AFF0000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 526   | IPPF_VTT_ST_TWO_LE_PD_3                                   | IPPF  | B000000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 527   | IPPF_VTT_ST_TWO_LE_PD_4                                   | IPPF  | B010000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 528   | IPPF_VTT_ST_TWO_LE_PD_5                                   | IPPF  | B020000  | medium   | 64/9            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 529   | IPPF_VTT_ST_TWO_LE_PD_0_CONTEXT_TO_PROFILES_DATA          | IPPF  | B030000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 530   | IPPF_VTT_ST_TWO_LE_PD_1_CONTEXT_TO_PROFILES_DATA          | IPPF  | B040000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 531   | IPPF_VTT_ST_TWO_LE_PD_2_CONTEXT_TO_PROFILES_DATA          | IPPF  | B050000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 532   | IPPF_VTT_ST_TWO_LE_PD_3_CONTEXT_TO_PROFILES_DATA          | IPPF  | B060000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 533   | IPPF_VTT_ST_TWO_LE_PD_4_CONTEXT_TO_PROFILES_DATA          | IPPF  | B070000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 534   | IPPF_VTT_ST_TWO_LE_PD_5_CONTEXT_TO_PROFILES_DATA          | IPPF  | B080000  | medium   | 64/7            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 535   | IPPF_VTT_VLAN_DOMAIN_ATTRIBUTES                           | IPPF  | 720000   | medium   | 512/13          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 536   | IPS_AUTO_DOC_NAME_55                                      | IPS   | 140000   | high     | 65536/9         | Dynamic/Internal/ECC/Severe/                                     |&#13;&#10;| 537   | IPS_QFM                                                   | IPS   | 40000    | medium   | 16384/3         | Cacheable/Shadowed/ECC/XOR(1/13)                                 |&#13;&#10;| 538   | IPS_QSPM                                                  | IPS   | 0        | medium   | 16384/3         | Cacheable/Shadowed/ECC/XOR(1/13)                                 |&#13;&#10;| 539   | IPS_QTYPE                                                 | IPS   | 60000    | medium   | 8192/6          | Cacheable/Shadowed/ECC/XOR(1/12)                                 |&#13;&#10;| 540   | IPS_SPM                                                   | IPS   | 20000    | medium   | 32768/4         | Cacheable/Shadowed/ECC/XOR(1/14)                                 |&#13;&#10;| 541   | IPT_PCP_CFG                                               | IPT   | 100000   | low      | 128/5           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 542   | IQM_AUTO_DOC_NAME_11                                      | IQM   | 0        | high     | 2048/5          | Dynamic/Internal/ECC/Severe/                                     |&#13;&#10;| 543   | IQM_AUTO_DOC_NAME_12                                      | IQM   | 40000    | high     | 2048/5          | Dynamic/Internal/ECC/Severe/                                     |&#13;&#10;| 544   | IQM_AUTO_DOC_NAME_13                                      | IQM   | 80000    | high     | 65536/3         | Dynamic/Internal/ECC/Severe/                                     |&#13;&#10;| 545   | IRE_CTXT_MAP                                              | IRE   | 10000    | low      | 4096/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 546   | IRE_NIF_PORT_ATTR                                         | IRE   | 150000   | medium   | 64/3            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 547   | IRE_PP_LOOPBACK_CONFIG                                    | IRE   | 50000    | low      | 512/16          | Alias->IRE_TDM_CONFIG/Cacheable/Shadowed/ECC/                    |&#13;&#10;| 548   | IRE_TDM_CONFIG                                            | IRE   | 50000    | medium   | 512/16          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 549   | ITPPD_PACKET_LATENCY_MEASUREMENT                          | ITPPD | 50000    | low      | 32/48           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 550   | ITPPD_SNIFF_SYS_HEADER_INFO                               | ITPPD | 30000    | low      | 128/66          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 551   | ITPPD_VOQ_QUARTET                                         | ITPPD | 60000    | low      | 256/26          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 552   | ITPP_PACKET_LATENCY_MEASUREMENT                           | ITPP  | 50000    | low      | 32/48           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 553   | ITPP_SNIFF_SYS_HEADER_INFO                                | ITPP  | 30000    | low      | 128/66          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 554   | ITPP_VOQ_QUARTET                                          | ITPP  | 60000    | low      | 256/26          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 555   | KAPS_BUCKET_MEMORY                                        | KAPS  | 40000    | medium   | 512/16/62/512   | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 556   | KAPS_RPB_ADS                                              | KAPS  | 20000    | medium   | 1024/2/16/1024  | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 557   | MACT_FID_PROFILE_INFO                                     | MACT  | 1620000  | low      | 32/10           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 558   | MACT_LARGE_EM_AGING_CONFIGURATION_TABLE                   | MACT  | 1600000  | low      | 64/13           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 559   | MACT_LARGE_EM_MANAGEMENT_REQUEST_FIFO                     | MACT  | E00000   | low      | 128/27          | Dynamic/Internal/ECC/                                            |&#13;&#10;| 560   | MACT_VSI_COUNTERS                                         | MACT  | 1630000  | low      | 32768/12        | Dynamic/ECC/                                                     |&#13;&#10;| 561   | MACT_VSI_PROFILES                                         | MACT  | 1640000  | low      | 8192/11         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 562   | MCP_ENG_DB_A_EXT_MEM                                      | MCP   | 800000   | low      | 2048/2/6/2048   | Dynamic/ECC/Array/                                               |&#13;&#10;| 563   | MCP_ENG_DB_A_MEM                                          | MCP   | 0        | low      | 2048/8/19/2048  | Dynamic/ECC/Array/                                               |&#13;&#10;| 564   | MCP_ENG_DB_B_MEM                                          | MCP   | A00000   | low      | 4096/8/19/4096  | Dynamic/ECC/Array/                                               |&#13;&#10;| 565   | MCP_ENG_DB_C_EXT_MEM                                      | MCP   | 1E00000  | low      | 4096/12/6/4096  | Dynamic/ECC/Array/                                               |&#13;&#10;| 566   | MCP_ENG_DB_C_MEM                                          | MCP   | 1200000  | low      | 4096/12/16/4096 | Dynamic/ECC/Array/                                               |&#13;&#10;| 567   | MDB_EEDB_ENTRY_BANK                                       | MDB   | 2000000  | medium   | 2048/32/16/2048 | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 568   | MDB_MEM_0200000                                           | MDB   | 200000   | low      | 40960/18        | Dynamic/Internal/ECC/                                            |&#13;&#10;| 569   | MDB_MEM_210000                                            | MDB   | 210000   | low      | 4096/18         | Dynamic/Internal/ECC/                                            |&#13;&#10;| 570   | MDB_MEM_220000                                            | MDB   | 220000   | low      | 4096/18         | Dynamic/Internal/ECC/                                            |&#13;&#10;| 571   | MDB_MEM_230000                                            | MDB   | 230000   | medium   | 512/2/18/512    | Dynamic/Internal/ECC/Array/                                      |&#13;&#10;| 572   | MDB_MEM_250000                                            | MDB   | 250000   | medium   | 256/2/34/256    | Dynamic/Internal/ECC/Array/                                      |&#13;&#10;| 573   | MRPS_EGR_ENG_PRFCFG                                       | MRPS  | 40000    | low      | 1024/2/11/1024  | Cacheable/Shadowed/ECC/Array/XOR(1/9)                            |&#13;&#10;| 574   | MRPS_EGR_ENG_PTR_MAP                                      | MRPS  | 200000   | low      | 256/2/2/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 575   | MRPS_EGR_RSLV_COLOR                                       | MRPS  | 1B0000   | low      | 1024/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 576   | MRPS_ING_ENG_HAPM                                         | MRPS  | E0000    | low      | 256/3/2/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 577   | MRPS_ING_ENG_PP_PORT_MAP                                  | MRPS  | 120000   | low      | 256/3/2/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 578   | MRPS_ING_ENG_PRFCFG                                       | MRPS  | 10000    | low      | 1024/3/12/1024  | Cacheable/Shadowed/ECC/Array/XOR(1/9)                            |&#13;&#10;| 579   | MRPS_ING_ENG_PTR_MAP                                      | MRPS  | 1D0000   | low      | 256/3/2/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 580   | MRPS_ING_GLBL_ENG_HAPM                                    | MRPS  | D0000    | low      | 256/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 581   | MRPS_ING_GLBL_ENG_PP_PORT_MAP                             | MRPS  | 110000   | low      | 256/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 582   | MRPS_ING_RSLV_COLOR                                       | MRPS  | 190000   | low      | 8192/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 583   | MTM_EGR_0_MCH_REP_REQ_RXI                                 | MTM   | 200600   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 584   | MTM_EGR_0_MCL_REP_REQ_RXI                                 | MTM   | 200680   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 585   | MTM_EGR_0_TDM_REP_REQ_RXI                                 | MTM   | 200500   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 586   | MTM_EGR_0_UC_REP_REQ_RXI                                  | MTM   | 200580   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 587   | MTM_EGR_1_MCH_REP_REQ_RXI                                 | MTM   | 200900   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 588   | MTM_EGR_1_MCL_REP_REQ_RXI                                 | MTM   | 200980   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 589   | MTM_EGR_1_TDM_REP_REQ_RXI                                 | MTM   | 200800   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 590   | MTM_EGR_1_UC_REP_REQ_RXI                                  | MTM   | 200880   | high     | 128/38          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 591   | MTM_EGR_BITMAP_MAPPING_TABLE_A                            | MTM   | 200200   | low      | 256/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 592   | MTM_EGR_BITMAP_MAPPING_TABLE_B                            | MTM   | 200300   | low      | 256/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 593   | MTM_ING_0_MCH_REP_REQ_RXI                                 | MTM   | 200400   | high     | 96/38           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 594   | MTM_ING_0_MCL_REP_REQ_RXI                                 | MTM   | 200480   | high     | 96/38           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 595   | MTM_ING_1_MCH_REP_REQ_RXI                                 | MTM   | 200700   | high     | 96/38           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 596   | MTM_ING_1_MCL_REP_REQ_RXI                                 | MTM   | 200780   | high     | 96/38           | Dynamic/ECC/Severe/                                              |&#13;&#10;| 597   | MTM_ING_BITMAP_MAPPING_TABLE                              | MTM   | 200000   | low      | 512/4           | Cacheable/Shadowed/ECC/XOR(1/8)                                  |&#13;&#10;| 598   | MTM_MCDB                                                  | MTM   | 0        | low      | 2048/32/34/2048 | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 599   | MTM_MCDB_FORMAT_BIER_EGR_INFO                             | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 600   | MTM_MCDB_FORMAT_BIER_ING_INFO                             | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 601   | MTM_MCDB_FORMAT_BITMAP                                    | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 602   | MTM_MCDB_FORMAT_BITMAP_PTR                                | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 603   | MTM_MCDB_FORMAT_DOUBLE                                    | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 604   | MTM_MCDB_FORMAT_LINK_LIST                                 | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 605   | MTM_MCDB_FORMAT_SINGLE                                    | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 606   | MTM_MCDB_FORMAT_TDM                                       | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 607   | MTM_MCDB_FORMAT_X_4_BITMAP                                | MTM   | 0        | low      | 2048/32/34/2048 | Alias->MTM_MCDB/Cacheable/Shadowed/ECC/Array/                    |&#13;&#10;| 608   | OAMP_FLEX_VER_MASK_TEMP                                   | OAMP  | 440000   | medium   | 8/25            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 609   | OAMP_ITR_PKT_FIFO                                         | OAMP  | 1A0000   | low      | 64/5            | Dynamic/Internal/ECC/                                            |&#13;&#10;| 610   | OAMP_LMM_DA_NIC_TABLE                                     | OAMP  | 1C0000   | medium   | 128/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 611   | OAMP_LOCAL_PORT_2_SYSTEM_PORT                             | OAMP  | C0000    | medium   | 1024/4          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 612   | OAMP_MEM_490000                                           | OAMP  | 490000   | low      | 16/29           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 613   | OAMP_MEM_500000                                           | OAMP  | 500000   | low      | 32/18           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 614   | OAMP_MEM_510000                                           | OAMP  | 510000   | low      | 32/19           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 615   | OAMP_MEM_520000                                           | OAMP  | 520000   | low      | 32/19           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 616   | OAMP_MEM_4A0000                                           | OAMP  | 4A0000   | low      | 16/29           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 617   | OAMP_MEM_4C0000                                           | OAMP  | 4C0000   | low      | 16/15           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 618   | OAMP_MEM_4D0000                                           | OAMP  | 4D0000   | low      | 16/15           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 619   | OAMP_MEM_4E0000                                           | OAMP  | 4E0000   | low      | 16/15           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 620   | OAMP_MEM_4F0000                                           | OAMP  | 4F0000   | low      | 16/35           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 621   | OAMP_MEP_DB                                               | OAMP  | 10000    | medium   | 2048/12/29/2048 | ECC/Array/                                                       |&#13;&#10;| 622   | OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP                         | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 623   | OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP_SHORT_STATIC_MDB_FORMAT | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 624   | OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP                           | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 625   | OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP_SHORT_STATIC_MDB_FORMAT   | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 626   | OAMP_MEP_DB_BFD_ON_MPLS                                   | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 627   | OAMP_MEP_DB_BFD_ON_MPLS_SHORT_STATIC_MDB_FORMAT           | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 628   | OAMP_MEP_DB_BFD_ON_PWE                                    | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 629   | OAMP_MEP_DB_BFD_ON_PWE_SHORT_STATIC_MDB_FORMAT            | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 630   | OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_1           | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 631   | OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_2           | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 632   | OAMP_MEP_DB_BFD_SHORT_FORMAT                              | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 633   | OAMP_MEP_DB_CCM_ETH                                       | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 634   | OAMP_MEP_DB_CCM_ETH_SHORT_STATIC_MDB_FORMAT               | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 635   | OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_1              | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 636   | OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_2              | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 637   | OAMP_MEP_DB_CCM_Y_1731_SHORT_FORMAT                       | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 638   | OAMP_MEP_DB_DM_STAT_ONE_WAY                               | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 639   | OAMP_MEP_DB_DM_STAT_TWO_WAY                               | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 640   | OAMP_MEP_DB_EXTRA_DATA_IN_MDB_HEADER                      | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 641   | OAMP_MEP_DB_EXTRA_DATA_IN_MDB_PAYLOAD                     | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 642   | OAMP_MEP_DB_EXT_DATA_HDR                                  | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 643   | OAMP_MEP_DB_EXT_DATA_PLD                                  | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 644   | OAMP_MEP_DB_LM_DB                                         | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 645   | OAMP_MEP_DB_LM_STAT                                       | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 646   | OAMP_MEP_DB_OFFLOADED_FORMAT_PART_1                       | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 647   | OAMP_MEP_DB_OFFLOADED_FORMAT_PART_2                       | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 648   | OAMP_MEP_DB_RFC_6374_ON_MPLSTP                            | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 649   | OAMP_MEP_DB_Y_1731_ON_MPLSTP                              | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 650   | OAMP_MEP_DB_Y_1731_ON_MPLSTP_SHORT_STATIC_MDB_FORMAT      | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 651   | OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_1     | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 652   | OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_2     | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 653   | OAMP_MEP_DB_Y_1731_ON_PWE                                 | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 654   | OAMP_MEP_DB_Y_1731_ON_PWE_SHORT_STATIC_MDB_FORMAT         | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 655   | OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_1        | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 656   | OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_2        | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 657   | OAMP_MEP_PROFILE                                          | OAMP  | 270000   | medium   | 128/17          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 658   | OAMP_MEP_SCAN_PROFILE                                     | OAMP  | 280000   | medium   | 128/29          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 659   | OAMP_MMUX_MEP_DB_CACHE_OFFLOADED                          | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 660   | OAMP_MMUX_MEP_DB_CACHE_SELF_CONTAINED                     | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 661   | OAMP_MMUX_MEP_DB_CACHE_SELF_CONTAINED_LM_DB               | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 662   | OAMP_MMUX_MEP_DB_CACHE_SHORT_FORMAT                       | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 663   | OAMP_MMUX_RMEP_DB_CACHE                                   | OAMP  | 10000    | low      | 2048/12/29/2048 | Alias->OAMP_MEP_DB/ECC/Array/                                    |&#13;&#10;| 664   | OAMP_PE_GEN_MEM                                           | OAMP  | 210000   | low      | 16384/2/3/16384 | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 665   | OAMP_PE_PROGRAM                                           | OAMP  | 1F0000   | high     | 2048/2/11/2048  | Cacheable/Shadowed/ECC/Severe/Array/                             |&#13;&#10;| 666   | OAMP_RFC_FILTER                                           | OAMP  | 2A0000   | medium   | 128/2           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 667   | OAMP_RMEP_DATABASE                                        | OAMP  | D0000    | low      | 65536/6         | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 668   | OAMP_RMEP_DB                                              | OAMP  | D0000    | medium   | 65536/6         | ECC/                                                             |&#13;&#10;| 669   | OAMP_RMEP_DB_EXTERNAL                                     | OAMP  | D0000    | low      | 65536/6         | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 670   | OAMP_RMEP_INDEX_ACC                                       | OAMP  | 460000   | medium   | 256/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 671   | OAMP_RSP_FIRST_DATA_FIFO                                  | OAMP  | 1D0000   | medium   | 32/9            | Dynamic/Internal/ECC/                                            |&#13;&#10;| 672   | OAMP_RSP_OUT_DATA_FIFO                                    | OAMP  | 1E0000   | medium   | 64/5            | Dynamic/Internal/ECC/                                            |&#13;&#10;| 673   | OAMP_RXB_INPUT_DATA_FIFO                                  | OAMP  | 170000   | low      | 512/5           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 674   | OAMP_RXB_OUTPUT_DATA_FIFO                                 | OAMP  | 180000   | low      | 128/5           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 675   | OAMP_RXI_CORE_0_MEM                                       | OAMP  | 400000   | low      | 64/10           | Dynamic/ECC/                                                     |&#13;&#10;| 676   | OAMP_RXI_CORE_1_MEM                                       | OAMP  | 410000   | low      | 64/10           | Dynamic/ECC/                                                     |&#13;&#10;| 677   | OAMP_RXP_LMM_DA_NIC_TBL_FIFO                              | OAMP  | 1C0000   | low      | 128/4           | Alias->OAMP_LMM_DA_NIC_TABLE/Cacheable/Shadowed/ECC/             |&#13;&#10;| 678   | OAMP_RXP_LOCAL_R_MEP_PART_1_FIFO                          | OAMP  | D0000    | low      | 65536/6         | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 679   | OAMP_RXP_LOCAL_R_MEP_PART_2_FIFO                          | OAMP  | D0000    | low      | 65536/6         | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 680   | OAMP_RXP_LOC_2_SYS_PORT_TBL_FIFO                          | OAMP  | C0000    | low      | 1024/4          | Alias->OAMP_LOCAL_PORT_2_SYSTEM_PORT/Cacheable/Shadowed/ECC/     |&#13;&#10;| 681   | OAMP_RXP_MDB_R_MEP_PART_2_FIFO                            | OAMP  | D0000    | low      | 65536/6         | Alias->OAMP_RMEP_DB/ECC/                                         |&#13;&#10;| 682   | OAMP_RXP_MEP_PROFILE_TBL_FIFO                             | OAMP  | 270000   | low      | 128/17          | Alias->OAMP_MEP_PROFILE/Cacheable/Shadowed/ECC/                  |&#13;&#10;| 683   | OAMP_RXP_UMC_TBL_FIFO                                     | OAMP  | 1B0000   | low      | 8192/6          | Alias->OAMP_UMC_TABLE/Cacheable/Shadowed/ECC/                    |&#13;&#10;| 684   | OAMP_SAT_DATA_FIFO_MEM                                    | OAMP  | 330000   | low      | 8/67            | Dynamic/ECC/                                                     |&#13;&#10;| 685   | OAMP_SAT_EVENT_FIFO_MEM                                   | OAMP  | 320000   | low      | 64/13           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 686   | OAMP_SAT_RXI_CORE_0_MEM                                   | OAMP  | 340000   | low      | 64/68           | Dynamic/ECC/                                                     |&#13;&#10;| 687   | OAMP_SAT_RXI_CORE_1_MEM                                   | OAMP  | 350000   | low      | 64/68           | Dynamic/ECC/                                                     |&#13;&#10;| 688   | OAMP_SAT_RX_FLOW_1_SEC_ACCUM_STATS_EVEN                   | OAMP  | 3A0000   | low      | 64/31           | Dynamic/ECC/                                                     |&#13;&#10;| 689   | OAMP_SAT_RX_FLOW_1_SEC_ACCUM_STATS_ODD                    | OAMP  | 3B0000   | low      | 64/31           | Dynamic/ECC/                                                     |&#13;&#10;| 690   | OAMP_SAT_RX_FLOW_1_SEC_BIN_STATS_EVEN                     | OAMP  | 380000   | low      | 64/38           | Dynamic/ECC/                                                     |&#13;&#10;| 691   | OAMP_SAT_RX_FLOW_1_SEC_BIN_STATS_ODD                      | OAMP  | 390000   | low      | 64/38           | Dynamic/ECC/                                                     |&#13;&#10;| 692   | OAMP_SAT_RX_FLOW_1_SEC_STATS_EVEN                         | OAMP  | 360000   | low      | 64/34           | Dynamic/ECC/                                                     |&#13;&#10;| 693   | OAMP_SAT_RX_FLOW_1_SEC_STATS_ODD                          | OAMP  | 370000   | low      | 64/34           | Dynamic/ECC/                                                     |&#13;&#10;| 694   | OAMP_SAT_RX_FLOW_ACCUM_STATS_1                            | OAMP  | 3C0000   | low      | 128/35          | Dynamic/ECC/                                                     |&#13;&#10;| 695   | OAMP_SAT_RX_FLOW_ACCUM_STATS_2                            | OAMP  | 3D0000   | low      | 128/33          | Dynamic/ECC/                                                     |&#13;&#10;| 696   | OAMP_SAT_RX_FLOW_ACCUM_STATS_3                            | OAMP  | 3E0000   | low      | 128/34          | Dynamic/ECC/                                                     |&#13;&#10;| 697   | OAMP_SAT_RX_FLOW_ACCUM_STATS_4                            | OAMP  | 3F0000   | low      | 128/28          | Dynamic/ECC/                                                     |&#13;&#10;| 698   | OAMP_SAT_RX_FLOW_ID                                       | OAMP  | 2F0000   | low      | 8192/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 699   | OAMP_SAT_RX_FLOW_PARAMS_EVEN                              | OAMP  | 300000   | low      | 64/34           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 700   | OAMP_SAT_RX_FLOW_PARAMS_ODD                               | OAMP  | 310000   | low      | 64/34           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 701   | OAMP_SAT_TX_GEN_PKT_HEADER                                | OAMP  | 2E0000   | medium   | 32/130          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 702   | OAMP_SAT_TX_GEN_PKT_PARAMS_1_EVEN                         | OAMP  | 2C0000   | medium   | 64/66           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 703   | OAMP_SAT_TX_GEN_PKT_PARAMS_1_ODD                          | OAMP  | 2D0000   | medium   | 64/48           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 704   | OAMP_TXM_DATA_FIFO_MEMORY                                 | OAMP  | 130000   | low      | 1024/5          | Dynamic/Internal/ECC/                                            |&#13;&#10;| 705   | OAMP_TXM_LENGTH_FIFO_MEMORY                               | OAMP  | 140000   | high     | 32/18           | Dynamic/Internal/ECC/Severe/                                     |&#13;&#10;| 706   | OAMP_TXO_DATA_FIFO_MEMORY                                 | OAMP  | 150000   | low      | 1024/5          | Dynamic/Internal/ECC/                                            |&#13;&#10;| 707   | OAMP_TXO_REQ_FIFO_MEMORY                                  | OAMP  | 160000   | low      | 32/8            | Dynamic/Internal/ECC/                                            |&#13;&#10;| 708   | OAMP_UMC_TABLE                                            | OAMP  | 1B0000   | medium   | 8192/6          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 709   | OCB_FBM_BANK_MEM                                          | OCB   | 9100000  | low      | 64/32/9/64      | Dynamic/ECC/Array/                                               |&#13;&#10;| 710   | OLP_AUTO_DOC_NAME_4                                       | OLP   | 0        | medium   | 16/2/24/16      | Dynamic/Internal/ECC/Array/                                      |&#13;&#10;| 711   | OLP_AUTO_DOC_NAME_5                                       | OLP   | 40       | medium   | 32/24           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 712   | OLP_DSPG_EVR_EVENT_FIFO                                   | OLP   | C0       | medium   | 32/34           | Dynamic/ECC/                                                     |&#13;&#10;| 713   | OLP_DSPR_DMT_EVENT_FIFO                                   | OLP   | E0       | medium   | 16/34           | Dynamic/ECC/                                                     |&#13;&#10;| 714   | OLP_DSP_EVENT_ROUTE                                       | OLP   | 80       | medium   | 64/5            | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 715   | PEM_MEM_840000                                            | PEM   | 840000   | medium   | 64/4/25/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 716   | PEM_MEM_880000                                            | PEM   | 880000   | medium   | 64/4/14/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 717   | PEM_MEM_900000                                            | PEM   | 900000   | medium   | 1024/4/5/1024   | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 718   | PEM_MEM_940000                                            | PEM   | 940000   | medium   | 512/4/5/512     | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 719   | PEM_MEM_980000                                            | PEM   | 980000   | medium   | 256/4/5/256     | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 720   | PEM_MEM_1040000                                           | PEM   | 1040000  | medium   | 64/4/50/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 721   | PEM_MEM_1080000                                           | PEM   | 1080000  | medium   | 64/4/34/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 722   | PEM_MEM_1100000                                           | PEM   | 1100000  | medium   | 64/4/9/64       | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 723   | PEM_MEM_1140000                                           | PEM   | 1140000  | medium   | 64/4/14/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 724   | PEM_MEM_1840000                                           | PEM   | 1840000  | medium   | 64/4/27/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 725   | PEM_MEM_2040000                                           | PEM   | 2040000  | medium   | 64/4/37/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 726   | PEM_MEM_2080000                                           | PEM   | 2080000  | medium   | 64/4/34/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 727   | PEM_MEM_10C0000                                           | PEM   | 10C0000  | medium   | 64/4/42/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 728   | PEM_MEM_20C0000                                           | PEM   | 20C0000  | medium   | 64/4/18/64      | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 729   | PEM_MEM_8C0000                                            | PEM   | 8C0000   | medium   | 64/4/7/64       | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 730   | PEM_MEM_9C0000                                            | PEM   | 9C0000   | medium   | 256/4/5/256     | Internal/Cacheable/Shadowed/ECC/Array/                           |&#13;&#10;| 731   | PQP_DCM                                                   | PQP   | 400000   | high     | 1024/3          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 732   | PQP_FDM                                                   | PQP   | 30000    | high     | 288/34          | Dynamic/ECC/Severe/                                              |&#13;&#10;| 733   | PQP_OTM_ATTRIBUTES_TABLE_DEQ                              | PQP   | 20000    | high     | 512/3           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 734   | PQP_OTM_ATTRIBUTES_TABLE_ENQ                              | PQP   | 10000    | high     | 256/4           | Cacheable/Shadowed/ECC/Severe/                                   |&#13;&#10;| 735   | RQP_CMS                                                   | RQP   | 30000    | low      | 512/3           | Dynamic/ECC/                                                     |&#13;&#10;| 736   | RQP_RCM                                                   | RQP   | 10000    | medium   | 6144/3          | Dynamic/ECC/                                                     |&#13;&#10;| 737   | RQP_RPDM                                                  | RQP   | 90000    | low      | 512/10          | Dynamic/ECC/                                                     |&#13;&#10;| 738   | RQP_RSM                                                   | RQP   | 70000    | low      | 512/6           | Dynamic/ECC/                                                     |&#13;&#10;| 739   | RTP_UNICAST_DISTRIBUTION_MEMORY                           | RTP   | 2000     | medium   | 1024/30         | Dynamic/ECC/                                                     |&#13;&#10;| 740   | RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_CTRL_CELLS            | RTP   | 1000     | medium   | 1024/30         | Dynamic/ECC/                                                     |&#13;&#10;| 741   | RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_DATA_CELLS            | RTP   | 0        | medium   | 1024/3/30/1024  | Dynamic/ECC/Array/                                               |&#13;&#10;| 742   | SCH_BFC_FLOW_BULK_DESCRIPTOR_BFBD                         | SCH   | 40000000 | medium   | 6144/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 743   | SCH_CIR_SHAPERS_STATIC_TABEL_CSST                         | SCH   | 4600000  | medium   | 512/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 744   | SCH_CL_SCHEDULERS_CONFIGURATION_SCC                       | SCH   | 900000   | medium   | 8192/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 745   | SCH_CL_SCHEDULERS_TYPE_SCT                                | SCH   | A00000   | low      | 256/7           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 746   | SCH_DEVICE_RATE_MEMORY_DRM                                | SCH   | 100000   | medium   | 904/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 747   | SCH_DUAL_SHAPER_MEMORY_DSM                                | SCH   | 200000   | medium   | 512/3           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 748   | SCH_FLOW_DESCRIPTOR_MEMORY_STATIC_FDMS                    | SCH   | 300000   | medium   | 98304/4         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 749   | SCH_FLOW_GROUP_MEMORY_FGM                                 | SCH   | 700000   | medium   | 4096/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 750   | SCH_FLOW_SUB_FLOW_FSF                                     | SCH   | 600000   | low      | 3072/3          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 751   | SCH_FLOW_TO_FIP_MAPPING_FFM                               | SCH   | C00000   | medium   | 12288/2         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 752   | SCH_FLOW_TO_QUEUE_MAPPING_FQM                             | SCH   | B00000   | medium   | 24576/4         | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 753   | SCH_PIR_SHAPERS_STATIC_TABEL_PSST                         | SCH   | 4900000  | medium   | 512/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 754   | SCH_PORT_QUEUE_SIZE_PQS                                   | SCH   | 1D00000  | low      | 512/4           | Dynamic/ECC/                                                     |&#13;&#10;| 755   | SCH_PORT_SCHEDULER_WEIGHTS_PSW                            | SCH   | 4C00000  | medium   | 64/11           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 756   | SCH_QPAIR_TO_PORT_MAP_QPM                                 | SCH   | 42000000 | medium   | 64/22           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 757   | SCH_RESERVED_35                                           | SCH   | 1C00000  | medium   | 512/2           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 758   | SCH_RESERVED_36                                           | SCH   | 7D00000  | low      | 512/4           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 759   | SCH_RESERVED_50                                           | SCH   | 4700000  | medium   | 512/3           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 760   | SCH_RESERVED_52                                           | SCH   | 4A00000  | medium   | 512/3           | Dynamic/Internal/ECC/                                            |&#13;&#10;| 761   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_0            | SCH   | 5000000  | medium   | 4096/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 762   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_1            | SCH   | 5100000  | medium   | 4096/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 763   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_2            | SCH   | 5200000  | medium   | 4096/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 764   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_3            | SCH   | 5300000  | medium   | 4096/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 765   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_4            | SCH   | 5400000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 766   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_5            | SCH   | 5500000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 767   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_6            | SCH   | 5600000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 768   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_7            | SCH   | 5700000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 769   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_8            | SCH   | 5800000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 770   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_9            | SCH   | 5900000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 771   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_10           | SCH   | 5A00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 772   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_11           | SCH   | 5B00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 773   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_12           | SCH   | 5C00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 774   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_13           | SCH   | 5D00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 775   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_14           | SCH   | 5E00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 776   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_15           | SCH   | 5F00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 777   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_16           | SCH   | 6000000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 778   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_17           | SCH   | 6100000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 779   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_18           | SCH   | 6200000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 780   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_19           | SCH   | 6300000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 781   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_20           | SCH   | 6400000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 782   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_21           | SCH   | 6500000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 783   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_22           | SCH   | 6600000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 784   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_23           | SCH   | 6700000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 785   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_24           | SCH   | 6800000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 786   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_25           | SCH   | 6900000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 787   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_26           | SCH   | 6A00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 788   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_27           | SCH   | 6B00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 789   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_28           | SCH   | 6C00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 790   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_29           | SCH   | 6D00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 791   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_30           | SCH   | 6E00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 792   | SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_31           | SCH   | 6F00000  | medium   | 1024/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 793   | SCH_SCHEDULER_ENABLE_MEMORY_SEM                           | SCH   | 500000   | medium   | 4096/2          | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 794   | SCH_SCHEDULER_ENABLE_MEMORY_SEM_B                         | SCH   | 7100000  | medium   | 4096/2          | Internal/Cacheable/Shadowed/ECC/                                 |&#13;&#10;| 795   | SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS                  | SCH   | 400000   | medium   | 12288/22        | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 796   | SCH_SHARED_DEVICE_RATE_SHARED_DRM                         | SCH   | 3900000  | medium   | 904/4           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 797   | SPB_BUF_LINK                                              | SPB   | 300000   | low      | 4096/16/3/4096  | Dynamic/ECC/Array/                                               |&#13;&#10;| 798   | SPB_CONTEXT_MRU                                           | SPB   | 510000   | low      | 256/8           | Cacheable/Shadowed/ECC/                                          |&#13;&#10;| 799   | SPB_PSM                                                   | SPB   | 30000    | low      | 256/9           | Dynamic/ECC/                                                     |&#13;&#10;| 800   | SPB_RCNT                                                  | SPB   | 200000   | low      | 16384/7         | Dynamic/ECC/                                                     |&#13;&#10;| 801   | SPB_RSM                                                   | SPB   | 10000    | low      | 256/5           | Dynamic/ECC/                                                     |&#13;&#10;| 802   | TCAM_TCAM_ACTION                                          | TCAM  | 1100000  | medium   | 2048/24/5/2048  | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;| 803   | TCAM_TCAM_ACTION_SMALL                                    | TCAM  | 2901800  | low      | 256/8/5/256     | Cacheable/Shadowed/ECC/Array/                                    |&#13;&#10;========================================================================================================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MEMory LIST EXPort">SER MEMory LIST EXPort</a></h5>
        <textarea cols='180' rows='2065' >AM_TABLE&CDPORT&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&5120&0&0xc000000&0xc00003f&64&80&Un-protected RegArray, No Action&&&&&#13;&#10;BDM_BDM&BDM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&18481152&0&0x200000&0x200fff&4096&282&ECC protected&&No Action&No Action&&#13;&#10;BDM_BDM_FPC&BDM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&140288&0&0x300000&0x3000ff&256&137&ECC protected&&No Action&No Action&&#13;&#10;BRDC_FSRD_FSRD_PROM_MEM&BRDC_FSRD&FALSE&TRUE&FALSE&FALSE&FALSE&TRUE&none&&Low&&262144&0&0x0&0x7ff&2048&128&Un-protected RegArray, No Action&&&&&#13;&#10;BRDC_HBC_HBM_DRAM_CPU_ACCESS&BRDC_HBC&FALSE&TRUE&FALSE&TRUE&FALSE&TRUE&none&&Low&&0&0&0x4000000&0x7ffffff&67108864&256&Un-protected RegArray, No Action&&&&&#13;&#10;BRDC_HBC_HBM_PHY_CH_REGISTER_ACCESS&BRDC_HBC&FALSE&TRUE&FALSE&TRUE&FALSE&TRUE&none&&Low&&131072&0&0x6000&0x6fff&4096&32&Un-protected RegArray, No Action&&&&&#13;&#10;CDMIB_MEM&CDPORT&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&65536&0&0x0&0x7f&128&512&Un-protected RegArray, No Action&&&&&#13;&#10;CDPORT_TSC_UCMEM_DATA&CDPORT&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&524288&0&0x4000000&0x4000fff&4096&128&Un-protected RegArray, No Action&&&&&#13;&#10;CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMA&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&50688&0&0x154000&0x15407f&128&396&PARITY protected&No Action&&&&#13;&#10;CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMB&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&50688&0&0x155000&0x15507f&128&396&PARITY protected&No Action&&&&#13;&#10;CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMC&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&50688&0&0x156000&0x15607f&128&396&PARITY protected&No Action&&&&#13;&#10;CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMD&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&50688&0&0x157000&0x15707f&128&396&PARITY protected&No Action&&&&#13;&#10;CDUM_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMA&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&50688&0&0x152000&0x15207f&128&396&PARITY protected&No Action&&&&#13;&#10;CDUM_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMB&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&50688&0&0x153000&0x15307f&128&396&PARITY protected&No Action&&&&#13;&#10;CDUM_RX_DATA_ASYNC_ALIGNER&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&71488&0&0x158000&0x15801f&32&1117&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMA_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x116000&0x1163ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMA_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x100000&0x1003ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEMB_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x117000&0x1173ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMB_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x101000&0x1013ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEMC_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x118000&0x1183ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMC_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x102000&0x1023ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEMD_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x119000&0x1193ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMD_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x103000&0x1033ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEME_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x120000&0x1203ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEME_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x104000&0x1043ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEMF_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x121000&0x1213ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMF_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x105000&0x1053ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEMG_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x122000&0x1223ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMG_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x106000&0x1063ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEMH_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x123000&0x1233ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMH_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x107000&0x1073ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEMI_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x124000&0x1243ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMI_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x108000&0x1083ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEMJ_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x125000&0x1253ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMJ_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x109000&0x1093ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEMK_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x126000&0x1263ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMK_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x110000&0x1103ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEML_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x127000&0x1273ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEML_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x111000&0x1113ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEMM_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x128000&0x1283ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMM_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x112000&0x1123ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEMN_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x129000&0x1293ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMN_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x113000&0x1133ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEMO_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x130000&0x1303ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMO_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x114000&0x1143ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_RX_MEMP_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x131000&0x1313ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_RX_MEMP_DATA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x115000&0x1153ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDUM_TX_MEMA&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x142000&0x14213f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDUM_TX_MEMA_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x132000&0x13213f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_TX_MEMB&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x143000&0x14313f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDUM_TX_MEMB_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x133000&0x13313f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_TX_MEMC&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x144000&0x14413f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDUM_TX_MEMC_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x134000&0x13413f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_TX_MEMD&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x145000&0x14513f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDUM_TX_MEMD_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x135000&0x13513f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_TX_MEME&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x146000&0x14613f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDUM_TX_MEME_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x136000&0x13613f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_TX_MEMF&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x147000&0x14713f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDUM_TX_MEMF_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x137000&0x13713f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_TX_MEMG&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x148000&0x14813f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDUM_TX_MEMG_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x138000&0x13813f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_TX_MEMH&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x149000&0x14913f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDUM_TX_MEMH_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x139000&0x13913f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_TX_MEMI&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x150000&0x15013f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDUM_TX_MEMI_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x140000&0x14013f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDUM_TX_MEMJ&CDUM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x151000&0x15113f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDUM_TX_MEMJ_CTRL&CDUM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x141000&0x14113f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMA&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&50688&0&0x154000&0x15407f&128&396&PARITY protected&No Action&&&&#13;&#10;CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMB&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&50688&0&0x155000&0x15507f&128&396&PARITY protected&No Action&&&&#13;&#10;CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMC&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&50688&0&0x156000&0x15607f&128&396&PARITY protected&No Action&&&&#13;&#10;CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMD&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&50688&0&0x157000&0x15707f&128&396&PARITY protected&No Action&&&&#13;&#10;CDU_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMA&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&50688&0&0x152000&0x15207f&128&396&PARITY protected&No Action&&&&#13;&#10;CDU_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMB&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&50688&0&0x153000&0x15307f&128&396&PARITY protected&No Action&&&&#13;&#10;CDU_RX_DATA_ASYNC_ALIGNER&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&71488&0&0x158000&0x15801f&32&1117&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMA_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x116000&0x1163ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMA_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x100000&0x1003ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEMB_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x117000&0x1173ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMB_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x101000&0x1013ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEMC_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x118000&0x1183ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMC_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x102000&0x1023ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEMD_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x119000&0x1193ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMD_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x103000&0x1033ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEME_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x120000&0x1203ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEME_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x104000&0x1043ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEMF_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x121000&0x1213ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMF_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x105000&0x1053ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEMG_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x122000&0x1223ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMG_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x106000&0x1063ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEMH_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x123000&0x1233ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMH_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x107000&0x1073ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEMI_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x124000&0x1243ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMI_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x108000&0x1083ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEMJ_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x125000&0x1253ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMJ_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x109000&0x1093ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEMK_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x126000&0x1263ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMK_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x110000&0x1103ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEML_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x127000&0x1273ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEML_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x111000&0x1113ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEMM_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x128000&0x1283ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMM_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x112000&0x1123ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEMN_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x129000&0x1293ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMN_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x113000&0x1133ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEMO_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x130000&0x1303ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMO_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x114000&0x1143ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_RX_MEMP_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&48128&0&0x131000&0x1313ff&1024&47&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_RX_MEMP_DATA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&272384&0&0x115000&0x1153ff&1024&266&ECC protected&&No Action&No Action&&#13;&#10;CDU_TX_MEMA&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x142000&0x14213f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDU_TX_MEMA_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x132000&0x13213f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_TX_MEMB&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x143000&0x14313f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDU_TX_MEMB_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x133000&0x13313f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_TX_MEMC&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x144000&0x14413f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDU_TX_MEMC_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x134000&0x13413f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_TX_MEMD&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x145000&0x14513f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDU_TX_MEMD_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x135000&0x13513f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_TX_MEME&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x146000&0x14613f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDU_TX_MEME_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x136000&0x13613f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_TX_MEMF&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x147000&0x14713f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDU_TX_MEMF_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x137000&0x13713f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_TX_MEMG&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x148000&0x14813f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDU_TX_MEMG_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x138000&0x13813f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_TX_MEMH&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x149000&0x14913f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDU_TX_MEMH_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x139000&0x13913f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_TX_MEMI&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x150000&0x15013f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDU_TX_MEMI_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x140000&0x14013f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CDU_TX_MEMJ&CDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&169920&0&0x151000&0x15113f&320&531&ECC protected&&No Action&No Action&&#13;&#10;CDU_TX_MEMJ_CTRL&CDU&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&11200&0&0x141000&0x14113f&320&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;CFC_CAT_2_TC_CGM_MAP_NIF&CFC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&3072&3072&0x0&0x7&8&384&Un-protected RegArray, No Action&&&&&#13;&#10;CFC_CFC_MEMORY_0&CFC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&8368&8704&0x80&0x8f&16&523&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CFC_GLB_RSC_CGM_MAP&CFC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&21966&22848&0x800&0x829&42&523&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CFC_ILKN_PP_RX_4_CAL&CFC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&10240&16384&0x600&0x7ff&512&20&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CFC_NIF_PFC_MAP&CFC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4608&4608&0x40&0x6f&48&96&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CFC_OOB_RX_CAL&CFC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&10240&16384&0x200&0x3ff&512&20&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CFC_OOB_TX_CAL&CFC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&10240&16384&0x400&0x5ff&512&20&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CFC_RCL_VSQ_CGM_MAP&CFC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&416&1024&0xa0&0xbf&32&13&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_ADMT_RATE_LIMITER_TABLE&CGM&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&96&1024&0xfa0000&0xfa001f&32&3&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_DESTINATION_TABLE&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&819200&1048576&0xe90000&0xe97fff&32768&25&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_DTF_TX_RPRT_PEND_FIFO&CGM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&30208&0&0x1040000&0x10401ff&512&59&ECC protected&&No Action&No Action&&#13;&#10;CGM_FLOW_AGR_MAP&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&311296&524288&0xf40000&0xf41fff&8192&38&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_FLOW_ATTRIBUTES&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&53248&131072&0xea0000&0xea0fff&4096&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_GLBL_FR_DRAM_DP_RJCT_TH&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&112&128&0xc80000&0xc80003&4&28&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_GLBL_FR_DRAM_TC_RJCT_TH&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&224&256&0xc90000&0xc90007&8&28&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_GLBL_FR_SRAM_DP_RJCT_TH&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&400&512&0xc60000&0xc60007&8&50&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_GLBL_FR_SRAM_TC_RJCT_TH&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&800&1024&0xc70000&0xc7000f&16&50&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_HAPM&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2048&8192&0xdf0000&0xdf00ff&256&8&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_INSTRUMENTATION_MEMORY&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&12864&0&0xf90000&0xf9000f&16&201&ECC protected&&No Action&No Action&&#13;&#10;CGM_INSTRUMENTATION_MEMORY_0&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&CGM_INSTRUMENTATION_MEMORY&12864&0&0xf90000&0xf9000f&16&201&Alias, No Action&&&&&#13;&#10;CGM_INSTRUMENTATION_MEMORY_1&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&CGM_INSTRUMENTATION_MEMORY&12864&0&0xf90000&0xf9000f&16&201&Alias, No Action&&&&&#13;&#10;CGM_INSTRUMENTATION_MEMORY_2&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&CGM_INSTRUMENTATION_MEMORY&12864&0&0xf90000&0xf9000f&16&201&Alias, No Action&&&&&#13;&#10;CGM_INSTRUMENTATION_MEMORY_3&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&CGM_INSTRUMENTATION_MEMORY&12864&0&0xf90000&0xf9000f&16&201&Alias, No Action&&&&&#13;&#10;CGM_INT_TM_STAT_PTR_MAP&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&120832&131072&0xf80000&0xf807ff&2048&59&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_IPP_HEADER_COMPENSATION&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2048&8192&0xde0000&0xde00ff&256&8&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_IPP_MAP&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&6400&8192&0x800000&0x8000ff&256&25&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;CGM_IS_ING_MC&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&319488&524288&0xe80000&0xe81fff&8192&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_LAG_ATTRIBUTES&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&262144&524288&0xec0000&0xec3fff&16384&16&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_LAG_GROUP_PROFILE&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&12288&16384&0xed0000&0xed01ff&512&24&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_LAG_MEMBER_TABLE&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&212992&524288&0xee0000&0xee3fff&16384&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_LAG_STAT_ATTRIBUTES&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&15360&16384&0xeb0000&0xeb01ff&512&30&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_MEMBER_TO_DSP_MAPPING&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&884736&1048576&0xef0000&0xef7fff&32768&27&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_MEM_0000000&CGM&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&34624&0&0x0&0x3f&64&541&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_100000&CGM&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&8388608&0&0x100000&0x10ffff&65536&128&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_1000000&CGM&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&8960&0&0x1000000&0x100007f&128&70&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_1010000&CGM&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&34496&0&0x1010000&0x101003f&64&539&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_1050000&CGM&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&647424&0&0x1050000&0x10502ff&768&843&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_1060000&CGM&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&4440&0&0x1060000&0x1060017&24&185&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_1070000&CGM&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&4536&0&0x1070000&0x1070017&24&189&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_10A0000&CGM&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&24064&0&0x10a0000&0x10a007f&128&188&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_B40000&CGM&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&276&0&0xb40000&0xb40003&4&69&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_MEM_B60000&CGM&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&2464&0&0xb60000&0xb6001f&32&77&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_B80000&CGM&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&9856&0&0xb80000&0xb8007f&128&77&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_BA0000&CGM&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&19712&0&0xba0000&0xba00ff&256&77&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_BC0000&CGM&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&9856&0&0xbc0000&0xbc007f&128&77&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_FB0000&CGM&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&6336&0&0xfb0000&0xfb003f&64&99&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_FC0000&CGM&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&27232&0&0xfc0000&0xfc001f&32&851&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_FD0000&CGM&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&53696&0&0xfd0000&0xfd003f&64&839&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_FE0000&CGM&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&301568&0&0xfe0000&0xfe01ff&512&589&ECC protected&&No Action&No Action&&#13;&#10;CGM_MEM_FF0000&CGM&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&2048&0&0xff0000&0xff01ff&512&4&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_PB_VSQ_POOL_FC_TH&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&456&512&0xdc0000&0xdc0003&4&114&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_PB_VSQ_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2352&12544&0x7b0000&0x7b0187&392&6&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_PB_VSQ_RJCT_MASK&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&608&1024&0xc20000&0xc2000f&16&38&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_PB_VSQ_SRAM_BUFFERS_RJCT_MAP&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3072&3072&0xac0000&0xac0007&8&384&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_PB_VSQ_SRAM_PDS_RJCT_MAP&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3072&3072&0xad0000&0xad0007&8&384&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_PB_VSQ_TC_BITMAP&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&384&512&0x810000&0x810007&8&48&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_PB_VSQ_WORDS_RJCT_MAP&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&768&768&0xab0000&0xab0007&8&96&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_PP_RJCT_MASK&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&304&512&0xc10000&0xc10007&8&38&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_QSPM&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&344064&524288&0x7c0000&0x7c3fff&16384&21&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_REP_CMD_FIFO_OCCUPANCY_RJCT_TH&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&480&1536&0xf50000&0xf5002f&48&10&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_REP_CMD_FIFO_SRAM_RSRC_RJCT_TH&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2400&3072&0xf60000&0xf6002f&48&50&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_SCH_HCM&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&160&1024&0xe00000&0xe0001f&32&5&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_SMOOTH_DIVISION&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&90112&131072&0xf00000&0xf00fff&4096&22&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_SNIF_ACTION_TABLE&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4800&6144&0xe20000&0xe2001f&32&50&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_SNIF_TM_TABLE&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&44064&46080&0xe50000&0xe5001f&32&459&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_STACK_FEC_RESOLVE&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&11264&32768&0xf20000&0xf203ff&1024&11&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_STACK_TRUNK_RESOLVE&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&98304&131072&0xf30000&0xf30fff&4096&24&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_STAT_SCRB_TH&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&624&1024&0xe10000&0xe1000f&16&39&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_STD_UPDT_PEND_FIFO&CGM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&30208&0&0x1030000&0x10301ff&512&59&ECC protected&&No Action&No Action&&#13;&#10;CGM_SYS_RED_QSIZE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&212992&0&0x7d0000&0x7d07ff&2048&104&ECC protected&&No Action&No Action&&#13;&#10;CGM_SYS_RED_QSIZE_RANGES&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&23680&24576&0x7f0000&0x7f003f&64&370&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_SYS_RED_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&13312&16384&0x7e0000&0x7e00ff&256&52&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_TELEMETRY_QSIZE_RANGES&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&11328&12288&0xf70000&0xf7003f&64&177&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_TRAFFIC_CLASS_MAPPING&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&216&2304&0xf10000&0xf10047&72&3&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_TX_CMD_UPDT_PEND_FIFO&CGM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&7552&0&0x1020000&0x102007f&128&59&ECC protected&&No Action&No Action&&#13;&#10;CGM_VOQ_CNI_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&7808&8192&0xcb0000&0xcb003f&64&122&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VOQ_CNI_STATUS&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&79872&0&0xdb0000&0xdb07ff&2048&39&ECC protected&&No Action&No Action&&#13;&#10;CGM_VOQ_CONGESTION_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&7616&8192&0x860000&0x86003f&64&119&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VOQ_DRAM_BLOCK_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1600&2048&0x1090000&0x109003f&64&25&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VOQ_DRAM_BOUND_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&9792&10240&0x880000&0x88003f&64&153&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VOQ_DRAM_RECOVERY_CACHE_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&3520&4096&0x8c0000&0x8c003f&64&55&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VOQ_DRAM_RECOVERY_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&11328&12288&0x8a0000&0x8a003f&64&177&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VOQ_GRNTD_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&3584&4096&0x820000&0x82003f&64&56&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VOQ_GRNTD_RJCT_MASK&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&304&512&0xc00000&0xc00007&8&38&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VOQ_HEADER_COMPENSATION&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&256&1024&0xdd0000&0xdd001f&32&8&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VOQ_LATENCY_RANGES&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&7456&8192&0x10b0000&0x10b001f&32&233&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VOQ_LATENCY_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&28928&32768&0x1080000&0x10800ff&256&113&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VOQ_PROFILES&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&966656&1048576&0x400000&0x403fff&16384&59&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VOQ_SHRD_FR_RJCT_TH&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&784&1024&0xc40000&0xc40007&8&98&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VOQ_SRAM_BUFFERS_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&8960&16384&0x840000&0x8400ff&256&35&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VOQ_SRAM_DRAM_ONLY_MODE&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&2048&0xca0000&0xca003f&64&2&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VOQ_SRAM_PDS_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&9472&16384&0x850000&0x8500ff&256&37&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VOQ_STATE_MEM&CGM&TRUE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&7536640&0&0x200000&0x20ffff&65536&115&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VOQ_VSQS_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&638976&1048576&0x500000&0x503fff&16384&39&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VOQ_WORDS_AVRG_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&320&2048&0x870000&0x87003f&64&5&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VOQ_WORDS_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&39168&40960&0x830000&0x8300ff&256&153&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VSQA_FC_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&456&512&0xae0000&0xae0003&4&114&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQA_MAX_SIZE_MEM&CGM&TRUE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&276&0&0xb50000&0xb50003&4&69&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQA_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&8&128&0x600000&0x600003&4&2&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQA_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&1024&1024&0xa00000&0xa0000f&16&64&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VSQA_SRAM_BUFFERS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&96&0&0x8e0000&0x8e0003&4&24&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQA_SRAM_PDS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&68&0&0x8f0000&0x8f0003&4&17&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQA_WORDS_AVRG_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&20&128&0x750000&0x750003&4&5&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQA_WORDS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&224&0&0x8d0000&0x8d0003&4&56&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQA_WRED_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&1584&2048&0x9f0000&0x9f000f&16&99&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VSQB_FC_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1824&2048&0xaf0000&0xaf000f&16&114&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQB_MAX_SIZE_MEM&CGM&TRUE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2208&0&0xb70000&0xb7001f&32&69&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQB_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&1024&0x700000&0x70001f&32&4&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQB_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&4096&4096&0xa20000&0xa2003f&64&64&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VSQB_SRAM_BUFFERS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&768&0&0x910000&0x91001f&32&24&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQB_SRAM_PDS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&544&0&0x920000&0x92001f&32&17&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQB_WORDS_AVRG_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&80&512&0x760000&0x76000f&16&5&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQB_WORDS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&1792&0&0x900000&0x90001f&32&56&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQB_WRED_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&6336&8192&0xa10000&0xa1003f&64&99&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VSQC_FC_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1824&2048&0xb00000&0xb0000f&16&114&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQC_MAX_SIZE_MEM&CGM&TRUE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&8832&0&0xb90000&0xb9007f&128&69&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQC_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&4096&0x710000&0x71007f&128&4&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQC_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&4096&4096&0xa40000&0xa4003f&64&64&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VSQC_SRAM_BUFFERS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&3072&0&0x940000&0x94007f&128&24&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQC_SRAM_PDS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2176&0&0x950000&0x95007f&128&17&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQC_WORDS_AVRG_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&80&512&0x770000&0x77000f&16&5&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQC_WORDS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&8064&0&0x930000&0x93007f&128&63&ECC protected&&No Action&No Action&&#13;&#10;CGM_VSQC_WRED_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&6336&8192&0xa30000&0xa3003f&64&99&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VSQD_FC_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1824&2048&0xb10000&0xb1000f&16&114&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQD_MAX_SIZE_MEM&CGM&TRUE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&17664&0&0xbb0000&0xbb00ff&256&69&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQD_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1024&8192&0x720000&0x7200ff&256&4&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQD_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&4096&4096&0xa60000&0xa6003f&64&64&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VSQD_SRAM_BUFFERS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&7680&0&0x970000&0x9700ff&256&30&ECC protected&&No Action&No Action&&#13;&#10;CGM_VSQD_SRAM_PDS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&5888&0&0x980000&0x9800ff&256&23&ECC protected&&No Action&No Action&&#13;&#10;CGM_VSQD_WORDS_AVRG_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&80&512&0x780000&0x78000f&16&5&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQD_WORDS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&16128&0&0x960000&0x9600ff&256&63&ECC protected&&No Action&No Action&&#13;&#10;CGM_VSQD_WRED_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&6336&8192&0xa50000&0xa5003f&64&99&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VSQE_FC_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3648&4096&0xb20000&0xb2001f&32&114&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQE_MAX_SIZE_MEM&CGM&TRUE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&8832&0&0xbd0000&0xbd007f&128&69&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQE_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&256&2048&0x730000&0x73003f&64&4&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQE_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&23040&24576&0xa80000&0xa8007f&128&180&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VSQE_SRAM_BUFFERS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&10240&0&0x9a0000&0x9a007f&128&80&ECC protected&&No Action&No Action&&#13;&#10;CGM_VSQE_SRAM_PDS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&7424&0&0x9b0000&0x9b007f&128&58&ECC protected&&No Action&No Action&&#13;&#10;CGM_VSQE_WORDS_AVRG_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&80&512&0x790000&0x79000f&16&5&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQE_WORDS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&15360&0&0x990000&0x99007f&128&120&ECC protected&&No Action&No Action&&#13;&#10;CGM_VSQE_WRED_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&12672&16384&0xa70000&0xa7007f&128&99&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VSQF_FC_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2944&3072&0xb30000&0xb3000f&16&184&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQF_MAX_SIZE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&30184&0&0xbe0000&0xbe0187&392&77&ECC protected&&No Action&No Action&&#13;&#10;CGM_VSQF_MAX_SIZE_MEM&CGM&TRUE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&27048&0&0xbf0000&0xbf0187&392&69&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQF_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1568&12544&0x740000&0x740187&392&4&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQF_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&20288&20480&0xaa0000&0xaa003f&64&317&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VSQF_SRAM_BUFFERS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&40768&0&0x9d0000&0x9d0187&392&104&ECC protected&&No Action&No Action&&#13;&#10;CGM_VSQF_SRAM_PDS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&29792&0&0x9e0000&0x9e0187&392&76&ECC protected&&No Action&No Action&&#13;&#10;CGM_VSQF_WORDS_AVRG_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&80&512&0x7a0000&0x7a000f&16&5&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQF_WORDS_STATE&CGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&47040&0&0x9c0000&0x9c0187&392&120&ECC protected&&No Action&No Action&&#13;&#10;CGM_VSQF_WRED_RJCT_PRMS&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&6336&8192&0xa90000&0xa9003f&64&99&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;CGM_VSQ_GRNTD_RJCT_MASK&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&304&512&0xc30000&0xc30007&8&38&Un-protected RegArray, No Action&&&&&#13;&#10;CGM_VSQ_SHRD_FR_RJCT_TH&CGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&912&1024&0xc50000&0xc50007&8&114&Un-protected RegArray, No Action&&&&&#13;&#10;CRPS_CRPS_DMA_PRE_READ_MEM&CRPS&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&61440&0&0x6c00&0x6cff&256&120&ECC protected&&No Action&No Action&&#13;&#10;CRPS_CRPS_EXPANSION_MAP_A_MEM&CRPS&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&90112&0&0x8000&0x83ff&1024&11&ECC protected&&No Action&No Action&&#13;&#10;CRPS_CRPS_EXPANSION_MAP_B_MEM&CRPS&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&90112&0&0x18000&0x183ff&1024&11&ECC protected&&No Action&No Action&&#13;&#10;CRPS_CRPS_EXPANSION_MAP_C_MEM&CRPS&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&67584&0&0x28000&0x283ff&1024&11&ECC protected&&No Action&No Action&&#13;&#10;CRPS_CRPS_OVTH_MEM_A&CRPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&70144&0&0x0&0x3f&64&137&ECC protected&&No Action&No Action&&#13;&#10;CRPS_CRPS_OVTH_MEM_B&CRPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&140288&0&0x1000&0x107f&128&137&ECC protected&&No Action&No Action&&#13;&#10;CRPS_CRPS_OVTH_MEM_C&CRPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&210432&0&0x3000&0x30ff&256&137&ECC protected&&No Action&No Action&&#13;&#10;CRPS_CRPS_TYPE_MAP_MEM&CRPS&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Medium&&1760&0&0x6000&0x6003&4&20&Un-protected RegArray, No Action&&&&&#13;&#10;DDHA_MACRO_0_ABK_BANK_A&DDHA&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&369098752&0&0x800000&0xbfffff&4194304&44&Un-protected RegArray, No Action&&&&&#13;&#10;DDHA_MACRO_0_ABK_BANK_B&DDHA&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&369098752&0&0x1000000&0x13fffff&4194304&44&Un-protected RegArray, No Action&&&&&#13;&#10;DDHA_MACRO_0_ENTRY_BANK&DDHA&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&268435456&0&0x0&0x3fffff&4194304&544&Un-protected RegArray, No Action&&&&&#13;&#10;DDHA_MACRO_0_PHYSICAL_ABK_BANK&DDHA&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&DDHA_MACRO_0_ENTRY_BANK&268435456&0&0x0&0x3fffff&4194304&544&Alias, No Action&&&&&#13;&#10;DDHA_MACRO_0_PHYSICAL_ENTRY_BANK&DDHA&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&DDHA_MACRO_0_ENTRY_BANK&268435456&0&0x0&0x3fffff&4194304&544&Alias, No Action&&&&&#13;&#10;DDHA_MACRO_1_ABK_BANK_A&DDHA&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&369098752&0&0x2800000&0x2bfffff&4194304&44&Un-protected RegArray, No Action&&&&&#13;&#10;DDHA_MACRO_1_ABK_BANK_B&DDHA&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&369098752&0&0x3000000&0x33fffff&4194304&44&Un-protected RegArray, No Action&&&&&#13;&#10;DDHA_MACRO_1_ENTRY_BANK&DDHA&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&268435456&0&0x2000000&0x23fffff&4194304&544&Un-protected RegArray, No Action&&&&&#13;&#10;DDHA_MACRO_1_PHYSICAL_ABK_BANK&DDHA&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&DDHA_MACRO_1_ENTRY_BANK&268435456&0&0x2000000&0x23fffff&4194304&544&Alias, No Action&&&&&#13;&#10;DDHA_MACRO_1_PHYSICAL_ENTRY_BANK&DDHA&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&DDHA_MACRO_1_ENTRY_BANK&268435456&0&0x2000000&0x23fffff&4194304&544&Alias, No Action&&&&&#13;&#10;DDHA_MEM_1800000&DDHA&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&8192&8192&0x1800000&0x180001f&32&32&Un-protected RegArray, No Action&&&&&#13;&#10;DDHA_MEM_3800000&DDHA&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&8192&8192&0x3800000&0x380001f&32&32&Un-protected RegArray, No Action&&&&&#13;&#10;DDHB_MACRO_0_ABK_BANK_A&DDHB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&184549376&0&0x400000&0x5fffff&2097152&44&Un-protected RegArray, No Action&&&&&#13;&#10;DDHB_MACRO_0_ABK_BANK_B&DDHB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&184549376&0&0x800000&0x9fffff&2097152&44&Un-protected RegArray, No Action&&&&&#13;&#10;DDHB_MACRO_0_ENTRY_BANK&DDHB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&-2013265920&0&0x0&0x1fffff&2097152&544&Un-protected RegArray, No Action&&&&&#13;&#10;DDHB_MACRO_0_PHYSICAL_ABK_BANK&DDHB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&DDHB_MACRO_0_ENTRY_BANK&-2013265920&0&0x0&0x1fffff&2097152&544&Alias, No Action&&&&&#13;&#10;DDHB_MACRO_0_PHYSICAL_ENTRY_BANK&DDHB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&DDHB_MACRO_0_ENTRY_BANK&-2013265920&0&0x0&0x1fffff&2097152&544&Alias, No Action&&&&&#13;&#10;DDHB_MACRO_1_ABK_BANK_A&DDHB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&184549376&0&0x2400000&0x25fffff&2097152&44&Un-protected RegArray, No Action&&&&&#13;&#10;DDHB_MACRO_1_ABK_BANK_B&DDHB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&184549376&0&0x2800000&0x29fffff&2097152&44&Un-protected RegArray, No Action&&&&&#13;&#10;DDHB_MACRO_1_ENTRY_BANK&DDHB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&-2013265920&0&0x2000000&0x21fffff&2097152&544&Un-protected RegArray, No Action&&&&&#13;&#10;DDHB_MACRO_1_PHYSICAL_ABK_BANK&DDHB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&DDHB_MACRO_1_ENTRY_BANK&-2013265920&0&0x2000000&0x21fffff&2097152&544&Alias, No Action&&&&&#13;&#10;DDHB_MACRO_1_PHYSICAL_ENTRY_BANK&DDHB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&DDHB_MACRO_1_ENTRY_BANK&-2013265920&0&0x2000000&0x21fffff&2097152&544&Alias, No Action&&&&&#13;&#10;DDHB_MEM_2C00000&DDHB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&8192&8192&0x2c00000&0x2c0001f&32&32&Un-protected RegArray, No Action&&&&&#13;&#10;DDHB_MEM_C00000&DDHB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&8192&8192&0xc00000&0xc0001f&32&32&Un-protected RegArray, No Action&&&&&#13;&#10;DDP_BEC_WAIT_FIF&DDP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&134464&0&0x2200&0x223f&64&2101&ECC protected&&No Action&No Action&&#13;&#10;DDP_BTC_IPT_RXI&DDP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&11392&0&0x2000&0x207f&128&89&ECC protected&&No Action&No Action&&#13;&#10;DDP_BTC_MMU_RXI_MEM&DDP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&268672&0&0x2100&0x217f&128&2099&ECC protected&&No Action&No Action&&#13;&#10;DDP_DBDF&DDP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&364544&0&0x1000&0x1fff&4096&89&ECC protected&&No Action&SOFT_RESET&&#13;&#10;DDP_ITE_DRAM_PEF&DDP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&55360&0&0x21c0&0x21ff&64&865&ECC protected&&No Action&No Action&&#13;&#10;DDP_ITE_DRAM_WDF&DDP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&271616&0&0x2180&0x21bf&64&4244&ECC protected&&No Action&No Action&&#13;&#10;DDP_PKP_RX_CFIF&DDP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&3264&0&0x0&0x1f&32&102&ECC protected&&No Action&SOFT_RESET&&#13;&#10;DDP_PKP_RX_DFIF&DDP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&133920&0&0x20&0x3f&32&4185&ECC protected&&No Action&No Action&&#13;&#10;DDP_PKUP_RX_DFIF&DDP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&16776&0&0x2080&0x2087&8&2097&ECC protected&&No Action&No Action&&#13;&#10;DHC_MACRO_ABK_BANK_A&DHC&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&369098752&0&0x800000&0xbfffff&4194304&44&Un-protected RegArray, No Action&&&&&#13;&#10;DHC_MACRO_ABK_BANK_B&DHC&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&369098752&0&0x1000000&0x13fffff&4194304&44&Un-protected RegArray, No Action&&&&&#13;&#10;DHC_MACRO_ENTRY_BANK&DHC&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&268435456&0&0x0&0x3fffff&4194304&544&Un-protected RegArray, No Action&&&&&#13;&#10;DHC_MACRO_PHYSICAL_ABK_BANK&DHC&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&DHC_MACRO_ENTRY_BANK&268435456&0&0x0&0x3fffff&4194304&544&Alias, No Action&&&&&#13;&#10;DHC_MACRO_PHYSICAL_ENTRY_BANK&DHC&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&DHC_MACRO_ENTRY_BANK&268435456&0&0x0&0x3fffff&4194304&544&Alias, No Action&&&&&#13;&#10;DHC_MEM_1800000&DHC&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&8192&8192&0x1800000&0x180001f&32&32&Un-protected RegArray, No Action&&&&&#13;&#10;DQM_AUTO_DOC_NAME_37&DQM&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Medium&&19200&0&0x0&0xff&256&75&Un-protected RegArray, No Action&&&&&#13;&#10;DQM_AUTO_DOC_NAME_47&DQM&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Medium&&6912&0&0x400000&0x4000ff&256&27&Un-protected RegArray, No Action&&&&&#13;&#10;DQM_AUTO_DOC_NAME_51&DQM&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&3014656&0&0x800000&0x81ffff&131072&23&Un-protected RegArray, No Action&&&&&#13;&#10;DQM_AUTO_DOC_NAME_57&DQM&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&3145728&0&0x1000000&0x100ffff&65536&48&Un-protected RegArray, No Action&&&&&#13;&#10;DQM_AUTO_DOC_NAME_62&DQM&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Medium&&11776&0&0x1400000&0x14001ff&512&23&Un-protected RegArray, No Action&&&&&#13;&#10;DQM_AUTO_DOC_NAME_65&DQM&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&3840&0&0x1800000&0x180001f&32&120&Un-protected RegArray, No Action&&&&&#13;&#10;DQM_BDM&DQM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Medium&&17825792&0&0xc00000&0xcfffff&1048576&17&Un-protected RegArray, No Action&&&&&#13;&#10;ECGM_FDCM&ECGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&5632&0&0xb0000&0xb00ff&256&22&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ECGM_FDCMAX&ECGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&5632&0&0xc0000&0xc00ff&256&22&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ECGM_FDCT_TABLE&ECGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1376&1536&0xa0000&0xa000f&16&86&Un-protected RegArray, No Action&&&&&#13;&#10;ECGM_FQSM&ECGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&7168&0&0x100000&0x1000ff&256&28&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ECGM_FQSMAX&ECGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&7168&0&0x110000&0x1100ff&256&28&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ECGM_PDCM&ECGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&22528&0&0x20000&0x203ff&1024&22&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ECGM_PDCMAX&ECGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&22528&0&0x30000&0x303ff&1024&22&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ECGM_PDCT_TABLE&ECGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1408&1536&0x10000&0x1000f&16&88&Un-protected RegArray, No Action&&&&&#13;&#10;ECGM_PQSM&ECGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&28672&0&0x50000&0x503ff&1024&28&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ECGM_PQSMAX&ECGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&28672&0&0x60000&0x603ff&1024&28&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ECGM_PQST_TABLE&ECGM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1136&1536&0x40000&0x4000f&16&71&Un-protected RegArray, No Action&&&&&#13;&#10;ECGM_QDCM&ECGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&22528&0&0x80000&0x803ff&1024&22&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ECGM_QDCMAX&ECGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&22528&0&0x90000&0x903ff&1024&22&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ECGM_QDCT_TABLE&ECGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&30336&32768&0x70000&0x7007f&128&237&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ECGM_QQSM&ECGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&28672&0&0xe0000&0xe03ff&1024&28&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ECGM_QQSMAX&ECGM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&28672&0&0xf0000&0xf03ff&1024&28&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ECGM_QQST_TABLE&ECGM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&18688&20480&0xd0000&0xd007f&128&146&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ECI_ECI_PIR_RXI_MEM&ECI&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&23808&0&0x100&0x17f&128&93&ECC protected&&No Action&No Action&&#13;&#10;ECI_PKT_SRC_TO_CHANNEL_MAP&ECI&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1024&4096&0x80&0xff&128&8&Un-protected RegArray, No Action&&&&&#13;&#10;ECI_RESERVED_48&ECI&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&79872&0&0x800&0xfff&2048&39&ECC protected&&No Action&No Action&&#13;&#10;ECI_SAM_CTRL&ECI&FALSE&TRUE&FALSE&FALSE&FALSE&TRUE&none&&Severe&&640&0&0x0&0x0&1&640&Un-protected RegArray, No Action&&&&&#13;&#10;EDB_DBF_BANK&EDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&50331648&0&0x0&0x3ff&1024&256&ECC protected&&No Action&No Action&&#13;&#10;EDB_DBF_LSB_BANK&EDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&1720320&0&0x3000000&0x30003ff&1024&70&ECC protected&&No Action&No Action&&#13;&#10;EDB_FBM&EDB&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&29952&0&0x30c0000&0x30c001f&32&39&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPNI_ACM&EPNI&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&11136&0&0x10000&0x1007f&128&87&ECC protected&&No Action&No Action&&#13;&#10;EPNI_ALIGNER_MIRR_QP_TO_CHANNEL_MAP&EPNI&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&6656&16384&0x50000&0x501ff&512&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;EPNI_ALIGNER_QP_TO_CHANNEL_MAP&EPNI&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&6656&16384&0x40000&0x401ff&512&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;EPNI_ALIGNER_QP_TO_CMIC_MAP&EPNI&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&10240&16384&0x30000&0x301ff&512&20&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;EPNI_ASM&EPNI&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&100864&0&0x20000&0x2007f&128&788&ECC protected&&No Action&No Action&&#13;&#10;EPNI_EVENTORM&EPNI&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&119900&0&0x240000&0x240015&22&545&ECC protected&&No Action&No Action&&#13;&#10;EPNI_IFC_2_NIF_PORT_MAP&EPNI&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&1984&2048&0x2e0000&0x2e003f&64&31&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;EPNI_OAMM&EPNI&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&348800&0&0x1a0000&0x1a003f&64&545&ECC protected&&No Action&No Action&&#13;&#10;EPNI_OLPM&EPNI&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&119900&0&0x100000&0x100015&22&545&ECC protected&&No Action&No Action&&#13;&#10;EPNI_SATM&EPNI&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&1395200&0&0x60000&0x600ff&256&545&ECC protected&&No Action&No Action&&#13;&#10;EPRE_CPUM&EPRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&348800&0&0xd0000&0xd003f&64&545&ECC protected&&No Action&No Action&&#13;&#10;EPRE_HPMM&EPRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&383680&0&0x240000&0x24003f&64&545&ECC protected&&No Action&No Action&&#13;&#10;EPRE_HPM_SEG_SIZE_A&EPRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&15136&0&0x2f0000&0x2f015f&352&43&ECC protected&&No Action&No Action&&#13;&#10;EPRE_HPM_SEG_SIZE_B&EPRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&15136&0&0x300000&0x30015f&352&43&ECC protected&&No Action&No Action&&#13;&#10;EPRE_LMM&EPRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&383680&0&0x170000&0x17003f&64&545&ECC protected&&No Action&No Action&&#13;&#10;EPRE_LMM_SEG_SIZE_A&EPRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&15136&0&0x220000&0x22015f&352&43&ECC protected&&No Action&No Action&&#13;&#10;EPRE_LMM_SEG_SIZE_B&EPRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&15136&0&0x230000&0x23015f&352&43&ECC protected&&No Action&No Action&&#13;&#10;EPRE_RCYM&EPRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&3836800&0&0x10000&0x102bf&704&545&ECC protected&&No Action&No Action&&#13;&#10;EPRE_RCY_SEG_SIZE_A&EPRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&91520&0&0xb0000&0xb0dbf&3520&26&ECC protected&&No Action&No Action&&#13;&#10;EPRE_RCY_SEG_SIZE_B&EPRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&91520&0&0xc0000&0xc0dbf&3520&26&ECC protected&&No Action&No Action&&#13;&#10;EPS_CAL_CAL_INDX_MUX&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&5632&16384&0x80000&0x801ff&512&11&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;EPS_DPM&EPS&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&32256&0&0x50000&0x501ff&512&63&ECC protected&&No Action&No Action&&#13;&#10;EPS_DPM_8P_DEQ&EPS&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&14912&0&0x60000&0x6003f&64&233&ECC protected&&No Action&No Action&&#13;&#10;EPS_DPM_8P_SCH&EPS&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&14912&0&0x70000&0x7003f&64&233&ECC protected&&No Action&No Action&&#13;&#10;EPS_DWM&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&11264&16384&0x30000&0x301ff&512&22&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;EPS_DWM_8P&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4608&6144&0x40000&0x4003f&64&72&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;EPS_EPS_PRIO_MAP&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1536&2048&0x1e0000&0x1e003f&64&24&Un-protected RegArray, No Action&&&&&#13;&#10;EPS_HEADR_CMPNS_CAL_HP_CBM&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&2304&0&0x190000&0x19003f&64&36&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_HEADR_CMPNS_CAL_LP_CBM&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&2304&0&0x1a0000&0x1a003f&64&36&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_HEADR_CMPNS_OTM_HIGH_CBM&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&18432&0&0x150000&0x1501ff&512&36&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_HEADR_CMPNS_OTM_LOW_CBM&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&18432&0&0x160000&0x1601ff&512&36&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_HEADR_CMPNS_QP_CBM&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&17408&0&0x170000&0x1701ff&512&34&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_HEADR_CMPNS_TCG_CBM&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&17408&0&0x180000&0x1801ff&512&34&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_HEADR_CMPNS_WFQ_CAST_CBM&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&24576&0&0x1c0000&0x1c03ff&1024&24&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_HEADR_CMPNS_WFQ_TCG_CBM&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&12288&0&0x1b0000&0x1b01ff&512&24&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_IFC_CFG&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3264&4096&0x260000&0x26001f&32&102&Un-protected RegArray, No Action&&&&&#13;&#10;EPS_IFC_CFG_2&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3264&4096&0x270000&0x27001f&32&102&Un-protected RegArray, No Action&&&&&#13;&#10;EPS_OTM_CALENDAR_CRDT_TABLE&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&7552&8192&0x90000&0x9007f&128&59&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;EPS_OTM_CFG&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2816&8192&0x220000&0x2200ff&256&11&Un-protected RegArray, No Action&&&&&#13;&#10;EPS_OTM_CFG_2&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2816&8192&0x230000&0x2300ff&256&11&Un-protected RegArray, No Action&&&&&#13;&#10;EPS_OTM_HIGH_CAL_CRDT_BALANCE&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&2368&0&0xa0000&0xa003f&64&37&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_OTM_HIGH_CRDT_BALANCE&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&18944&0&0xf0000&0xf01ff&512&37&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_OTM_HP_CRDT_TABLE&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&75776&98304&0xc0000&0xc03ff&1024&74&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;EPS_OTM_HP_PPC_DB&EPS&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&34048&0&0x10000&0x1003f&64&532&ECC protected&&No Action&No Action&&#13;&#10;EPS_OTM_LOW_CAL_CRDT_BALANCE&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&2368&0&0xb0000&0xb003f&64&37&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_OTM_LOW_CRDT_BALANCE&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&18944&0&0x100000&0x1001ff&512&37&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_OTM_LP_CRDT_TABLE&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&75776&98304&0xd0000&0xd03ff&1024&74&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;EPS_OTM_LP_PPC_DB&EPS&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&34048&0&0x20000&0x2003f&64&532&ECC protected&&No Action&No Action&&#13;&#10;EPS_OTM_SHAPER_LENGTH&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1152&2048&0x1f0000&0x1f003f&64&18&Un-protected RegArray, No Action&&&&&#13;&#10;EPS_OTM_TOTAL_CRDT_BALANCE&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&18944&0&0xe0000&0xe01ff&512&37&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_PQP_NIF_PORT_MUX&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3072&16384&0x1d0000&0x1d01ff&512&6&Un-protected RegArray, No Action&&&&&#13;&#10;EPS_QP_CBM&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&17920&0&0x120000&0x1201ff&512&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_QP_CFG&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3072&8192&0x200000&0x2000ff&256&12&Un-protected RegArray, No Action&&&&&#13;&#10;EPS_QP_CFG_2&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3072&8192&0x210000&0x2100ff&256&12&Un-protected RegArray, No Action&&&&&#13;&#10;EPS_QP_CREDIT_TABLE&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&71680&98304&0x110000&0x1103ff&1024&70&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;EPS_TCG_CBM&EPS&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&17920&0&0x140000&0x1401ff&512&35&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EPS_TCG_CFG&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&768&8192&0x240000&0x2400ff&256&3&Un-protected RegArray, No Action&&&&&#13;&#10;EPS_TCG_CFG_2&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&768&8192&0x250000&0x2500ff&256&3&Un-protected RegArray, No Action&&&&&#13;&#10;EPS_TCG_CREDIT_TABLE&EPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&71680&98304&0x130000&0x1303ff&1024&70&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ERPP_ACCEPTABLE_FRAME_TYPE_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&256&8192&0x2f30000&0x2f300ff&256&1&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_CFG_ENABLE_FILTER_PER_FWD_CONTEXT&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Severe&&1280&2048&0x2f80000&0x2f8003f&64&20&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_CFG_ENABLE_FILTER_PER_OUTLIF_PROFILE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Severe&&320&512&0x2f90000&0x2f9000f&16&20&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_CFG_ENABLE_FILTER_PER_PORT_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&6656&8192&0x2fa0000&0x2fa00ff&256&26&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ERPP_CFG_FHEI_UPPER_LAYER_TYPE_MAP&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&160&1024&0x2eb0000&0x2eb001f&32&5&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_CFG_INLIF_DP_PROFILE_MAP&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1024&8192&0x2ea0000&0x2ea00ff&256&4&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_CFG_INLIF_PROFILE_MAPPED_IN_JERICHO_MODE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&2048&0x2ec0000&0x2ec003f&64&8&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_CFG_INLIF_SELECTED&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&8&128&0x2ef0000&0x2ef0003&4&2&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_CFG_MAPPING_FWD_CONTEXT&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Severe&&576&2048&0x2f50000&0x2f5003f&64&9&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_CFG_MAPPING_INLIF_PROFILE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Severe&&1280&8192&0x2f40000&0x2f400ff&256&5&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_CFG_MAPPING_OUTLIF_PROFILE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Severe&&256&512&0x2f60000&0x2f6000f&16&16&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_CFG_MTU&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&896&2048&0x2ed0000&0x2ed003f&64&14&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_CFG_OUTLIF_SELECTED&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&56&256&0x2ee0000&0x2ee0007&8&7&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_CFG_SAME_INTERFACE_FILTER&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Severe&&1024&1024&0x2f70000&0x2f7001f&32&32&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_COUNTER_0_TYPE_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&16&256&0x2fd0000&0x2fd0007&8&2&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_COUNTER_1_TYPE_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&16&256&0x2fe0000&0x2fe0007&8&2&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_DSP_IN_LAG_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&159744&262144&0x2e70000&0x2e70fff&4096&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ERPP_EFES_ACTION_MASK&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1536&1536&0x3210000&0x3210003&4&32&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_EGRESS_MCDB_FORMAT_CFG&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2304&4096&0x3330000&0x333003f&64&36&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_EPMFCS_ACTION&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&768&4096&0x3430000&0x343007f&128&6&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_EPMFCS_TCAM_BANK&ERPP&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&77056&0&0x3400000&0x34000ff&256&301&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_EPMFCS_TCAM_BANK_COMMAND&ERPP&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&ERPP_EPMFCS_TCAM_BANK&77056&0&0x3400000&0x34000ff&256&301&Alias, No Action&&&&&#13;&#10;ERPP_EPMFCS_TCAM_BANK_REPLY&ERPP&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&ERPP_EPMFCS_TCAM_BANK&77056&0&0x3400000&0x34000ff&256&301&Alias, No Action&&&&&#13;&#10;ERPP_EPMFCS_TCAM_ENTRY_PROTECTION&ERPP&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2304&0&0x3410000&0x34100ff&256&9&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_EPMFCS_TCAM_HIT_INDICATION&ERPP&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&128&0&0x3420000&0x342000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_FES_2ND_INSTRUCTION&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&43008&49152&0x3040000&0x304007f&128&28&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ERPP_FHEI_MPLS_UPPER_LAYER_PROTOCOL_TO_PES_MAPPING_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&160&1024&0x7c0000&0x7c001f&32&5&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_FIFO_DSP_1&ERPP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&23000&0&0x31e0000&0x31e005b&92&250&ECC protected&&No Action&No Action&&#13;&#10;ERPP_FIFO_EXEM&ERPP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&6808&0&0x3200000&0x320005b&92&74&ECC protected&&No Action&No Action&&#13;&#10;ERPP_FIFO_TCAM_PASS_1&ERPP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&12880&0&0x31f0000&0x31f005b&92&140&ECC protected&&No Action&No Action&&#13;&#10;ERPP_FORWARD_ACTION_PROFILE_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1328&1536&0x2fb0000&0x2fb0007&8&166&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_FORWARD_CONTEXT_METADATA_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&256&2048&0x2ff0000&0x2ff003f&64&4&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_FWD_CONTEXT_SELECTION_CAM&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4544&6144&0x2f20000&0x2f2003f&64&71&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_INITIAL_ACTIONS_FIFO&ERPP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&7424&0&0x31d0000&0x31d007f&128&58&PARITY protected&No Action&&&&#13;&#10;ERPP_IVEC_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2560&4096&0x2f10000&0x2f1007f&128&20&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_LIF_EXTENSION_FORMAT_CFG&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&472&512&0xdd0000&0xdd0007&8&59&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_L_4_OPS&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1536&1536&0x32d0000&0x32d0017&24&64&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_MEM_1500000&ERPP&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&19456&20480&0x1500000&0x150001f&32&152&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ERPP_MEM_15F0000&ERPP&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&3072&16384&0x15f0000&0x15f007f&128&6&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_MEM_16E0000&ERPP&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&10176&12288&0x16e0000&0x16e002f&48&53&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_MEM_17D0000&ERPP&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&2304&6144&0x17d0000&0x17d002f&48&12&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_MEM_18C0000&ERPP&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&6720&12288&0x18c0000&0x18c002f&48&35&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_MEM_7E0000&ERPP&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&38912&40960&0x7e0000&0x7e001f&32&152&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ERPP_MEM_8D0000&ERPP&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&6144&32768&0x8d0000&0x8d007f&128&6&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_MEM_9C0000&ERPP&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&20352&24576&0x9c0000&0x9c002f&48&53&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_MEM_AB0000&ERPP&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&4608&12288&0xab0000&0xab002f&48&12&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_MEM_BA0000&ERPP&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&13440&24576&0xba0000&0xba002f&48&35&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_MEM_F000000&ERPP&FALSE&FALSE&TRUE&FALSE&FALSE&TRUE&none&&Medium&&294912&0&0xf000000&0xf0000ff&256&1152&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_NETWORK_HEADERS_FIFO&ERPP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&4824&0&0x790000&0x790023&36&134&PARITY protected&No Action&&&&#13;&#10;ERPP_OUTLIF_PROFILE_TO_COUNTER_PROFILE_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&96&512&0x2fc0000&0x2fc000f&16&6&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_PARSING_START_TYPE_MAPPING_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&160&1024&0x7b0000&0x7b001f&32&5&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_PCP_DEI_DP_MAPPING_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1024&8192&0x2f00000&0x2f000ff&256&4&Un-protected RegArray, No Action&&&&&#13;&#10;ERPP_PER_PORT_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&39168&40960&0x2e60000&0x2e600ff&256&153&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ERPP_PMF_FES_PROGRAM&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&7424&8192&0x3030000&0x303003f&64&116&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ERPP_PMF_KBR_PASS&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&5504&6144&0x3020000&0x302003f&64&86&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ERPP_PMF_PASS_KEY_GEN&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&37824&38912&0x3010000&0x301003f&64&591&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ERPP_PRP_PP_DSP_PTR_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&9984&16384&0x2e40000&0x2e400ff&256&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ERPP_PRP_SAVE_NETWORK_HEADER_FIFO&ERPP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&110584&0&0x2e90000&0x2e9005b&92&1202&PARITY protected&No Action&&&&#13;&#10;ERPP_PRP_WAIT_FOR_GLEM_FIFO&ERPP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&121716&0&0x2e80000&0x2e8005b&92&1323&PARITY protected&No Action&&&&#13;&#10;ERPP_SYSTEM_HEADERS_CONTAINER_FIFO&ERPP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&53312&0&0x7a0000&0x7a003f&64&833&PARITY protected&No Action&&&&#13;&#10;ERPP_TM_DATA_BYPASS_FIFO&ERPP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&21000&0&0x3000000&0x300012b&300&70&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ERPP_TM_FIELDS_FIFO&ERPP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&4512&0&0x780000&0x78005f&96&47&PARITY protected&No Action&&&&#13;&#10;ERPP_TM_PP_DSP_PTR_TABLE&ERPP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&9984&16384&0x2e50000&0x2e500ff&256&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPA_ACCEPTABLE_FRAME_TYPE_TABLE&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&256&8192&0x2260000&0x22600ff&256&1&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_CFG_FHEI_UPPER_LAYER_TYPE_MAP&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&160&1024&0x2620000&0x262001f&32&5&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_CFG_INLIF_DP_PROFILE_MAP&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1024&8192&0x2280000&0x22800ff&256&4&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_CFG_INLIF_PROFILE_MAPPED_IN_JERICHO_MODE&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&2048&0x2240000&0x224003f&64&8&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_CFG_MAP_INGRESS_REMARK_PROFILE&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&768&8192&0x2250000&0x22500ff&256&3&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_DSP_DATA_TABLE&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&9984&16384&0x2200000&0x22000ff&256&39&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPA_EEI_MPLS_PUSH_2_EES_MAP&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&800&1024&0x22c0000&0x22c0007&8&100&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_ETPP_BYPASS_CTRL&ETPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&23712&0&0x2610000&0x261025f&608&39&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ETPPA_ETPP_BYPASS_DATA&ETPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&2568192&0&0x2600000&0x260025f&608&4224&PARITY protected&No Action&&&&#13;&#10;ETPPA_FHEI_MPLS_UPPER_LAYER_PROTOCOL_TO_PES_MAPPING_TABLE&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&160&1024&0x340000&0x34001f&32&5&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_IVEC_TABLE&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2560&4096&0x2270000&0x227007f&128&20&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_JERICHO_INGRESS_NWK_QOS_TABLE&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&13312&32768&0x22a0000&0x22a03ff&1024&13&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPA_LAYER_NWK_QOS_TABLE&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&26624&65536&0x22b0000&0x22b07ff&2048&13&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPA_LIF_EXTENSION_FORMAT_CFG&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&472&512&0xdd0000&0xdd0007&8&59&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_MEM_220000&ETPPA&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&488448&0&0x220000&0x22007f&128&3816&PARITY protected&No Action&&&&#13;&#10;ETPPA_MEM_240000&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0x240000&0x24003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPA_MEM_400000&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&38912&40960&0x400000&0x40001f&32&152&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPA_MEM_1000000&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&19456&20480&0x1000000&0x100001f&32&152&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPA_MEM_2400000&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Low&&33344&34816&0x2400000&0x240003f&64&521&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPA_MEM_10F0000&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&3072&16384&0x10f0000&0x10f007f&128&6&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_MEM_11E0000&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&10176&12288&0x11e0000&0x11e002f&48&53&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_MEM_12D0000&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&2304&6144&0x12d0000&0x12d002f&48&12&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_MEM_13C0000&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&6720&12288&0x13c0000&0x13c002f&48&35&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_MEM_4F0000&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&6144&32768&0x4f0000&0x4f007f&128&6&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_MEM_5E0000&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&20352&24576&0x5e0000&0x5e002f&48&53&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_MEM_6D0000&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&4608&12288&0x6d0000&0x6d002f&48&12&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_MEM_7C0000&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&13440&24576&0x7c0000&0x7c002f&48&35&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_MEM_F000000&ETPPA&FALSE&FALSE&TRUE&FALSE&FALSE&TRUE&none&&Medium&&294912&0&0xf000000&0xf0000ff&256&1152&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_NETWORK_HEADERS_FIFO&ETPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&4824&0&0x310000&0x310023&36&134&PARITY protected&No Action&&&&#13;&#10;ETPPA_PARSING_START_TYPE_MAPPING_TABLE&ETPPA&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&160&0&0x330000&0x33001f&32&5&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_PCP_DEI_DP_MAPPING_TABLE&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1024&8192&0x2290000&0x22900ff&256&4&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_PER_PORT_TABLE&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&21504&24576&0x2210000&0x22100ff&256&84&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPA_PRP_EES_ARR_CONFIGURATION&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4864&6144&0x2320000&0x232003f&64&76&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_PRP_EES_ARR_PREFIX_TABLE&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&512&0x2330000&0x233000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_PRP_FES_MASK_BITS_TABLE&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&512&512&0x2310000&0x2310007&8&64&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_PRP_FES_PROGRAM_TABLE&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&11328&12288&0x2300000&0x230003f&64&177&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPA_PRP_FWD_CODE_CAM&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4800&6144&0x2230000&0x223003f&64&75&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_PRP_NETWORK_HEADER_FIFO&ETPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&233664&0&0x22e0000&0x22e00bf&192&1217&PARITY protected&No Action&&&&#13;&#10;ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0x230000&0x23003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPA_PRP_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x230000&0x23003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPA_PRP_PEMA_LOAD_SELECT_CHUNK_LITERARY&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x230000&0x23003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPA_PRP_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x230000&0x23003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPA_PRP_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX&ETPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPA_PRP_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x230000&0x23003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPA_PRP_PEM_CAM&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3024&3072&0x2220000&0x222002f&48&63&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_PRP_SYSTEM_HEADER_FIFO&ETPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&179328&0&0x22d0000&0x22d00bf&192&934&PARITY protected&No Action&&&&#13;&#10;ETPPA_SYSTEM_HEADERS_CONTAINER_FIFO&ETPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&53312&0&0x320000&0x32003f&64&833&PARITY protected&No Action&&&&#13;&#10;ETPPA_TERMINATION_CONTEXT_SELECTION_CAM&ETPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&6656&8192&0x22f0000&0x22f003f&64&104&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPA_TM_FIELDS_FIFO&ETPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&4512&0&0x300000&0x30005f&96&47&PARITY protected&No Action&&&&#13;&#10;ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_0&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2080&3072&0x150000&0x15001f&32&65&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_1&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2080&3072&0x160000&0x16001f&32&65&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_2&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2080&3072&0x170000&0x17001f&32&65&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ADDITIONAL_HEADERS_PROFILE_MAP&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2560&16384&0x140000&0x1401ff&512&5&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_BIT_CRUNCHER_DOUBLE_INSTRUCTION&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_TERM_BIT_CRUNCHER_PROGRAM&39360&40960&0x1200000&0x120003f&64&615&Alias, No Action&&&&&#13;&#10;ETPPB_BIT_CRUNCHER_INSTRUCTION&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_TERM_BIT_CRUNCHER_PROGRAM&39360&40960&0x1200000&0x120003f&64&615&Alias, No Action&&&&&#13;&#10;ETPPB_CFG_ENC_MAP_PROTOCOL_QOS&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1536&8192&0xb0000&0xb00ff&256&6&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_CURRENT_NEXT_PROTOCOL_MAP&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4096&8192&0x130000&0x1300ff&256&16&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_EGRESS_MEMBERSHIP&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&2142208&2228224&0x30000&0x30fff&4096&523&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENCAPSULATION_2_CONTEXT_ENABLERS&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&4608&6144&0x1410000&0x141003f&64&72&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENCAPSULATION_2_DATA_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&10336&0&0x1440000&0x1440007&8&1292&PARITY protected&No Action&&&&#13;&#10;ETPPB_ENCAPSULATION_3_CONTEXT_ENABLERS&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&4608&6144&0x910000&0x91003f&64&72&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENCAPSULATION_3_CONTEXT_SELECTION_CAM&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4080&4352&0xc0000&0xc0043&68&60&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ENCAPSULATION_3_DATA_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&10336&0&0x940000&0x940007&8&1292&PARITY protected&No Action&&&&#13;&#10;ETPPB_ENCAPSULATION_4_CONTEXT_ENABLERS&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&4608&6144&0x1010000&0x101003f&64&72&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENCAPSULATION_4_CONTEXT_SELECTION_CAM&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4080&4352&0xd0000&0xd0043&68&60&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ENCAPSULATION_4_DATA_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&10336&0&0x1040000&0x1040007&8&1292&PARITY protected&No Action&&&&#13;&#10;ETPPB_ENCAPSULATION_5_CONTEXT_ENABLERS&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&4608&6144&0x1110000&0x111003f&64&72&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENCAPSULATION_5_CONTEXT_SELECTION_CAM&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4080&4352&0xe0000&0xe0043&68&60&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ENCAPSULATION_5_DATA_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&10336&0&0x1140000&0x1140007&8&1292&PARITY protected&No Action&&&&#13;&#10;ETPPB_ENC_1_BIT_CRUNCHER_PROGRAM&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&26496&26624&0x1220000&0x122003f&64&414&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_1_CANDIDATE_HDR_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&91080&0&0x12c0000&0x12c00e5&230&396&PARITY protected&No Action&&&&#13;&#10;ETPPB_ENC_1_CONTEXT_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&2760&0&0x12d0000&0x12d00e5&230&12&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ETPPB_ENC_2_ARR_0_FORMAT_CONFIGURATION_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&17728&18432&0x1420000&0x142003f&64&277&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_2_BIT_CRUNCHER_PROGRAM&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&26496&26624&0x1230000&0x123003f&64&414&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_2_CANDIDATE_HDR_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&87120&0&0x12e0000&0x12e00db&220&396&PARITY protected&No Action&&&&#13;&#10;ETPPB_ENC_2_CONSTANT_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&2496&4096&0x1400000&0x140003f&64&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_2_CONTEXT_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&2640&0&0x12f0000&0x12f00db&220&12&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0x1510000&0x151003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_2_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x1510000&0x151003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_ENC_2_PEMA_LOAD_SELECT_CHUNK_LITERARY&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x1510000&0x151003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_ENC_2_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x1510000&0x151003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_ENC_2_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_ENC_2_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x1510000&0x151003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_ENC_2_PREFIX_INDEX_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&512&0x1430000&0x143000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ENC_3_ARR_0_FORMAT_CONFIGURATION_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&17728&18432&0x920000&0x92003f&64&277&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_3_BIT_CRUNCHER_PROGRAM&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&26496&26624&0x1240000&0x124003f&64&414&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_3_CANDIDATE_HDR_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&83160&0&0x1300000&0x13000d1&210&396&PARITY protected&No Action&&&&#13;&#10;ETPPB_ENC_3_CONSTANT_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&2496&4096&0x900000&0x90003f&64&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_3_CONTEXT_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&2520&0&0x1310000&0x13100d1&210&12&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ETPPB_ENC_3_CONTEXT_SELECTION_PER_PORT_PROFILE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&8192&0x1d0000&0x1d00ff&256&2&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ENC_3_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&12&32&0x510000&0x510000&1&12&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ENC_3_PEMA_LOAD_SELECT_CHUNK_LITERARY&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&12&32&0x510000&0x510000&1&12&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ENC_3_PREFIX_INDEX_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&512&0x930000&0x93000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ENC_4_ARR_0_FORMAT_CONFIGURATION_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&17728&18432&0x1020000&0x102003f&64&277&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_4_BIT_CRUNCHER_PROGRAM&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&26496&26624&0x1250000&0x125003f&64&414&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_4_CANDIDATE_HDR_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&79200&0&0x1320000&0x13200c7&200&396&PARITY protected&No Action&&&&#13;&#10;ETPPB_ENC_4_CONSTANT_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&2496&4096&0x1000000&0x100003f&64&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_4_CONTEXT_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&2400&0&0x1330000&0x13300c7&200&12&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ETPPB_ENC_4_CONTEXT_SELECTION_PER_PORT_PROFILE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&8192&0x1e0000&0x1e00ff&256&2&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0x610000&0x61003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_4_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x610000&0x61003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_ENC_4_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x610000&0x61003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_ENC_4_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x610000&0x61003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_ENC_4_PREFIX_INDEX_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&512&0x1030000&0x103000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ENC_5_ARR_0_FORMAT_CONFIGURATION_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&17728&18432&0x1120000&0x112003f&64&277&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_5_BIT_CRUNCHER_PROGRAM&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&26496&26624&0x1260000&0x126003f&64&414&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_5_CANDIDATE_HDR_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&75240&0&0x1340000&0x13400bd&190&396&PARITY protected&No Action&&&&#13;&#10;ETPPB_ENC_5_CONSTANT_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&2496&4096&0x1100000&0x110003f&64&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_5_CONTEXT_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&2280&0&0x1350000&0x13500bd&190&12&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ETPPB_ENC_5_CONTEXT_SELECTION_PER_PORT_PROFILE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&8192&0x1f0000&0x1f00ff&256&2&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0x710000&0x71003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_ENC_5_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x710000&0x71003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_ENC_5_PEMA_LOAD_SELECT_CHUNK_LITERARY&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x710000&0x71003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_ENC_5_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x710000&0x71003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_ENC_5_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_ENC_5_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x710000&0x71003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_ENC_5_PREFIX_INDEX_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&512&0x1130000&0x113000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_ENC_FORMAT_CONFIGURATION_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1984&2048&0x210000&0x21003f&64&31&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_FWD_BIT_CRUNCHER_PROGRAM&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&39360&40960&0x1210000&0x121003f&64&615&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_FWD_CANDIDATE_HDR_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&174240&0&0x12a0000&0x12a00ef&240&726&PARITY protected&No Action&&&&#13;&#10;ETPPB_FWD_CONTEXT_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&2880&0&0x12b0000&0x12b00ef&240&12&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ETPPB_MAIN_HEADER_MAP_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&832&1024&0x180000&0x18001f&32&26&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_MEM_500000&ETPPB&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&356480&0&0x500000&0x50007f&128&2785&PARITY protected&No Action&&&&#13;&#10;ETPPB_MEM_510000&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0x510000&0x51003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_MEM_520000&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0x520000&0x52003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_MEM_600000&ETPPB&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&356480&0&0x600000&0x60007f&128&2785&PARITY protected&No Action&&&&#13;&#10;ETPPB_MEM_620000&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0x620000&0x62003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_MEM_700000&ETPPB&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&171648&0&0x700000&0x70007f&128&1341&PARITY protected&No Action&&&&#13;&#10;ETPPB_MEM_720000&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0x720000&0x72003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_MEM_800000&ETPPB&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&83200&0&0x800000&0x80007f&128&650&PARITY protected&No Action&&&&#13;&#10;ETPPB_MEM_820000&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0x820000&0x82003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_MEM_1500000&ETPPB&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&356480&0&0x1500000&0x150007f&128&2785&PARITY protected&No Action&&&&#13;&#10;ETPPB_MEM_1520000&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0x1520000&0x152003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_MEM_510000_1&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_MEM_510000&20608&22528&0x510000&0x51003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_MEM_510000_2&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_MEM_510000&20608&22528&0x510000&0x51003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_MEM_610000_0&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_ENC_4_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x610000&0x61003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_MEM_810000_0&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x810000&0x81003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_MEM_F000000&ETPPB&FALSE&FALSE&TRUE&FALSE&FALSE&TRUE&none&&Medium&&333056&0&0xf000000&0xf0000ff&256&1301&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_MTU_MAP_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&1536&0&0x120000&0x12003f&64&24&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_NEW_QOS_MAP&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&280576&327680&0x10000&0x107ff&2048&137&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPB_NWK_QOS_IDX_MAP&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1152&2048&0x110000&0x11003f&64&18&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_PROTOCOL_TYPE_COMPRESSED_MAP&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&96&1024&0x100000&0x10001f&32&3&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_QOS_DP_MAP&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&346112&393216&0x20000&0x207ff&2048&169&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPB_SIT_PROFILE_MAP_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&192&256&0x1c0000&0x1c0007&8&24&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_SOURCE_ADRS_MAP_0&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&8768&10240&0x190000&0x19003f&64&137&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPB_SOURCE_ADRS_MAP_1&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&8768&10240&0x1a0000&0x1a003f&64&137&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPB_STP_STATE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&68096&73728&0x40000&0x400ff&256&266&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPB_TERM_BIT_CRUNCHER_PROGRAM&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&39360&40960&0x1200000&0x120003f&64&615&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_TERM_CANDIDATE_HDR_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&181500&0&0x1280000&0x12800f9&250&726&PARITY protected&No Action&&&&#13;&#10;ETPPB_TERM_CONTEXT_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&3000&0&0x1290000&0x12900f9&250&12&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ETPPB_TRAP_BIT_CRUNCHER_PROGRAM&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&26496&26624&0x1270000&0x127003f&64&414&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_TRAP_BYPASS_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&74750&0&0x90000&0x900f9&250&299&PARITY protected&No Action&&&&#13;&#10;ETPPB_TRAP_CANDIDATE_HDR_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&50688&0&0x1360000&0x136007f&128&396&PARITY protected&No Action&&&&#13;&#10;ETPPB_TRAP_CONSTANT_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&2496&4096&0x50000&0x5003f&64&39&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPB_TRAP_CONTEXT_ENABLERS&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2560&4096&0x70000&0x7003f&64&40&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_TRAP_CONTEXT_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&1536&0&0x1370000&0x137007f&128&12&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ETPPB_TRAP_CONTEXT_SELECTION_CAM&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3264&4608&0xf0000&0xf002f&48&68&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_TRAP_CONTEXT_SELECTION_PER_PORT_PROFILE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&768&8192&0x200000&0x2000ff&256&3&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPB_TRAP_ORIGINAL_FTMH_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&53504&0&0x80000&0x8025f&608&88&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ETPPB_TRAP_OUTCOME_FIFO&ETPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&37600&0&0x1380000&0x138009f&160&235&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0x810000&0x81003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_TRAP_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x810000&0x81003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_TRAP_PEMA_LOAD_SELECT_CHUNK_LITERARY&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x810000&0x81003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_TRAP_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX&ETPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPB_TRAP_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x810000&0x81003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPB_TRAP_PER_PP_PORT_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&7680&8192&0x60000&0x600ff&256&30&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPB_VID_MIRROR_PROFILE_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&7680&8192&0xa0000&0xa00ff&256&30&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPB_VLAN_EDIT_PROFILE_MAP_TABLE&ETPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1984&2048&0x1b0000&0x1b003f&64&31&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_0&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2080&3072&0x26d0000&0x26d001f&32&65&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_1&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2080&3072&0x26e0000&0x26e001f&32&65&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_2&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2080&3072&0x26f0000&0x26f001f&32&65&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_ADDITIONAL_HEADERS_PROFILE_MAP&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2560&16384&0x26c0000&0x26c01ff&512&5&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_BIER_BIT_MASK_FIFO&ETPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&135168&0&0x18c0000&0x18c01ff&512&264&PARITY protected&No Action&&&&#13;&#10;ETPPC_CFG_EM_ACCESS_CMD&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1920&2048&0x20a0000&0x20a003f&64&30&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_CFG_ENC_MAP_PROTOCOL_QOS&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1536&8192&0x2640000&0x26400ff&256&6&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_CFG_FWD_MAP_PROTOCOL_QOS&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1536&8192&0x2630000&0x26300ff&256&6&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_CFG_INLIF_DP_PROFILE_MAP&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1024&8192&0x1840000&0x18400ff&256&4&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_CFG_TERM_MAP_PROTOCOL_QOS&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1536&8192&0x2620000&0x26200ff&256&6&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_CURRENT_NEXT_PROTOCOL_MAP&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4096&8192&0x26b0000&0x26b00ff&256&16&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_EDITING_PER_PORT_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&14848&16384&0x1860000&0x18600ff&256&58&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPC_ENCAPSULATION_1_CONTEXT_ENABLERS&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&4608&6144&0x1710000&0x171003f&64&72&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_ENCAPSULATION_1_CONTEXT_SELECTION_CAM&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4080&4352&0x2660000&0x2660043&68&60&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_ENCAPSULATION_1_DATA_FIFO&ETPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&10336&0&0x1740000&0x1740007&8&1292&PARITY protected&No Action&&&&#13;&#10;ETPPC_ENCAPSULATION_2_CONTEXT_SELECTION_CAM&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4080&4352&0x2670000&0x2670043&68&60&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_ENC_1_ARR_0_FORMAT_CONFIGURATION_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&17728&18432&0x1720000&0x172003f&64&277&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPC_ENC_1_CONSTANT_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&2496&4096&0x1700000&0x170003f&64&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_ENC_1_CONTEXT_SELECTION_PER_PORT_PROFILE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&8192&0x2740000&0x27400ff&256&2&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0x10000&0x1003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_ENC_1_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x10000&0x1003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPC_ENC_1_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x10000&0x1003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPC_ENC_1_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x10000&0x1003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPC_ENC_1_PREFIX_INDEX_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&512&0x1730000&0x173000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_ENC_2_CONTEXT_SELECTION_PER_PORT_PROFILE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&8192&0x2750000&0x27500ff&256&2&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_ENC_FORMAT_CONFIGURATION_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1984&2048&0x2760000&0x276003f&64&31&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_ESEM_DEFAULT_RESULT_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&960&1024&0x20b0000&0x20b000f&16&60&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_ESEM_RESULT_FIFO&ETPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&3088&0&0x2010000&0x201000f&16&193&ECC protected&&No Action&No Action&&#13;&#10;ETPPC_ETH_OAM_OPCODE_MAP&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1024&8192&0x20c0000&0x20c00ff&256&4&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_EXEM_RESULT_FIFO&ETPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&1120&0&0x2020000&0x202000f&16&70&ECC protected&&No Action&No Action&&#13;&#10;ETPPC_FORWARDING_CONTEXT_ENABLERS&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&2176&4096&0x1880000&0x188003f&64&34&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPC_FORWARDING_CONTEXT_SELECTION_CAM&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4992&6144&0x2650000&0x265003f&64&78&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_FORWARDING_FORMAT_CONFIGURATION_TABLE_0&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&13376&14336&0x1890000&0x189003f&64&209&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPC_FORWARDING_FORMAT_CONFIGURATION_TABLE_1&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&768&2048&0x18a0000&0x18a003f&64&12&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_FORWARDING_PREFIX_INDEX_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&512&0x18b0000&0x18b000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_FWD_BYPASS_FIFO&ETPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&17352&0&0x18d0000&0x18d000b&12&1446&PARITY protected&No Action&&&&#13;&#10;ETPPC_FWD_CONSTANT_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&2496&4096&0x1870000&0x187003f&64&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_FWD_MAP_EGRESS_VLAN_EDITING_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&73728&131072&0x1820000&0x1820fff&4096&18&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPC_FWD_MAP_EGRESS_VLAN_EDIT_COMMAND_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2560&4096&0x1830000&0x183007f&128&20&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0x150000&0x15003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_FWD_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x150000&0x15003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPC_FWD_PEMA_LOAD_SELECT_CHUNK_LITERARY&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x150000&0x15003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPC_FWD_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x150000&0x15003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPC_FWD_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPC_FWD_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x150000&0x15003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPC_FWD_PLUS_1_REMARKING_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1792&4096&0x2100000&0x210007f&128&14&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_INLIF_ORIENTATION_MAPPING&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&768&8192&0x2110000&0x21100ff&256&3&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_IVEC_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2560&4096&0x1810000&0x181007f&128&20&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_LATENCY_PROFILE_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&4912&5120&0x20f0000&0x20f000f&16&307&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_LAYER_NWK_QOS_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&26624&65536&0x2070000&0x20707ff&2048&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_LLVP_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&13312&32768&0x2120000&0x21203ff&1024&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_MAIN_HEADER_MAP_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&832&1024&0x2700000&0x270001f&32&26&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_MAP_FWD_QOS_DP_TO_TYPE_FWD&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&768&4096&0x1800000&0x180007f&128&6&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_MAX_LATENCY_TRACK&ETPPC&TRUE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&928&0&0x2130000&0x2130007&8&116&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_MEM_0&ETPPC&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&356480&0&0x0&0x7f&128&2785&PARITY protected&No Action&&&&#13;&#10;ETPPC_MEM_20000&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0x20000&0x2003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_MEM_140000&ETPPC&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&413184&0&0x140000&0x14007f&128&3228&PARITY protected&No Action&&&&#13;&#10;ETPPC_MEM_160000&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0x160000&0x16003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_MEM_180000&ETPPC&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&554496&0&0x180000&0x18007f&128&4332&PARITY protected&No Action&&&&#13;&#10;ETPPC_MEM_10000_0&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPC_ENC_1_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x10000&0x1003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPC_MEM_1A0000&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0x1a0000&0x1a003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_MEM_F000000&ETPPC&FALSE&FALSE&TRUE&FALSE&FALSE&TRUE&none&&Medium&&568064&0&0xf000000&0xf0000ff&256&2219&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_MTU_MAP_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&1536&0&0x26a0000&0x26a003f&64&24&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_MY_CFM_MAC_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&78336&81920&0x20d0000&0x20d00ff&256&306&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_NEW_QOS_MAP&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&280576&327680&0x2600000&0x26007ff&2048&137&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPC_NWK_QOS_IDX_MAP&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1152&2048&0x2690000&0x269003f&64&18&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_OAMA&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&753664&1048576&0x3020000&0x3027fff&32768&23&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_OAMB&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&43008&65536&0x3030000&0x30307ff&2048&21&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_OAM_COUNTER_DISABLE_MAP&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&768&8192&0x3010000&0x30100ff&256&3&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_OAM_KEY_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&608&1024&0x20e0000&0x20e001f&32&19&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_OAM_MP_TYPE_MAP&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&4096&32768&0x3000000&0x30003ff&1024&4&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_OEM_RESULT_FIFO&ETPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&3344&0&0x2040000&0x204000f&16&209&ECC protected&&No Action&No Action&&#13;&#10;ETPPC_PCP_DEI_DP_MAPPING_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1024&8192&0x1850000&0x18500ff&256&4&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_PROTECTION_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&319488&524288&0x2060000&0x2061fff&8192&39&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_PROTOCOL_TYPE_COMPRESSED_MAP&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&96&1024&0x2680000&0x268001f&32&3&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_QOS_DP_MAP&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&346112&393216&0x2610000&0x26107ff&2048&169&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPC_SIT_PROFILE_MAP_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&192&256&0x2730000&0x2730007&8&24&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_SOURCE_ADRS_MAP&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&8768&10240&0x2710000&0x271003f&64&137&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;ETPPC_TERMINATION_CONTEXT_ENABLERS&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2496&4096&0x2150000&0x215003f&64&39&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_TERM_CONSTANT_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&2496&4096&0x2140000&0x214003f&64&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_TERM_ETPS_ARR_1_CONFIGURATION&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4864&6144&0x2080000&0x208003f&64&76&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_TERM_ETPS_ARR_2_CONFIGURATION&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4672&6144&0x2090000&0x209003f&64&73&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_TERM_ETPS_ARR_PREFIX_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&512&0x2160000&0x216000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0x190000&0x19003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ETPPC_TERM_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x190000&0x19003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPC_TERM_PEMA_LOAD_SELECT_CHUNK_LITERARY&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x190000&0x19003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPC_TERM_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x190000&0x19003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPC_TERM_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX&ETPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&ETPPC_TERM_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x190000&0x19003f&64&322&Alias, No Action&&&&&#13;&#10;ETPPC_TERM_PIPE_FIFO_1&ETPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&308384&0&0x2000000&0x200005b&92&3352&PARITY protected&No Action&&&&#13;&#10;ETPPC_TERM_PIPE_FIFO_2&ETPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&249536&0&0x2050000&0x205003f&64&3899&PARITY protected&No Action&&&&#13;&#10;ETPPC_VLAN_EDIT_PROFILE_MAP_TABLE&ETPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1984&2048&0x2720000&0x272003f&64&31&Un-protected RegArray, No Action&&&&&#13;&#10;ETPPC_VSD_RESULT_FIFO&ETPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&1120&0&0x2030000&0x203000f&16&70&ECC protected&&No Action&No Action&&#13;&#10;EVNT_ASSIGNED_CMIC_ENGINE_TABLE&EVNT&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&64&0&0xf20000&0xf2000f&16&4&Un-protected RegArray, No Action&&&&&#13;&#10;EVNT_BINNING_TABLE&EVNT&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&159744&0&0xcf0000&0xcf00ff&256&39&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EVNT_CMIC_ENG_PROPERTIES&EVNT&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&768&0&0xcd0000&0xcd0007&8&96&Un-protected RegArray, No Action&&&&&#13;&#10;EVNT_CONTEXT_PROPERTIES&EVNT&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Severe&&2048&0&0xcb0000&0xcb000f&16&64&Un-protected RegArray, No Action&&&&&#13;&#10;EVNT_DATA_BUFFER_RX&EVNT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&36000&0&0xf10000&0xf1031f&800&45&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EVNT_DATA_BUFFER_TX&EVNT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&268800&0&0xe10000&0xe1018f&400&42&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EVNT_EVENTS_MAIN_MEM&EVNT&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&EVNT_EVENTS_MAIN_MEM_BANK&1038336&0&0xc10000&0xc10cff&3328&39&Alias, No Action&&&&&#13;&#10;EVNT_EVENTS_MAIN_MEM_BANK&EVNT&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&1038336&0&0xc10000&0xc10cff&3328&39&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EVNT_PROFILE_TABLE&EVNT&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Severe&&992&0&0xce0000&0xce001f&32&31&Un-protected RegArray, No Action&&&&&#13;&#10;EVNT_SPACE_REGIONS&EVNT&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&1920&0&0xdf0000&0xdf001f&32&30&Un-protected RegArray, No Action&&&&&#13;&#10;EVNT_TRANSACTION_ENGINE_BIT_MAPPING&EVNT&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&5632&0&0xc90000&0xc900ff&256&22&ECC protected&&No Action&SOFT_RESET&&#13;&#10;EVNT_TX_EVENT_ID_TO_CONTEXT_ID_MAP&EVNT&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&2048&0&0xca0000&0xca00ff&256&8&ECC protected&&No Action&SOFT_RESET&&#13;&#10;FCR_EFMSM&FCR&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&45056&0&0x2000&0x27ff&2048&22&ECC protected&&No Action&No Action&&#13;&#10;FCR_EFMS_SOURCE_PIPE&FCR&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3328&8192&0x2800&0x28ff&256&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;FCR_FCR_CRM_0&FCR&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&65372&0&0x0&0x229&554&118&ECC protected&&No Action&No Action&&#13;&#10;FCR_FCR_CRM_1&FCR&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&65372&0&0x400&0x629&554&118&ECC protected&&No Action&No Action&&#13;&#10;FCR_FCR_CRM_2&FCR&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&65372&0&0x800&0xa29&554&118&ECC protected&&No Action&No Action&&#13;&#10;FCR_FCR_CRM_3&FCR&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&65372&0&0xc00&0xe29&554&118&ECC protected&&No Action&No Action&&#13;&#10;FCR_FCR_CRM_4&FCR&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&65372&0&0x1000&0x1229&554&118&ECC protected&&No Action&No Action&&#13;&#10;FCR_FCR_CRM_5&FCR&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&65372&0&0x1400&0x1629&554&118&ECC protected&&No Action&No Action&&#13;&#10;FCR_FCR_CRM_6&FCR&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&65372&0&0x1800&0x1a29&554&118&ECC protected&&No Action&No Action&&#13;&#10;FCR_LOCAL_FIFOS&FCR&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&11328&0&0x2900&0x295f&96&118&ECC protected&&No Action&No Action&&#13;&#10;FCT_FCT_REACH_OUT&FCT&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&5936&0&0x0&0x6f&112&53&ECC protected&&No Action&No Action&&#13;&#10;FDA_AUTO_DOC_NAME_32&FDA&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&2652160&0&0x0&0x9f&160&1036&ECC protected&&No Action&No Action&&#13;&#10;FDA_AUTO_DOC_NAME_33&FDA&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&31360&0&0x10000&0x1009f&160&49&ECC protected&&No Action&No Action&&#13;&#10;FDA_AUTO_DOC_NAME_34&FDA&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&2121728&0&0x11000&0x1107f&128&1036&ECC protected&&No Action&No Action&&#13;&#10;FDA_AUTO_DOC_NAME_35&FDA&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&25600&0&0x19000&0x1907f&128&50&ECC protected&&No Action&No Action&&#13;&#10;FDA_FDA_MEMORY_0&FDA&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&248640&0&0x19800&0x1981d&30&1036&ECC protected&&No Action&No Action&&#13;&#10;FDR_AUTO_DOC_NAME_66&FDR&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&25460736&0&0x0&0x7ff&2048&1036&ECC protected&&No Action&No Action&&#13;&#10;FDR_AUTO_DOC_NAME_67&FDR&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&1228800&0&0x60000&0x60fff&4096&50&ECC protected&&No Action&No Action&&#13;&#10;FDR_AUTO_DOC_NAME_68&FDR&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&3833856&0&0xa0000&0xa0fff&4096&52&ECC protected&&No Action&SOFT_RESET&&#13;&#10;FDR_AUTO_DOC_NAME_69&FDR&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&4243456&0&0x2e0000&0x2e03ff&1024&1036&ECC protected&&No Action&No Action&&#13;&#10;FDR_AUTO_DOC_NAME_70&FDR&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&204800&0&0x2e4000&0x2e47ff&2048&50&ECC protected&&No Action&No Action&&#13;&#10;FDR_AUTO_DOC_NAME_71&FDR&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&638976&0&0x2e8000&0x2e87ff&2048&52&ECC protected&&No Action&SOFT_RESET&&#13;&#10;FDR_AUTO_DOC_NAME_72&FDR&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&16973824&0&0x304000&0x3043ff&1024&1036&Un-protected RegArray, No Action&&&&&#13;&#10;FDR_AUTO_DOC_NAME_73&FDR&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&819200&0&0x344000&0x3447ff&2048&50&ECC protected&&No Action&No Action&&#13;&#10;FDR_AUTO_DOC_NAME_74&FDR&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&3686400&0&0x370000&0x3707ff&2048&75&ECC protected&&No Action&SOFT_RESET&&#13;&#10;FDR_FDR_MC&FDR&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&561152&655360&0x300000&0x300fff&4096&137&ECC protected&&XOR_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;FDTL_MCT_PAYLOAD&FDTL&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&8408064&0&0x0&0x3f&64&1173&ECC protected&&No Action&No Action&&#13;&#10;FDT_IN_BAND_MEM&FDT&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&77824&0&0x24000&0x247ff&2048&38&ECC protected&&No Action&No Action&&#13;&#10;FDT_IPT_DESC&FDT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&1306624&0&0x0&0x7ff&2048&319&ECC protected&&No Action&SOFT_RESET&&#13;&#10;FDT_IPT_PAYLOAD&FDT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&16973824&0&0x4000&0x47ff&2048&1036&ECC protected&&No Action&No Action&&#13;&#10;FDT_MESH_MC&FDT&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&1384448&1572864&0x26000&0x26fff&4096&169&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;FDT_WFD&FDT&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&25440&25600&0x2a000&0x2a00f&16&795&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;FMAC_RX_FEC_BUFFER_0&FMAC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&42880&0&0x0&0x85&134&80&ECC protected&&No Action&No Action&&#13;&#10;FMAC_RX_FEC_BUFFER_1&FMAC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&24336&0&0x1000&0x104d&78&78&ECC protected&&No Action&No Action&&#13;&#10;FMAC_RX_RRR_CTRL&FMAC&TRUE&TRUE&FALSE&TRUE&FALSE&TRUE&none&&Low&&1760&0&0x2180&0x2183&4&110&Un-protected RegArray, No Action&&&&&#13;&#10;FMAC_RX_RRR_DATA&FMAC&TRUE&TRUE&FALSE&TRUE&FALSE&TRUE&none&&Low&&16544&0&0x2100&0x2103&4&1034&Un-protected RegArray, No Action&&&&&#13;&#10;FMAC_RX_RRR_HEADER&FMAC&TRUE&TRUE&FALSE&TRUE&FALSE&TRUE&none&&Low&&1920&0&0x2140&0x2143&4&120&Un-protected RegArray, No Action&&&&&#13;&#10;FMAC_TX_TRR_DATA_HEADER&FMAC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&4448&0&0x1800&0x181f&32&139&ECC protected&&No Action&No Action&&#13;&#10;FMAC_TX_TRR_DATA_PAYLOAD&FMAC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&35072&0&0x1900&0x191f&32&137&ECC protected&&No Action&No Action&&#13;&#10;FQP_BUF_LINK&FQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&516096&0&0x10000&0x103ff&1024&21&ECC protected&&No Action&No Action&&#13;&#10;FQP_DBF_PIPE_FIFO&FQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&13392&0&0x3a0000&0x3a008f&144&93&ECC protected&&No Action&SOFT_RESET&&#13;&#10;FQP_ETS_CRDT_TABLE&FQP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&1856&2048&0x360000&0x36003f&64&29&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;FQP_FQP_NIF_PORT_MUX&FQP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3072&16384&0x330000&0x3301ff&512&6&Un-protected RegArray, No Action&&&&&#13;&#10;FQP_OTM_METER_CRDT_BALANCE&FQP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&17408&0&0x390000&0x3901ff&512&34&ECC protected&&No Action&SOFT_RESET&&#13;&#10;FQP_OTM_METER_NIF_DC&FQP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&5632&16384&0x370000&0x3701ff&512&11&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;FQP_OTM_METER_TABLE&FQP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&17152&24576&0x380000&0x3800ff&256&67&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;FQP_PER_IFC_CFG&FQP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2176&4096&0x340000&0x34003f&64&34&Un-protected RegArray, No Action&&&&&#13;&#10;FQP_PHANTOM_QS_CFG&FQP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1024&16384&0x350000&0x3501ff&512&2&Un-protected RegArray, No Action&&&&&#13;&#10;FQP_RCNT&FQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&442368&0&0x190000&0x1903ff&1024&18&ECC protected&&No Action&SOFT_RESET&&#13;&#10;FQP_TXQ&FQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&61440&0&0x320000&0x3217ff&6144&10&ECC protected&&No Action&No Action&&#13;&#10;FQP_TXQ_NO_BUF&FQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&737280&0&0x310000&0x3117ff&6144&120&ECC protected&&No Action&No Action&&#13;&#10;FSRD_FSRD_PROM_MEM&FSRD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&262144&262144&0x0&0x7ff&2048&128&Un-protected RegArray, No Action&&&&&#13;&#10;HBC_BANK_ORDER_FIFO&HBC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&5120&0&0x5400&0x54ff&256&10&ECC protected&&No Action&No Action&&#13;&#10;HBC_ECC_INFO_FIFO&HBC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&2048&0&0x4a40&0x4a7f&64&32&ECC protected&&No Action&No Action&&#13;&#10;HBC_HBM_DRAM_CPU_ACCESS&HBC&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&0&0&0x4000000&0x7ffffff&67108864&256&Un-protected RegArray, No Action&&&&&#13;&#10;HBC_HBM_PHY_CH_REGISTER_ACCESS&HBC&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&131072&0&0x6000&0x6fff&4096&32&Un-protected RegArray, No Action&&&&&#13;&#10;HBC_RDR_CHUNK_STORAGE&HBC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&67584&0&0x4b00&0x4b1f&32&264&PARITY protected&No Action&&&&#13;&#10;HBC_RDR_INFO_FIFO&HBC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&3200&0&0x4a80&0x4aff&128&25&ECC protected&&No Action&No Action&&#13;&#10;HBC_READ_DATA_REORDER&HBC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&1081344&0&0x200&0x2ff&256&2112&PARITY protected&No Action&&&&#13;&#10;HBC_READ_PER_BANK_QUEUES&HBC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&10496&0&0x4900&0x49ff&256&41&ECC protected&&No Action&No Action&&#13;&#10;HBC_READ_REQUEST_ASYNC_FIFO&HBC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&2304&0&0x100&0x11f&32&36&ECC protected&&No Action&No Action&&#13;&#10;HBC_WRITE_DATA_ASYNC_FIFO&HBC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&135168&0&0x80&0x9f&32&2112&PARITY protected&No Action&&&&#13;&#10;HBC_WRITE_DATA_BUFFER&HBC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&540672&0&0x800&0x8ff&256&264&PARITY protected&No Action&&&&#13;&#10;HBC_WRITE_LATENCY_DELAY&HBC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&5280&0&0x4a00&0x4a0f&16&330&ECC protected&&No Action&No Action&&#13;&#10;HBC_WRITE_PER_BANK_QUEUES&HBC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&8704&0&0x4800&0x48ff&256&34&ECC protected&&No Action&No Action&&#13;&#10;HBC_WRITE_REQUEST_ASYNC_FIFO&HBC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&2304&0&0x0&0x1f&32&36&ECC protected&&No Action&No Action&&#13;&#10;HBMC_HBM_PHY_CHM_REGISTER_ACCESS&HBMC&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&131072&0&0x0&0xfff&4096&32&Un-protected RegArray, No Action&&&&&#13;&#10;ILE_CORE_TX_FIFO_MEM&ILE&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&37248&0&0x104000&0x10401f&32&291&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ILE_ILKN_CORE_RX_DESKEW_MEM&ILE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&38912&0&0x112000&0x11201f&32&76&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ILE_ILKN_FEC_RX_DECODER&ILE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&64896&0&0x140000&0x14003f&64&169&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ILE_ILKN_FEC_RX_DECODER_VIRTUAL_LANE_DESKEW&ILE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&36864&0&0x154000&0x15401f&32&48&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ILE_PORT_0_CPU_ACCESS&ILE&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&65536&0&0x180000&0x1807ff&2048&32&Un-protected RegArray, No Action&&&&&#13;&#10;ILE_PORT_1_CPU_ACCESS&ILE&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&65536&0&0x181000&0x1817ff&2048&32&Un-protected RegArray, No Action&&&&&#13;&#10;ILE_RX_STATS_MEM_0&ILE&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&41216&0&0x100000&0x1000ff&256&161&ECC protected&&No Action&No Action&&#13;&#10;ILE_TX_ELK_RXI&ILE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&34560&0&0x138000&0x13803f&64&540&ECC protected&&No Action&SOFT_RESET&&#13;&#10;ILE_TX_STATS_MEM_0&ILE&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&41216&0&0x102000&0x1020ff&256&161&ECC protected&&No Action&No Action&&#13;&#10;IPPA_DESIGNATED_VLAN_TABLE&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&96&256&0x740000&0x740007&8&12&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_FWD_DOMAIN_CS_PROFILE_MAP&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4992&8192&0xb50000&0xb5007f&128&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_INGRESS_VLAN_EDIT_COMMAND_TABLE_1&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&32256&32768&0x7c0000&0x7c01ff&512&63&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_LEARN_PAYLOAD_CONTEXT_MAPPING&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4160&5120&0x9f0030&0x9f003f&16&130&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_LIF_PROFILE_ATTRIBUTES_0&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&8192&0x7e0000&0x7e00ff&256&2&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_LIF_PROFILE_ATTRIBUTES_1&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&8192&0x7f0000&0x7f00ff&256&2&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_MAP_CTX_TO_SAVED_CONTEXT_PROFILE&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&896&4096&0xb800c0&0xb800ff&64&7&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_MAP_PORT_TO_MEMBERSHIP_IF_VEC&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2304&8192&0x730000&0x7300ff&256&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_MAP_RIF_PROFILE_TO_ROUTING_ENABLE&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4096&4096&0x8f0060&0x8f007f&32&64&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_MAP_VSI_MAC_PREFIX_TO_DA_MSB_1&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2432&4096&0xa20000&0xa2003f&64&38&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_MEM_AC40000&IPPA&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&361984&0&0xac40000&0xac4007f&128&2828&PARITY protected&No Action&&&&#13;&#10;IPPA_MEM_AC60000&IPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0xac60000&0xac6003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_MEM_F000000&IPPA&FALSE&FALSE&TRUE&FALSE&FALSE&TRUE&none&&Medium&&386304&0&0xf000000&0xf0000ff&256&1509&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_ROUTING_PROFILE_TABLE&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&13312&16384&0x8d0300&0x8d03ff&256&26&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_TERMINATION_PROFILE_TABLE&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&64&256&0x780000&0x780007&8&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VD_TO_VLAN_CLASSIFICATION_PROFILE&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2048&16384&0xb00000&0xb001ff&512&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VLAN_EDIT_PCP_DEI_MAP&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1024&2048&0x7d0000&0x7d003f&64&16&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VLAN_MEMBERSHIP_IF_ATTR&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2048&16384&0xa10000&0xa101ff&512&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VLAN_MEMBERSHIP_TABLE_1&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&2142208&2228224&0x750000&0x750fff&4096&523&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VLAN_RANGE_COMPRESSION_TABLE_1&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&50432&51200&0x700000&0x70001f&32&788&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VRID_DA_PROFILE_ATTR_1&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1504&2048&0xae0000&0xae001f&32&47&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VRID_MY_MAC_MAPPING_1&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4576&5120&0xaf0000&0xaf001f&32&143&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VRID_MY_MAC_TCAM_1&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3392&4096&0x820000&0x82001f&32&106&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VSI_FORMAT_CONFIGURATION_TABLE_1&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2864&3072&0x9c0000&0x9c000f&16&179&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VSI_PREFIX_INDEX_TABLE_1&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&168&256&0x9b0000&0x9b0007&8&21&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VSI_PROFILE_ATTRIBUTES_0&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1536&16384&0x800000&0x8001ff&512&3&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VSI_PROFILE_ATTRIBUTES_1&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1536&16384&0x810000&0x8101ff&512&3&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTA_CONTEXT_SEL_TCAM&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&TRUE&none&&Low&&53120&0&0x790000&0x79007f&128&415&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTA_LIF_STATISTIC_DATA_FIFO&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&47424&0&0xa70000&0xa7071f&1824&26&PARITY protected&No Action&&&&#13;&#10;IPPA_VTA_VSI_STATISTIC_DATA_FIFO&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&47424&0&0xa80000&0xa8071f&1824&26&PARITY protected&No Action&&&&#13;&#10;IPPA_VTB_LIF_STATISTIC_DATA_FIFO&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&26624&0&0xa90000&0xa903ff&1024&26&PARITY protected&No Action&&&&#13;&#10;IPPA_VTC_LIF_STATISTIC_DATA_FIFO&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&24960&0&0xaa0000&0xaa03bf&960&26&PARITY protected&No Action&&&&#13;&#10;IPPA_VTDCS_ACTION&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1664&4096&0xb760000&0xb76007f&128&13&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTDCS_TCAM_BANK&IPPA&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&103680&0&0xb730000&0xb7300ff&256&405&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTDCS_TCAM_BANK_COMMAND&IPPA&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPA_VTDCS_TCAM_BANK&103680&0&0xb730000&0xb7300ff&256&405&Alias, No Action&&&&&#13;&#10;IPPA_VTDCS_TCAM_BANK_REPLY&IPPA&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPA_VTDCS_TCAM_BANK&103680&0&0xb730000&0xb7300ff&256&405&Alias, No Action&&&&&#13;&#10;IPPA_VTDCS_TCAM_ENTRY_PROTECTION&IPPA&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2304&0&0xb740000&0xb7400ff&256&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTDCS_TCAM_HIT_INDICATION&IPPA&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&128&0&0xb750000&0xb75000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTD_LIF_STATISTIC_DATA_FIFO&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&16640&0&0xac0000&0xac027f&640&26&PARITY protected&No Action&&&&#13;&#10;IPPA_VTD_LOOKUP_ACCESS_LOOKUP_FIFO_0&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&504768&0&0x870000&0x8700bf&192&2629&PARITY protected&No Action&&&&#13;&#10;IPPA_VTD_LOOKUP_ACCESS_LOOKUP_FIFO_1&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&106400&0&0x880000&0x8800df&224&475&PARITY protected&No Action&&&&#13;&#10;IPPA_VTD_LOOKUP_ACCESS_LOOKUP_FIFO_2&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&79296&0&0x890000&0x8900bf&192&413&PARITY protected&No Action&&&&#13;&#10;IPPA_VTD_LOOKUP_ACCESS_LOOKUP_FIFO_3&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&47340&0&0xa30000&0xa30059&90&526&PARITY protected&No Action&&&&#13;&#10;IPPA_VTD_POST_GENERAL_DATA_FIFO&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&84160&0&0xa40000&0xa4009f&160&526&PARITY protected&No Action&&&&#13;&#10;IPPA_VTECS_ACTION&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1664&4096&0xb830000&0xb83007f&128&13&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTECS_TCAM_BANK&IPPA&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&103680&0&0xb800000&0xb8000ff&256&405&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTECS_TCAM_BANK_COMMAND&IPPA&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPA_VTECS_TCAM_BANK&103680&0&0xb800000&0xb8000ff&256&405&Alias, No Action&&&&&#13;&#10;IPPA_VTECS_TCAM_BANK_REPLY&IPPA&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPA_VTECS_TCAM_BANK&103680&0&0xb800000&0xb8000ff&256&405&Alias, No Action&&&&&#13;&#10;IPPA_VTECS_TCAM_ENTRY_PROTECTION&IPPA&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2304&0&0xb810000&0xb8100ff&256&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTECS_TCAM_HIT_INDICATION&IPPA&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&128&0&0xb820000&0xb82000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTE_LIF_STATISTIC_DATA_FIFO&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&8320&0&0xad0000&0xad013f&320&26&PARITY protected&No Action&&&&#13;&#10;IPPA_VTE_LOOKUP_ACCESS_LOOKUP_FIFO_0&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&504768&0&0x8a0000&0x8a00bf&192&2629&PARITY protected&No Action&&&&#13;&#10;IPPA_VTE_LOOKUP_ACCESS_LOOKUP_FIFO_1&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&106400&0&0x8b0000&0x8b00df&224&475&PARITY protected&No Action&&&&#13;&#10;IPPA_VTE_LOOKUP_ACCESS_LOOKUP_FIFO_2&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&79296&0&0x8c0000&0x8c00bf&192&413&PARITY protected&No Action&&&&#13;&#10;IPPA_VTE_LOOKUP_ACCESS_LOOKUP_FIFO_3&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&47340&0&0xa50000&0xa50059&90&526&PARITY protected&No Action&&&&#13;&#10;IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION&IPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0xac50000&0xac5003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTE_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&IPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xac50000&0xac5003f&64&322&Alias, No Action&&&&&#13;&#10;IPPA_VTE_PEMA_LOAD_SELECT_CHUNK_LITERARY&IPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xac50000&0xac5003f&64&322&Alias, No Action&&&&&#13;&#10;IPPA_VTE_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX&IPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xac50000&0xac5003f&64&322&Alias, No Action&&&&&#13;&#10;IPPA_VTE_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX&IPPA&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPA_VTE_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xac50000&0xac5003f&64&322&Alias, No Action&&&&&#13;&#10;IPPA_VTE_POST_GENERAL_DATA_FIFO&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&84160&0&0xa60000&0xa6009f&160&526&PARITY protected&No Action&&&&#13;&#10;IPPA_VTT_CONTEXT_SEL_TCAM&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&TRUE&none&&Low&&106240&0&0x7a0180&0x7a01ff&128&415&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTT_CURRENT_CONTEXT_PROFILE_MAP&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&768&4096&0xb100c0&0xb100ff&64&6&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTT_FORMAT_CONFIGURATION_TABLE&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&64640&65536&0x9900c0&0x9900ff&64&505&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_INIT_CONTEXT_ENABLERS&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1536&4096&0x9100c0&0x9100ff&64&12&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTT_IN_PP_PORT_CONFIG&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&24576&32768&0x760300&0x7603ff&256&48&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_LAYER_RECORDS_CRC_FIFO_0&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&422400&0&0x9d0000&0x9d063f&1600&264&PARITY protected&No Action&&&&#13;&#10;IPPA_VTT_LAYER_RECORDS_CRC_FIFO_1&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&270336&0&0x9e0000&0x9e03ff&1024&264&PARITY protected&No Action&&&&#13;&#10;IPPA_VTT_LLVP&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&31744&32768&0x960000&0x9603ff&1024&31&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_MPLS_LABEL_RANGE_TABLE&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&336&512&0x950000&0x950007&8&42&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTT_PATH_SELECT&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&159744&393216&0x830000&0x830fff&4096&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_PREFIX_INDEX_TABLE&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&768&1024&0x970030&0x97003f&16&24&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTT_RES_CONTEXT_ENABLERS&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&8448&12288&0x9300c0&0x9300ff&64&66&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_CONTEXT_CONSTANT_VALUES&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&9216&12288&0xb60000&0xb6003f&64&72&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_CONTROL_MEM&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&4032&5376&0xb440000&0xb440053&84&24&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_HEADER&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0&4224&6144&0xb210000&0xb21003f&64&66&Alias, No Action&&&&&#13;&#10;IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0&4224&6144&0xb210000&0xb21003f&64&66&Alias, No Action&&&&&#13;&#10;IPPA_VTT_ST_TH_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0&4224&6144&0xb210000&0xb21003f&64&66&Alias, No Action&&&&&#13;&#10;IPPA_VTT_ST_TH_LE_FFC_CMD_LITERALLTY&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0&4224&6144&0xb210000&0xb21003f&64&66&Alias, No Action&&&&&#13;&#10;IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_0&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4224&6144&0xb210000&0xb21003f&64&66&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_CONTEXT_SELECTOR&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&64&2048&0xb220000&0xb22003f&64&1&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTT_ST_TH_LE_FFC_GROUP_1_QUAD_0&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&7936&8192&0xb230000&0xb23003f&64&124&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_FFC_GROUP_1_QUAD_CONTEXT_SELECTOR&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&64&2048&0xb240000&0xb24003f&64&1&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTT_ST_TH_LE_FFC_GROUP_2_QUAD&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&15872&16384&0xb250000&0xb25003f&64&124&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_FFC_GROUP_2_QUAD_CONTEXT_SELECTOR&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&2048&0xb270000&0xb27003f&64&2&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTT_ST_TH_LE_FFC_GROUP_3_QUAD_0&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&7936&8192&0xb280000&0xb28003f&64&124&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_FFC_GROUP_3_QUAD_1&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4224&6144&0xb290000&0xb29003f&64&66&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_FFC_GROUP_3_QUAD_CONTEXT_SELECTOR&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&2048&0xb2a0000&0xb2a003f&64&2&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTT_ST_TH_LE_KBR&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&12288&12288&0xb2b0000&0xb2b003f&64&32&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_KEY_BUILDER_CONTEXT_SELECTOR&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&384&2048&0xb310000&0xb31003f&64&6&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTT_ST_TH_LE_KLEAP_LKP_FFC_INSTRUCTION&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&TRUE&none&&Low&&29&0&0xb200000&0xb200000&1&29&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTT_ST_TH_LE_LATENCY_FIFO_MEM&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&32256&0&0xb3e0000&0xb3e005f&96&168&PARITY protected&No Action&&&&#13;&#10;IPPA_VTT_ST_TH_LE_LATENCY_FIFO_MEM_2&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&5796&0&0xb400000&0xb400053&84&69&PARITY protected&No Action&&&&#13;&#10;IPPA_VTT_ST_TH_LE_LATENCY_FIFO_MEM_3&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&5796&0&0xb410000&0xb410053&84&69&PARITY protected&No Action&&&&#13;&#10;IPPA_VTT_ST_TH_LE_LATENCY_FIFO_MEM_4&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&5796&0&0xb420000&0xb420053&84&69&PARITY protected&No Action&&&&#13;&#10;IPPA_VTT_ST_TH_LE_LATENCY_FIFO_MEM_5&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&5796&0&0xb430000&0xb430053&84&69&PARITY protected&No Action&&&&#13;&#10;IPPA_VTT_ST_TH_LE_PD_0&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3904&4096&0xb320000&0xb32003f&64&61&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_PD_1&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3904&4096&0xb330000&0xb33003f&64&61&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_PD_2&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3904&4096&0xb340000&0xb34003f&64&61&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_PD_3&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3904&4096&0xb350000&0xb35003f&64&61&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_PD_4&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3904&4096&0xb360000&0xb36003f&64&61&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_PD_5&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3904&4096&0xb370000&0xb37003f&64&61&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_PD_0_CONTEXT_TO_PROFILES_DATA&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3136&4096&0xb380000&0xb38003f&64&49&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_PD_1_CONTEXT_TO_PROFILES_DATA&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3136&4096&0xb390000&0xb39003f&64&49&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_PD_2_CONTEXT_TO_PROFILES_DATA&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3136&4096&0xb3a0000&0xb3a003f&64&49&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_PD_3_CONTEXT_TO_PROFILES_DATA&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3136&4096&0xb3b0000&0xb3b003f&64&49&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_PD_4_CONTEXT_TO_PROFILES_DATA&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3136&4096&0xb3c0000&0xb3c003f&64&49&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_ST_TH_LE_PD_5_CONTEXT_TO_PROFILES_DATA&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3136&4096&0xb3d0000&0xb3d003f&64&49&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTT_S_2A_VSI_LKUP_FIFO_PIPE&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&255760&0&0x860000&0x86004f&80&3197&PARITY protected&No Action&&&&#13;&#10;IPPA_VTT_USER_GENERAL_CONTAINER_CFG&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3072&4096&0xb300c0&0xb300ff&64&24&Un-protected RegArray, No Action&&&&&#13;&#10;IPPA_VTT_VLAN_DOMAIN_ATTRIBUTES_1&IPPA&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&50176&65536&0x720000&0x7201ff&512&98&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPA_VTX_VSI_STATISTIC_DATA_FIFO&IPPA&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&13312&0&0xab0000&0xab01ff&512&26&PARITY protected&No Action&&&&#13;&#10;IPPB_ACCEPTED_ARR_FORMAT_CONFIG&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&864&1024&0x1e40000&0x1e4000f&16&54&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_APP_DB_MAP&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&448&2048&0x1e30000&0x1e3003f&64&7&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_ELK_ACL_ALIGNER_MAPPING_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&2496&4096&0x1620000&0x162003f&64&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_ELK_ALIGNER_MAPPING_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&2496&4096&0x1610000&0x161003f&64&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_ELK_OPCODE_MAPPING_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&53248&131072&0x15a0000&0x15a0fff&4096&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_ETHERNET_OAM_OPCODE_MAP&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4608&8192&0x1450000&0x14500ff&256&18&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_EXPECTED_ARR_FORMAT_CONFIG&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&864&1024&0x1e50000&0x1e5000f&16&54&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FFC_CMD_BITS_FROM_HEADER&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPB_FLPLE_FFC_GROUP_0_QUAD_0&4224&6144&0x2510000&0x251003f&64&66&Alias, No Action&&&&&#13;&#10;IPPB_FFC_CMD_BITS_FROM_LAYER_RECORDS&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPB_FLPLE_FFC_GROUP_0_QUAD_0&4224&6144&0x2510000&0x251003f&64&66&Alias, No Action&&&&&#13;&#10;IPPB_FFC_CMD_BITS_FROM_RELATIVE_HEADER&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPB_FLPLE_FFC_GROUP_0_QUAD_0&4224&6144&0x2510000&0x251003f&64&66&Alias, No Action&&&&&#13;&#10;IPPB_FFC_CMD_LITERALLTY&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPB_FLPLE_FFC_GROUP_0_QUAD_0&4224&6144&0x2510000&0x251003f&64&66&Alias, No Action&&&&&#13;&#10;IPPB_FLPACS_ACTION&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1664&4096&0x3030000&0x303007f&128&13&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPACS_TCAM_BANK&IPPB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&103680&0&0x3000000&0x30000ff&256&405&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPACS_TCAM_BANK_COMMAND&IPPB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPB_FLPACS_TCAM_BANK&103680&0&0x3000000&0x30000ff&256&405&Alias, No Action&&&&&#13;&#10;IPPB_FLPACS_TCAM_BANK_REPLY&IPPB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPB_FLPACS_TCAM_BANK&103680&0&0x3000000&0x30000ff&256&405&Alias, No Action&&&&&#13;&#10;IPPB_FLPACS_TCAM_ENTRY_PROTECTION&IPPB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2304&0&0x3010000&0x30100ff&256&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPACS_TCAM_HIT_INDICATION&IPPB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&128&0&0x3020000&0x302000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPA_CURRENT_CONTEXT_PROFILE_MAP&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&384&2048&0x17b0000&0x17b003f&64&6&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPA_INIT_CONTEXT_ENABLERS&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4544&6144&0x1630000&0x163003f&64&71&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPA_LOOKUP_ACCESS_LOOKUP_FIFO_2&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&185130&0&0x15c0000&0x15c00c5&198&935&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPA_LOOKUP_ACCESS_LOOKUP_FIFO_3&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&370062&0&0x15b0000&0x15b00c5&198&1869&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPA_LOOKUP_ACCESS_LOOKUP_FIFO_4&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&224730&0&0x15d0000&0x15d00c5&198&1135&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION&IPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0x110000&0x11003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPA_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&IPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x110000&0x11003f&64&322&Alias, No Action&&&&&#13;&#10;IPPB_FLPA_PEMA_LOAD_SELECT_CHUNK_LITERARY&IPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x110000&0x11003f&64&322&Alias, No Action&&&&&#13;&#10;IPPB_FLPA_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX&IPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x110000&0x11003f&64&322&Alias, No Action&&&&&#13;&#10;IPPB_FLPA_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX&IPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPB_FLPA_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x110000&0x11003f&64&322&Alias, No Action&&&&&#13;&#10;IPPB_FLPA_RES_CONTEXT_ENABLERS&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&2944&4096&0x1690000&0x169003f&64&46&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPA_USER_GENERAL_CONTAINER_CFG&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1536&2048&0x17c0000&0x17c003f&64&24&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPBCS_ACTION&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1664&4096&0x3130000&0x313007f&128&13&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPBCS_TCAM_BANK&IPPB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&103680&0&0x3100000&0x31000ff&256&405&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPBCS_TCAM_BANK_COMMAND&IPPB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPB_FLPBCS_TCAM_BANK&103680&0&0x3100000&0x31000ff&256&405&Alias, No Action&&&&&#13;&#10;IPPB_FLPBCS_TCAM_BANK_REPLY&IPPB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPB_FLPBCS_TCAM_BANK&103680&0&0x3100000&0x31000ff&256&405&Alias, No Action&&&&&#13;&#10;IPPB_FLPBCS_TCAM_ENTRY_PROTECTION&IPPB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2304&0&0x3110000&0x31100ff&256&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPBCS_TCAM_HIT_INDICATION&IPPB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&128&0&0x3120000&0x312000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPB_CURRENT_CONTEXT_PROFILE_MAP&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&384&2048&0x17a0000&0x17a003f&64&6&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPB_INIT_CONTEXT_ENABLERS&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2240&4096&0x1670000&0x167003f&64&35&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPB_LOOKUP_ACCESS_LOOKUP_FIFO_2&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&1914880&0&0x15f0000&0x15f07ff&2048&935&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPB_LOOKUP_ACCESS_LOOKUP_FIFO_3&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&3827712&0&0x15e0000&0x15e07ff&2048&1869&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPB_LOOKUP_ACCESS_LOOKUP_FIFO_4&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&2113536&0&0x1600000&0x16007ff&2048&1032&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION&IPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0xa10000&0xa1003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPB_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&IPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xa10000&0xa1003f&64&322&Alias, No Action&&&&&#13;&#10;IPPB_FLPB_PEMA_LOAD_SELECT_CHUNK_LITERARY&IPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xa10000&0xa1003f&64&322&Alias, No Action&&&&&#13;&#10;IPPB_FLPB_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX&IPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xa10000&0xa1003f&64&322&Alias, No Action&&&&&#13;&#10;IPPB_FLPB_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX&IPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPB_FLPB_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xa10000&0xa1003f&64&322&Alias, No Action&&&&&#13;&#10;IPPB_FLPB_RES_CONTEXT_ENABLERS&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&2688&4096&0x1680000&0x168003f&64&42&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPB_USER_GENERAL_CONTAINER_CFG&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1536&2048&0x17d0000&0x17d003f&64&24&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPLE_CONTEXT_CONSTANT_VALUES&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&9216&12288&0x2900000&0x290003f&64&72&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_CONTROL_MEM_0_FIFO&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&7296&0&0x28e0000&0x28e007f&128&57&ECC protected&&No Action&No Action&&#13;&#10;IPPB_FLPLE_CONTROL_MEM_1_FIFO&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&116736&0&0x28f0000&0x28f07ff&2048&57&ECC protected&&No Action&No Action&&#13;&#10;IPPB_FLPLE_FFC_GROUP_0_QUAD_0&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4224&6144&0x2510000&0x251003f&64&66&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_FFC_GROUP_0_QUAD_IS_ACL_CONTEXT&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&64&2048&0x2520000&0x252003f&64&1&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPLE_FFC_GROUP_1_QUAD_0&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&7936&8192&0x2530000&0x253003f&64&124&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_FFC_GROUP_1_QUAD_IS_ACL_CONTEXT&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&64&2048&0x2540000&0x254003f&64&1&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPLE_FFC_GROUP_2_QUAD&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&15872&16384&0x2550000&0x255003f&64&124&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_FFC_GROUP_2_QUAD_IS_ACL_CONTEXT&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&128&2048&0x2570000&0x257003f&64&2&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPLE_FFC_GROUP_3_QUAD&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&31744&32768&0x2580000&0x258003f&64&124&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_FFC_GROUP_3_QUAD_IS_ACL_CONTEXT&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&256&2048&0x25c0000&0x25c003f&64&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPLE_FFC_GROUP_4_QUAD&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&15872&16384&0x25d0000&0x25d003f&64&124&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_FFC_GROUP_4_QUAD_IS_ACL_CONTEXT&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&128&2048&0x25f0000&0x25f003f&64&2&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPLE_KBR&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&58752&73728&0x2600000&0x260003f&64&51&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_KEY_BUILDER_IS_ACL_CONTEXT&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1152&2048&0x2720000&0x272003f&64&18&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_0&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&141312&0&0x2790000&0x27907ff&2048&69&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_1&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&141312&0&0x27a0000&0x27a07ff&2048&69&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_2&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&4416&0&0x27b0000&0x27b003f&64&69&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_3&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&4416&0&0x27c0000&0x27c003f&64&69&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_4&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&208896&0&0x27d0000&0x27d07ff&2048&102&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_5&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&131072&0&0x27e0000&0x27e07ff&2048&64&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_6&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&131072&0&0x27f0000&0x27f07ff&2048&64&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_7&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&208896&0&0x2800000&0x28007ff&2048&102&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_8&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&8832&0&0x2810000&0x281007f&128&69&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_9&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&8832&0&0x2820000&0x282007f&128&69&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_10&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&53248&0&0x2830000&0x28307ff&2048&26&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_11&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&53248&0&0x2840000&0x28407ff&2048&26&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_12&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&53248&0&0x2850000&0x28507ff&2048&26&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_13&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&53248&0&0x2860000&0x28607ff&2048&26&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_14&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&106496&0&0x2870000&0x28707ff&2048&52&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_15&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&106496&0&0x2880000&0x28807ff&2048&52&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_16&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&106496&0&0x2890000&0x28907ff&2048&52&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_17&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&106496&0&0x28a0000&0x28a07ff&2048&52&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_19&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&17024&0&0x28b0000&0x28b003f&64&266&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_20&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&344064&0&0x28c0000&0x28c07ff&2048&168&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_LATENCY_FIFO_MEM_21&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&344064&0&0x28d0000&0x28d07ff&2048&168&PARITY protected&No Action&&&&#13;&#10;IPPB_FLPLE_PD_0&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14400&16384&0x2730000&0x273003f&64&225&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_PD_1&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14400&16384&0x2740000&0x274003f&64&225&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_PD_2&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14400&16384&0x2750000&0x275003f&64&225&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_PD_3&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14400&16384&0x2760000&0x276003f&64&225&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_PD_4&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14400&16384&0x2770000&0x277003f&64&225&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_PD_5&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14400&16384&0x2780000&0x278003f&64&225&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_PD_0_CONTEXT_TO_PROFILES_DATA&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&8640&10240&0x2920000&0x292003f&64&135&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_PD_1_CONTEXT_TO_PROFILES_DATA&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&8640&10240&0x2930000&0x293003f&64&135&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_PD_2_CONTEXT_TO_PROFILES_DATA&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&8640&10240&0x2940000&0x294003f&64&135&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_PD_3_CONTEXT_TO_PROFILES_DATA&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&8640&10240&0x2950000&0x295003f&64&135&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_PD_4_CONTEXT_TO_PROFILES_DATA&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&8640&10240&0x2960000&0x296003f&64&135&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLPLE_PD_5_CONTEXT_TO_PROFILES_DATA&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&8640&10240&0x2970000&0x297003f&64&135&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLP_ELK_FWD_STRENGTH_MAPPING_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3328&8192&0x16f0000&0x16f00ff&256&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLP_ELK_RPF_STRENGTH_MAPPING_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3328&8192&0x1700000&0x17000ff&256&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLP_FWD_FORMAT_CONFIGURATION_TABLE&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&23424&24576&0x21000&0x2103f&64&183&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLP_FWD_PREFIX_INDEX_TABLE&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&512&0x20000&0x20007&8&32&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLP_KAPS_STRENGTH_MAPPING_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&13312&32768&0x16b0000&0x16b00ff&256&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLP_PORT_PROFILE_MAP&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1280&8192&0x1710000&0x17100ff&256&5&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLP_PTC_PROFILE_MAP&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1024&8192&0x1720000&0x17200ff&256&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FLP_RPF_FORMAT_CONFIGURATION_TABLE&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&14592&16384&0xf0000&0xf003f&64&114&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_FLP_RPF_PREFIX_INDEX_TABLE&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&512&0x10000&0x10007&8&32&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_FORCE_LB_LAYER_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&176&256&0x1660000&0x1660003&4&44&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_ICMP_TYPE_COMPRESSION_TABLE&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1280&8192&0x1730000&0x17300ff&256&5&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_IEEE_1588_ACTION&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&7680&8192&0x1440000&0x14400ff&256&30&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_IEEE_1588_IDENTIFICATION_CAM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2752&3072&0x1430000&0x143001f&32&86&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_IPPB_FLP_BYPASS_FIFO&IPPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&652224&0&0x1770000&0x17709df&2528&258&PARITY protected&No Action&&&&#13;&#10;IPPB_KLEAP_LKP_FFC_INSTRUCTION&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPB_FLPLE_FFC_GROUP_0_QUAD_0&4224&6144&0x2510000&0x251003f&64&66&Alias, No Action&&&&&#13;&#10;IPPB_LEARN_APPDB_MAP&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&24&128&0x1780000&0x1780003&4&6&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_LOAD_BALANCING_CRC_SELECTION_CAM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&3264&4096&0x16a0000&0x16a001f&32&102&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_MEM_100000&IPPB&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&435712&0&0x100000&0x10007f&128&3404&PARITY protected&No Action&&&&#13;&#10;IPPB_MEM_120000&IPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0x120000&0x12003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_MEM_1E00000&IPPB&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&16320&0&0x1e00000&0x1e0005f&96&170&ECC protected&&No Action&No Action&&#13;&#10;IPPB_MEM_1E10000&IPPB&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&2704&0&0x1e10000&0x1e1000f&16&169&ECC protected&&No Action&No Action&&#13;&#10;IPPB_MEM_1E20000&IPPB&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&10432&0&0x1e20000&0x1e2003f&64&163&ECC protected&&No Action&SOFT_RESET&&#13;&#10;IPPB_MEM_A00000&IPPB&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&435712&0&0xa00000&0xa0007f&128&3404&PARITY protected&No Action&&&&#13;&#10;IPPB_MEM_A20000&IPPB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0xa20000&0xa2003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_MEM_F000000&IPPB&FALSE&FALSE&TRUE&FALSE&FALSE&TRUE&none&&Medium&&478208&0&0xf000000&0xf0000ff&256&1868&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_MPLS_LABEL_TYPES_CAM_0&IPPB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&90&0&0x1640000&0x1640001&2&45&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_MPLS_LABEL_TYPES_CAM_1&IPPB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&90&0&0x1650000&0x1650001&2&45&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_MY_BFD_DIP&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2064&2560&0x1470000&0x147000f&16&129&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_OAMA&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&1015808&1048576&0x1020000&0x1027fff&32768&31&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_OAMB&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&118784&131072&0x1030000&0x1030fff&4096&29&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_OAM_CHANNEL_TYPE&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&512&512&0x1480000&0x148000f&16&32&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_OAM_COUNTER_DISABLE_MAP&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&768&8192&0x1010000&0x10100ff&256&3&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_OAM_KEY_SEL_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&304&512&0x1790000&0x179000f&16&19&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_OAM_MP_TYPE_MAP&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&4096&32768&0x1000000&0x10003ff&1024&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_OAM_MY_CFM_MAC&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&78336&81920&0x1460000&0x14600ff&256&306&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_OAM_PDU_DS_TO_PCP_VEC&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&768&8192&0x1410000&0x14100ff&256&3&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_PHB_ECN_CONTEXT_ACTION_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1600&2048&0x1500000&0x150001f&32&50&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_PHB_ECN_CONTEXT_SELECTION_CAM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&3136&4096&0x14f0000&0x14f001f&32&98&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_PHB_ECN_MAP_INDEX_EXPLICIT_VALUE_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&256&2048&0x1510000&0x151003f&64&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_PHB_ECN_PROFILE_RESOLUTION_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&16&128&0x14e0000&0x14e0003&4&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_PHB_ECN_RESULT_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&24576&131072&0x1520000&0x1520fff&4096&6&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_PHB_TCDP_PROFILE_RESOLUTION_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&8192&32768&0x1490000&0x14903ff&1024&8&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_PHB_TC_DP_CONTEXT_ACTION_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1600&2048&0x14b0000&0x14b001f&32&50&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_PHB_TC_DP_CONTEXT_SELECTION_CAM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&3136&4096&0x14a0000&0x14a001f&32&98&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_PHB_TC_DP_MAP_INDEX_EXPLICIT_VALUE_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&212992&524288&0x14c0000&0x14c3fff&16384&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_PHB_TC_DP_RESULT_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&655360&2097152&0x14d0000&0x14dffff&65536&10&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_PINFO_FLP_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&25344&32768&0x1400000&0x14000ff&256&99&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_REMARK_CONTEXT_ACTION_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1600&2048&0x1550000&0x155001f&32&50&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_REMARK_CONTEXT_SELECTION_CAM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&3136&4096&0x1540000&0x154001f&32&98&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_REMARK_MAP_INDEX_EXPLICIT_VALUE_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&262144&524288&0x1560000&0x1563fff&16384&16&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_REMARK_PROFILE_RESOLUTION_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&8192&32768&0x1530000&0x15303ff&1024&8&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_REMARK_RESULT_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&983040&2097152&0x1570000&0x157ffff&65536&15&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_TRAP_HANDLING_TABLE&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&9504&13824&0x1750000&0x17501af&432&22&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_TRAP_PROFILING_TABLE&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&5120&8192&0x1740000&0x17400ff&256&20&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPB_TTL_CONTEXT_ACTION_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1344&2048&0x1590000&0x159001f&32&42&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_TTL_CONTEXT_SELECTION_CAM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2880&3072&0x1580000&0x158001f&32&90&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_UNKNOWN_DA_PROFILE&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&704&1024&0x1420000&0x142001f&32&22&Un-protected RegArray, No Action&&&&&#13;&#10;IPPB_VLAN_EDIT_PCP_DEI_MEM&IPPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&9984&16384&0x1760000&0x17600ff&256&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_CS_INLIF_PROFILE_MAP_0&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1024&8192&0x9f0000&0x9f00ff&256&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_CS_INLIF_PROFILE_MAP_1&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1024&8192&0xa00000&0xa000ff&256&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_EFES_ACTION_MASK&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&4096&4096&0x3c0000&0x3c0003&4&32&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_EVENTOR_FIFO&IPPC&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&3300&0&0x9d0000&0x9d0009&10&330&PARITY protected&No Action&&&&#13;&#10;IPPC_FEM_0_4B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&136&256&0x7c0000&0x7c0003&4&34&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_10_24B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&772&896&0x860000&0x860003&4&193&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_11_24B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&772&896&0x870000&0x870003&4&193&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_12_24B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&772&896&0x880000&0x880003&4&193&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_13_24B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&772&896&0x890000&0x890003&4&193&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_14_24B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&772&896&0x8a0000&0x8a0003&4&193&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_15_24B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&772&896&0x8b0000&0x8b0003&4&193&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_1_4B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&136&256&0x7d0000&0x7d0003&4&34&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_2_24B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&772&896&0x7e0000&0x7e0003&4&193&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_3_24B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&772&896&0x7f0000&0x7f0003&4&193&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_4_24B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&772&896&0x800000&0x800003&4&193&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_5_24B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&772&896&0x810000&0x810003&4&193&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_6_24B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&772&896&0x820000&0x820003&4&193&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_7_24B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&772&896&0x830000&0x830003&4&193&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_8_24B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&772&896&0x840000&0x840003&4&193&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_9_24B_MAP_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&772&896&0x850000&0x850003&4&193&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_BIT_SELECT&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&384&2048&0x5c0000&0x5c0003&4&6&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FEM_MAP_INDEX_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&8192&32768&0x6c0000&0x6c003f&64&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_FES_2ND_INSTRUCTION&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&122880&131072&0x1c0000&0x1c007f&128&30&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_FIFO_DIRECT_EXTRACTION_PASS_1&IPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&114944&0&0x910000&0x91007f&128&898&ECC protected&&No Action&No Action&&#13;&#10;IPPC_FIFO_DIRECT_EXTRACTION_PASS_2&IPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&46720&0&0x960000&0x96007f&128&365&ECC protected&&No Action&No Action&&#13;&#10;IPPC_FIFO_DIRECT_PASS_1&IPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&11790&0&0x900000&0x900059&90&131&ECC protected&&No Action&No Action&&#13;&#10;IPPC_FIFO_DIRECT_PASS_2&IPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&11790&0&0x950000&0x950059&90&131&ECC protected&&No Action&No Action&&#13;&#10;IPPC_FIFO_DSP&IPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&627200&0&0x8c0000&0x8c00ff&256&2450&ECC protected&&No Action&No Action&&#13;&#10;IPPC_FIFO_DSP_PASS_1&IPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&27648&0&0x8e0000&0x8e007f&128&216&ECC protected&&No Action&SOFT_RESET&&#13;&#10;IPPC_FIFO_DSP_PASS_2&IPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&77696&0&0x930000&0x93007f&128&607&ECC protected&&No Action&No Action&&#13;&#10;IPPC_FIFO_EXEM_PASS_1&IPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&7290&0&0x920000&0x920059&90&81&ECC protected&&No Action&No Action&&#13;&#10;IPPC_FIFO_EXEM_PASS_2&IPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&7290&0&0x970000&0x970059&90&81&ECC protected&&No Action&No Action&&#13;&#10;IPPC_FIFO_IP_DSP&IPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&34700&0&0x8d0000&0x8d0009&10&3470&PARITY protected&No Action&&&&#13;&#10;IPPC_FIFO_STATE_TABLE_PASS_1&IPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&3712&0&0x980000&0x98007f&128&29&ECC protected&&No Action&No Action&&#13;&#10;IPPC_FIFO_STATE_TABLE_PASS_2&IPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&3712&0&0x990000&0x99007f&128&29&ECC protected&&No Action&No Action&&#13;&#10;IPPC_FIFO_TCAM_PASS_1&IPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&26730&0&0x8f0000&0x8f0059&90&297&ECC protected&&No Action&No Action&&#13;&#10;IPPC_FIFO_TCAM_PASS_2&IPPC&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&26730&0&0x940000&0x940059&90&297&ECC protected&&No Action&No Action&&#13;&#10;IPPC_L_4_OPS&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1680&2304&0x130000&0x130017&24&70&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_MAP_STATISTIC_OBJECT&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&288&1024&0x9b0000&0x9b001f&32&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_MEM_220000&IPPC&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&316800&0&0x220000&0x22007f&128&2475&PARITY protected&No Action&&&&#13;&#10;IPPC_MEM_240000&IPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0x240000&0x24003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_MEM_F000000&IPPC&FALSE&FALSE&TRUE&FALSE&FALSE&TRUE&none&&Medium&&482048&0&0xf000000&0xf0000ff&256&1883&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_PER_PORT_STATISTICS&IPPC&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&&7936&0&0x9e0000&0x9e00ff&256&31&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_PINFO_PMF&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&21504&24576&0x100000&0x1000ff&256&84&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_PMFACSA_ACTION&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1664&4096&0xf30000&0xf3007f&128&13&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_PMFACSA_TCAM_BANK&IPPC&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&103680&0&0xf00000&0xf000ff&256&405&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_PMFACSA_TCAM_BANK_COMMAND&IPPC&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPC_PMFACSA_TCAM_BANK&103680&0&0xf00000&0xf000ff&256&405&Alias, No Action&&&&&#13;&#10;IPPC_PMFACSA_TCAM_BANK_REPLY&IPPC&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPC_PMFACSA_TCAM_BANK&103680&0&0xf00000&0xf000ff&256&405&Alias, No Action&&&&&#13;&#10;IPPC_PMFACSA_TCAM_ENTRY_PROTECTION&IPPC&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2304&0&0xf10000&0xf100ff&256&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_PMFACSA_TCAM_HIT_INDICATION&IPPC&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&128&0&0xf20000&0xf2000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_PMFACSB_ACTION&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1664&4096&0x1030000&0x103007f&128&13&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_PMFACSB_TCAM_BANK&IPPC&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&52480&0&0x1000000&0x10000ff&256&205&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_PMFACSB_TCAM_BANK_COMMAND&IPPC&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPC_PMFACSB_TCAM_BANK&52480&0&0x1000000&0x10000ff&256&205&Alias, No Action&&&&&#13;&#10;IPPC_PMFACSB_TCAM_BANK_REPLY&IPPC&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPC_PMFACSB_TCAM_BANK&52480&0&0x1000000&0x10000ff&256&205&Alias, No Action&&&&&#13;&#10;IPPC_PMFACSB_TCAM_ENTRY_PROTECTION&IPPC&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2048&0&0x1010000&0x10100ff&256&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_PMFACSB_TCAM_HIT_INDICATION&IPPC&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&128&0&0x1020000&0x102000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION&IPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0x230000&0x23003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_PMFASOFT_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&IPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x230000&0x23003f&64&322&Alias, No Action&&&&&#13;&#10;IPPC_PMFASOFT_PEMA_LOAD_SELECT_CHUNK_LITERARY&IPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x230000&0x23003f&64&322&Alias, No Action&&&&&#13;&#10;IPPC_PMFASOFT_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX&IPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x230000&0x23003f&64&322&Alias, No Action&&&&&#13;&#10;IPPC_PMFASOFT_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX&IPPC&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPC_PMFASOFT_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0x230000&0x23003f&64&322&Alias, No Action&&&&&#13;&#10;IPPC_PMF_FEM_PROGRAM&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&15232&16384&0x1a0000&0x1a003f&64&238&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_PMF_FES_PROGRAM&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&23168&24576&0x1b0000&0x1b003f&64&362&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_PMF_INITIAL_KEY_PASS_2&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&640&2048&0x160000&0x16003f&64&10&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_PMF_KBR_PASS_1&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&44416&45056&0x150000&0x15003f&64&694&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_PMF_KBR_PASS_2&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&13952&14336&0x180000&0x18003f&64&218&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_PMF_KEY_GEN_PASS_1&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&125440&126976&0x140000&0x14003f&64&1960&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_PMF_KEY_GEN_PASS_2&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&50432&51200&0x170000&0x17003f&64&788&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_PMF_PROGRAM_GENERAL&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&384&2048&0x190000&0x19003f&64&6&Un-protected RegArray, No Action&&&&&#13;&#10;IPPC_PROGRAM_KEY_GEN_VAR&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&2688&4096&0x120000&0x12003f&64&42&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_PTC_INFO_PMF&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&10752&16384&0x110000&0x1100ff&256&42&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_STATE_TABLE&IPPC&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&13312&32768&0x9a0000&0x9a03ff&1024&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPC_TRAJECTORY_CONFIGURATION&IPPC&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Medium&&2176&0&0x9c0000&0x9c003f&64&34&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_CONTEXT_PROFILE_TABLE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&512&8192&0x10c0000&0x10c00ff&256&2&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_DESTINATION_STATUS&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&106496&262144&0xe60000&0xe61fff&8192&13&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_EFES_ACTION_MASK&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2048&2048&0x270000&0x270003&4&32&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_ELEPHANT_TRAP_CFG&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&192&512&0x2030000&0x203000f&16&12&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_FEC_ARR_PREFIX_INDEX_TABLE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2688&3584&0xfb0000&0xfb000f&16&24&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_FEC_ECMP&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&1277952&2097152&0xa00000&0xa007ff&2048&39&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_FEC_ECMP_GROUP_PROFILE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&147456&196608&0xb00000&0xb003ff&1024&48&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_FEC_ECMP_MEMBERS&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&159744&262144&0xb60000&0xb600ff&256&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_FEC_ECMP_RPF_MODE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&6144&98304&0xb30000&0xb303ff&1024&2&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_FEC_FORMAT_CONFIGURATION_TABLE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&45248&57344&0x1020000&0x102003f&64&101&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_FEC_PATH_SELECT&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&638976&1048576&0xc60000&0xc601ff&512&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_FES_2ND_INSTRUCTION&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&57344&65536&0x170000&0x17007f&128&28&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_FIFO_DIRECT_EXTRACTION&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&42624&0&0x3d0000&0x3d007f&128&333&ECC protected&&No Action&No Action&&#13;&#10;IPPD_FIFO_DIRECT_PASS&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&11790&0&0x3c0000&0x3c0059&90&131&ECC protected&&No Action&No Action&&#13;&#10;IPPD_FIFO_DSP&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&307968&0&0x380000&0x38007f&128&2406&PARITY protected&No Action&&&&#13;&#10;IPPD_FIFO_DSP_1&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&TRUE&none&&Low&&1664&0&0x3a0000&0x3a007f&128&13&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_FIFO_ELK_RX&IPPD&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&271872&0&0x2210000&0x22101ff&512&531&ECC protected&&No Action&SOFT_RESET&&#13;&#10;IPPD_FIFO_ELK_TX&IPPD&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&271872&0&0x2200000&0x22001ff&512&531&ECC protected&&No Action&SOFT_RESET&&#13;&#10;IPPD_FIFO_EXEM&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&6660&0&0x3e0000&0x3e0059&90&74&ECC protected&&No Action&No Action&&#13;&#10;IPPD_FIFO_IP_DSP&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&21310&0&0x390000&0x390009&10&2131&PARITY protected&No Action&&&&#13;&#10;IPPD_FIFO_PACKET_DATA&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&601856&0&0xed0000&0xed00ff&256&2351&PARITY protected&No Action&&&&#13;&#10;IPPD_FIFO_PASS_1&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&27120&0&0xe70000&0xe7004f&80&339&ECC protected&&No Action&No Action&&#13;&#10;IPPD_FIFO_PASS_2&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&27120&0&0xe80000&0xe8004f&80&339&ECC protected&&No Action&No Action&&#13;&#10;IPPD_FIFO_PASS_3&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&27120&0&0xe90000&0xe9004f&80&339&ECC protected&&No Action&No Action&&#13;&#10;IPPD_FIFO_PASS_4&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&27120&0&0xea0000&0xea004f&80&339&ECC protected&&No Action&No Action&&#13;&#10;IPPD_FIFO_PASS_5&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&27120&0&0xeb0000&0xeb004f&80&339&ECC protected&&No Action&No Action&&#13;&#10;IPPD_FIFO_PASS_6&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&27120&0&0xec0000&0xec004f&80&339&ECC protected&&No Action&No Action&&#13;&#10;IPPD_FIFO_TCAM_PASS_1&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&12600&0&0x3b0000&0x3b0059&90&140&ECC protected&&No Action&No Action&&#13;&#10;IPPD_FORWARDING_STRENGTH_PROFILE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&48&512&0x20a0000&0x20a000f&16&3&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_FORWARDING_TYPE_TO_CODE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&256&2048&0x2050000&0x205003f&64&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_FWD_ACT_PROFILE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&132608&147456&0x20e0000&0x20e01ff&512&259&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_FWD_DESTINATION_PROFILE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&16384&0xee0000&0xee01ff&512&28&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_HEADER_PROFILE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&208&512&0x2060000&0x206000f&16&13&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_IN_LIF_PROFILE_TABLE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1024&8192&0x1090000&0x10900ff&256&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_IN_PORT_PROFILE_TABLE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&512&8192&0x10b0000&0x10b00ff&256&2&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_LBP_PP_PORT_INFO&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&15872&16384&0x2000000&0x20000ff&256&62&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_LEARN_ARR_CONFIGURATION_TABLE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&528&1024&0x20f0000&0x20f000f&16&33&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_MAP_STATISTIC_OBJECT&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&288&1024&0x370000&0x37001f&32&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_MEM_220000&IPPD&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&264064&0&0x220000&0x22007f&128&2063&PARITY protected&No Action&&&&#13;&#10;IPPD_MEM_230000&IPPD&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0x230000&0x23003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_MEM_240000&IPPD&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0x240000&0x24003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_MEM_230000_1&IPPD&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPD_MEM_230000&20608&22528&0x230000&0x23003f&64&322&Alias, No Action&&&&&#13;&#10;IPPD_MEM_230000_2&IPPD&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPD_MEM_230000&20608&22528&0x230000&0x23003f&64&322&Alias, No Action&&&&&#13;&#10;IPPD_MEM_230000_3&IPPD&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPD_MEM_230000&20608&22528&0x230000&0x23003f&64&322&Alias, No Action&&&&&#13;&#10;IPPD_MEM_230000_4&IPPD&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPD_MEM_230000&20608&22528&0x230000&0x23003f&64&322&Alias, No Action&&&&&#13;&#10;IPPD_MEM_F000000&IPPD&FALSE&FALSE&TRUE&FALSE&FALSE&TRUE&none&&Medium&&606464&0&0xf000000&0xf0000ff&256&2369&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_MIRROR_CODE_TO_CMD&IPPD&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&2560&0&0x20c0000&0x20c01ff&512&5&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_MRR_ACT_PROBABILITY&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&768&1024&0x2080000&0x208001f&32&24&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_OPCODE_MAP_RX&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2304&8192&0x2230000&0x22300ff&256&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_OPCODE_MAP_TX&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2048&8192&0x2220000&0x22200ff&256&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_PER_TRAP_CONTEXT_ENABLE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&576&2048&0x10a0000&0x10a003f&64&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_PINFO_PMF&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&21504&24576&0x100000&0x1000ff&256&84&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_PMFBCS_ACTION&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1664&4096&0xb030000&0xb03007f&128&13&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_PMFBCS_TCAM_BANK&IPPD&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&52480&0&0xb000000&0xb0000ff&256&205&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_PMFBCS_TCAM_BANK_COMMAND&IPPD&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPD_PMFBCS_TCAM_BANK&52480&0&0xb000000&0xb0000ff&256&205&Alias, No Action&&&&&#13;&#10;IPPD_PMFBCS_TCAM_BANK_REPLY&IPPD&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPD_PMFBCS_TCAM_BANK&52480&0&0xb000000&0xb0000ff&256&205&Alias, No Action&&&&&#13;&#10;IPPD_PMFBCS_TCAM_ENTRY_PROTECTION&IPPD&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2048&0&0xb010000&0xb0100ff&256&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_PMFBCS_TCAM_HIT_INDICATION&IPPD&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&128&0&0xb020000&0xb02000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_PMF_FES_PROGRAM&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&10816&12288&0x160000&0x16003f&64&169&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_PMF_KBR_PASS&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&7808&8192&0x140000&0x14003f&64&122&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_PMF_PASS_KEY_GEN&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&60672&61440&0x130000&0x13003f&64&948&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_PMF_PROGRAM_GENERAL&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&1344&2048&0x150000&0x15003f&64&21&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_PPH_ATTRIBUTES_BY_EEI&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&112&512&0x2020000&0x202000f&16&7&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_PROGRAM_KEY_GEN_VAR&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&2688&4096&0x120000&0x12003f&64&42&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_PTC_INFO_PMF&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&10752&16384&0x110000&0x1100ff&256&42&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_RXI_ELK&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&10560&0&0x2240000&0x224000f&16&660&PARITY protected&No Action&&&&#13;&#10;IPPD_SAME_INTERFACE_MAP&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1088&2048&0x10d0000&0x10d003f&64&17&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_SLB_CFG&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&192&512&0x2040000&0x204000f&16&12&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_SNP_ACT_PROBABILITY&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&768&1024&0x2070000&0x207001f&32&24&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_SNP_CODE_TO_CMD&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2560&16384&0x20b0000&0x20b01ff&512&5&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_STATISTICAL_SAMPLE_ACT_PROBABILITY&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&768&1024&0x2090000&0x209001f&32&24&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_STAT_SAMPLE_CODE_TO_CMD&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2560&16384&0x20d0000&0x20d01ff&512&5&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_SUPER_ARR_FORMAT_CONFIGURATION_TABLE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&48768&49152&0xf50000&0xf5003f&64&127&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPD_SUPER_ARR_PREFIX_INDEX_TABLE&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1728&3072&0xef0000&0xef000f&16&18&Un-protected RegArray, No Action&&&&&#13;&#10;IPPD_TIME_STAMP_FIFO&IPPD&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&175968&0&0x2010000&0x201119f&4512&39&ECC protected&&No Action&No Action&&#13;&#10;IPPD_WEAK_TM_MAP&IPPD&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1152&2048&0x10e0000&0x10e003f&64&18&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_LLRCS_ACTION&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1664&4096&0xba10000&0xba1007f&128&13&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_LLRCS_TCAM_BANK&IPPE&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&52480&0&0xba00000&0xba000ff&256&205&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_LLRCS_TCAM_BANK_COMMAND&IPPE&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPE_LLRCS_TCAM_BANK&52480&0&0xba00000&0xba000ff&256&205&Alias, No Action&&&&&#13;&#10;IPPE_LLRCS_TCAM_BANK_REPLY&IPPE&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPE_LLRCS_TCAM_BANK&52480&0&0xba00000&0xba000ff&256&205&Alias, No Action&&&&&#13;&#10;IPPE_LLRCS_TCAM_ENTRY_PROTECTION&IPPE&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2048&0&0xba20000&0xba200ff&256&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_LLRCS_TCAM_HIT_INDICATION&IPPE&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&128&0&0xba30000&0xba3000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_LLR_LLVP&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&29696&32768&0x620000&0x6203ff&1024&29&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPE_LLR_PTC_TABLE&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1024&8192&0x640000&0x6400ff&256&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_LL_MIRROR_PROFILE&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&16384&65536&0x630000&0x6307ff&2048&8&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPE_MEM_000000&IPPE&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&72960&76800&0x0&0x1f&32&152&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPE_MEM_570000&IPPE&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&5248&0&0x570000&0x57003f&64&82&ECC protected&&No Action&No Action&&#13;&#10;IPPE_MEM_580000&IPPE&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&67584&0&0x580000&0x58003f&64&1056&PARITY protected&No Action&&&&#13;&#10;IPPE_MEM_7000000&IPPE&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Low&&33344&34816&0x7000000&0x700003f&64&521&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPE_MEM_1E0000&IPPE&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&38160&46080&0x1e0000&0x1e002f&48&53&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_MEM_2D0000&IPPE&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&8640&23040&0x2d0000&0x2d002f&48&12&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_MEM_3C0000&IPPE&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Medium&&25200&46080&0x3c0000&0x3c002f&48&35&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_MEM_B900000&IPPE&FALSE&FALSE&TRUE&FALSE&FALSE&TRUE&none&&Medium&&311808&0&0xb900000&0xb9000ff&256&1218&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_MEM_F0000&IPPE&FALSE&FALSE&TRUE&FALSE&FALSE&TRUE&none&&Medium&&11520&0&0xf0000&0xf007f&128&6&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_PINFO_LLR&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&18688&24576&0x600000&0x6000ff&256&73&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPE_PP_PORT_TO_QOS&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&9472&16384&0x610000&0x6100ff&256&37&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPE_PP_PORT_TO_VD&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2304&8192&0x650000&0x6500ff&256&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_PRSE_LOAD_BALANCING_PROGRAM&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&46560&61440&0x100000&0x10001f&32&97&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPE_PRTCAM_TCAM_BANK&IPPE&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&39424&0&0x700000&0x7001ff&512&77&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_PRTCAM_TCAM_BANK_COMMAND&IPPE&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPE_PRTCAM_TCAM_BANK&39424&0&0x700000&0x7001ff&512&77&Alias, No Action&&&&&#13;&#10;IPPE_PRTCAM_TCAM_BANK_REPLY&IPPE&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPE_PRTCAM_TCAM_BANK&39424&0&0x700000&0x7001ff&512&77&Alias, No Action&&&&&#13;&#10;IPPE_PRTCAM_TCAM_ENTRY_PROTECTION&IPPE&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&3584&0&0x710000&0x7101ff&512&7&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_PRTCAM_TCAM_HIT_INDICATION&IPPE&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&512&0&0x720000&0x72003f&64&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_PRT_PP_PORT_INFO&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&12288&16384&0x530000&0x5300ff&256&48&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPE_PRT_PROFILE_INFO&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&42496&49152&0x520000&0x5200ff&256&166&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPE_PRT_PTC_INFO&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&9984&16384&0x500000&0x5000ff&256&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPE_PRT_PTC_PROFILE&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1024&8192&0x550000&0x5500ff&256&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_PRT_RECYCLE_INFO&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&512&512&0x510000&0x51000f&16&32&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_PRT_RECYCLE_PROFILE&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&64&512&0x560000&0x56000f&16&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPE_VIRTUAL_PORT_AD&IPPE&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&15360&16384&0x540000&0x5401ff&512&30&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_COE_CHANNEL_ID&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&13312&32768&0xa60000&0xa603ff&1024&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_DESIGNATED_VLAN_TABLE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&96&256&0x740000&0x740007&8&12&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_FWD_DOMAIN_CS_PROFILE_MAP&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4992&8192&0xb70000&0xb7007f&128&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_INGRESS_VLAN_EDIT_COMMAND_TABLE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&32256&32768&0x7f0000&0x7f01ff&512&63&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_LEARN_PAYLOAD_CONTEXT_MAPPING&IPPF&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&6240&0&0xa30000&0xa3000f&16&130&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_LIF_PROFILE_ATTRIBUTES_0&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&8192&0x810000&0x8100ff&256&2&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_LIF_PROFILE_ATTRIBUTES_1&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&8192&0x820000&0x8200ff&256&2&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_MAP_CTX_TO_SAVED_CONTEXT_PROFILE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1344&6144&0xbb0000&0xbb003f&64&7&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_MAP_PORT_TO_MEMBERSHIP_IF_VEC&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2304&8192&0x730000&0x7300ff&256&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_MAP_RIF_PROFILE_TO_ROUTING_ENABLE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&6144&6144&0x930000&0x93001f&32&64&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_MAP_VSI_MAC_PREFIX_TO_DA_MSB&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2432&4096&0xa80000&0xa8003f&64&38&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_MEM_AB00000&IPPF&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&361984&0&0xab00000&0xab0007f&128&2828&PARITY protected&No Action&&&&#13;&#10;IPPF_MEM_AB20000&IPPF&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0xab20000&0xab2003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_MEM_ABA0000&IPPF&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&PARITY&&Low&&361984&0&0xaba0000&0xaba007f&128&2828&PARITY protected&No Action&&&&#13;&#10;IPPF_MEM_ABC0000&IPPF&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14784&16384&0xabc0000&0xabc003f&64&231&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_MEM_F000000&IPPF&FALSE&FALSE&TRUE&FALSE&FALSE&TRUE&none&&Medium&&386304&0&0xf000000&0xf0000ff&256&1509&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_ROUTING_PROFILE_TABLE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&19968&24576&0x900000&0x9000ff&256&26&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_STP_TABLE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&135936&139264&0x7a0000&0x7a00ff&256&531&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_TERMINATION_PROFILE_TABLE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&64&256&0x790000&0x790007&8&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VD_TO_VLAN_CLASSIFICATION_PROFILE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2048&16384&0xb00000&0xb001ff&512&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VLAN_EDIT_PCP_DEI_MAP&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1024&2048&0x800000&0x80003f&64&16&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VLAN_MEMBERSHIP_IF_ATTR&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2048&16384&0xa70000&0xa701ff&512&4&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VLAN_MEMBERSHIP_TABLE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&2142208&2228224&0x750000&0x750fff&4096&523&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VLAN_RANGE_COMPRESSION_TABLE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&50432&51200&0x700000&0x70001f&32&788&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VRID_DA_PROFILE_ATTR&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1504&2048&0xae0000&0xae001f&32&47&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VRID_MY_MAC_MAPPING&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4576&5120&0xaf0000&0xaf001f&32&143&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VRID_MY_MAC_TCAM&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3392&4096&0x850000&0x85001f&32&106&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VSI_FORMAT_CONFIGURATION_TABLE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2864&3072&0xa20000&0xa2000f&16&179&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VSI_PREFIX_INDEX_TABLE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&168&256&0xa10000&0xa10007&8&21&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VSI_PROFILE_ATTRIBUTES_0&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1536&16384&0x830000&0x8301ff&512&3&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VSI_PROFILE_ATTRIBUTES_1&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1536&16384&0x840000&0x8401ff&512&3&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTACS_ACTION&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1664&4096&0xb4f0000&0xb4f007f&128&13&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTACS_TCAM_BANK&IPPF&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&103680&0&0xb4c0000&0xb4c00ff&256&405&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTACS_TCAM_BANK_COMMAND&IPPF&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPF_VTACS_TCAM_BANK&103680&0&0xb4c0000&0xb4c00ff&256&405&Alias, No Action&&&&&#13;&#10;IPPF_VTACS_TCAM_BANK_REPLY&IPPF&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPF_VTACS_TCAM_BANK&103680&0&0xb4c0000&0xb4c00ff&256&405&Alias, No Action&&&&&#13;&#10;IPPF_VTACS_TCAM_ENTRY_PROTECTION&IPPF&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2304&0&0xb4d0000&0xb4d00ff&256&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTACS_TCAM_HIT_INDICATION&IPPF&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&128&0&0xb4e0000&0xb4e000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTA_CONTEXT_SEL_TCAM&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&TRUE&none&&Low&&53120&0&0x7b0000&0x7b007f&128&415&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTA_LOOKUP_ACCESS_LOOKUP_FIFO_0&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&133660&0&0x860000&0x8600a3&164&815&PARITY protected&No Action&&&&#13;&#10;IPPF_VTA_LOOKUP_ACCESS_LOOKUP_FIFO_1&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&215760&0&0x870000&0x8700ad&174&1240&PARITY protected&No Action&&&&#13;&#10;IPPF_VTA_LOOKUP_ACCESS_LOOKUP_FIFO_2&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&24320&0&0x880000&0x8800ff&256&95&PARITY protected&No Action&&&&#13;&#10;IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION&IPPF&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0xab10000&0xab1003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTA_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&IPPF&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xab10000&0xab1003f&64&322&Alias, No Action&&&&&#13;&#10;IPPF_VTA_PEMA_LOAD_SELECT_CHUNK_LITERARY&IPPF&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xab10000&0xab1003f&64&322&Alias, No Action&&&&&#13;&#10;IPPF_VTA_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX&IPPF&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xab10000&0xab1003f&64&322&Alias, No Action&&&&&#13;&#10;IPPF_VTA_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX&IPPF&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTA_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xab10000&0xab1003f&64&322&Alias, No Action&&&&&#13;&#10;IPPF_VTA_POST_GENERAL_DATA_FIFO&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&73640&0&0xa90000&0xa9008b&140&526&PARITY protected&No Action&&&&#13;&#10;IPPF_VTBCS_ACTION&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1664&4096&0xc030000&0xc03007f&128&13&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTBCS_TCAM_BANK&IPPF&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&103680&0&0xc000000&0xc0000ff&256&405&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTBCS_TCAM_BANK_COMMAND&IPPF&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPF_VTBCS_TCAM_BANK&103680&0&0xc000000&0xc0000ff&256&405&Alias, No Action&&&&&#13;&#10;IPPF_VTBCS_TCAM_BANK_REPLY&IPPF&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPF_VTBCS_TCAM_BANK&103680&0&0xc000000&0xc0000ff&256&405&Alias, No Action&&&&&#13;&#10;IPPF_VTBCS_TCAM_ENTRY_PROTECTION&IPPF&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2304&0&0xc010000&0xc0100ff&256&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTBCS_TCAM_HIT_INDICATION&IPPF&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&128&0&0xc020000&0xc02000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTB_LOOKUP_ACCESS_LOOKUP_FIFO_0&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&431156&0&0x8a0000&0x8a00a3&164&2629&PARITY protected&No Action&&&&#13;&#10;IPPF_VTB_LOOKUP_ACCESS_LOOKUP_FIFO_1&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&82650&0&0x8b0000&0x8b00ad&174&475&PARITY protected&No Action&&&&#13;&#10;IPPF_VTB_LOOKUP_ACCESS_LOOKUP_FIFO_2&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&75992&0&0x8c0000&0x8c00b7&184&413&PARITY protected&No Action&&&&#13;&#10;IPPF_VTB_LOOKUP_ACCESS_LOOKUP_FIFO_3&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&47340&0&0xaa0000&0xaa0059&90&526&PARITY protected&No Action&&&&#13;&#10;IPPF_VTB_POST_GENERAL_DATA_FIFO&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&73640&0&0xab0000&0xab008b&140&526&PARITY protected&No Action&&&&#13;&#10;IPPF_VTCCS_ACTION&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1664&4096&0xb660000&0xb66007f&128&13&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTCCS_TCAM_BANK&IPPF&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&103680&0&0xb630000&0xb6300ff&256&405&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTCCS_TCAM_BANK_COMMAND&IPPF&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPF_VTCCS_TCAM_BANK&103680&0&0xb630000&0xb6300ff&256&405&Alias, No Action&&&&&#13;&#10;IPPF_VTCCS_TCAM_BANK_REPLY&IPPF&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&IPPF_VTCCS_TCAM_BANK&103680&0&0xb630000&0xb6300ff&256&405&Alias, No Action&&&&&#13;&#10;IPPF_VTCCS_TCAM_ENTRY_PROTECTION&IPPF&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2304&0&0xb640000&0xb6400ff&256&9&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTCCS_TCAM_HIT_INDICATION&IPPF&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&128&0&0xb650000&0xb65000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTC_LOOKUP_ACCESS_LOOKUP_FIFO_0&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&431156&0&0x8d0000&0x8d00a3&164&2629&PARITY protected&No Action&&&&#13;&#10;IPPF_VTC_LOOKUP_ACCESS_LOOKUP_FIFO_1&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&82650&0&0x8e0000&0x8e00ad&174&475&PARITY protected&No Action&&&&#13;&#10;IPPF_VTC_LOOKUP_ACCESS_LOOKUP_FIFO_2&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&75992&0&0x8f0000&0x8f00b7&184&413&PARITY protected&No Action&&&&#13;&#10;IPPF_VTC_LOOKUP_ACCESS_LOOKUP_FIFO_3&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&47340&0&0xac0000&0xac0059&90&526&PARITY protected&No Action&&&&#13;&#10;IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION&IPPF&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&20608&22528&0xabb0000&0xabb003f&64&322&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTC_PEMA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX&IPPF&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xabb0000&0xabb003f&64&322&Alias, No Action&&&&&#13;&#10;IPPF_VTC_PEMA_LOAD_SELECT_CHUNK_LITERARY&IPPF&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xabb0000&0xabb003f&64&322&Alias, No Action&&&&&#13;&#10;IPPF_VTC_PEMA_LOAD_SELECT_HEADER_BY_CONST_INDEX&IPPF&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xabb0000&0xabb003f&64&322&Alias, No Action&&&&&#13;&#10;IPPF_VTC_PEMA_LOAD_SELECT_HEADER_BY_VAR_INDEX&IPPF&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTC_PEMA_LOAD_CHUNK_SELECTION&20608&22528&0xabb0000&0xabb003f&64&322&Alias, No Action&&&&&#13;&#10;IPPF_VTC_POST_GENERAL_DATA_FIFO&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&73640&0&0xad0000&0xad008b&140&526&PARITY protected&No Action&&&&#13;&#10;IPPF_VTT_CONTEXT_SEL_TCAM&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&TRUE&none&&Low&&159360&0&0x7c0000&0x7c007f&128&415&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTT_CURRENT_CONTEXT_PROFILE_MAP&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1152&6144&0xb10000&0xb1003f&64&6&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTT_FORMAT_CONFIGURATION_TABLE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&96960&98304&0x9e0000&0x9e003f&64&505&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_INIT_CONTEXT_ENABLERS&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&768&2048&0x960000&0x96003f&64&12&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTT_IN_PP_PORT_CONFIG&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&24576&32768&0x770100&0x7701ff&256&48&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_IN_PP_PORT_CONFIG_0&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&17664&24576&0x760000&0x7600ff&256&69&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_MPLS_LABEL_RANGE_TABLE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&336&512&0x9a0000&0x9a0007&8&42&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTT_PREFIX_INDEX_TABLE&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1152&1536&0x9b0000&0x9b000f&16&24&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTT_RES_CONTEXT_ENABLERS&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&12672&18432&0x970000&0x97003f&64&66&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_ONE_LE_CONTEXT_CONSTANT_VALUES&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4608&6144&0xb80000&0xb8003f&64&72&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_ONE_LE_CONTROL_MEM&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2016&2688&0xad50000&0xad50053&84&24&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTT_ST_ONE_LE_FFC&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&19200&20480&0xacb0000&0xacb003f&64&300&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_HEADER&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTT_ST_ONE_LE_FFC&19200&20480&0xacb0000&0xacb003f&64&300&Alias, No Action&&&&&#13;&#10;IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTT_ST_ONE_LE_FFC&19200&20480&0xacb0000&0xacb003f&64&300&Alias, No Action&&&&&#13;&#10;IPPF_VTT_ST_ONE_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTT_ST_ONE_LE_FFC&19200&20480&0xacb0000&0xacb003f&64&300&Alias, No Action&&&&&#13;&#10;IPPF_VTT_ST_ONE_LE_FFC_CMD_LITERALLTY&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTT_ST_ONE_LE_FFC&19200&20480&0xacb0000&0xacb003f&64&300&Alias, No Action&&&&&#13;&#10;IPPF_VTT_ST_ONE_LE_KBR&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&6656&8192&0xacc0000&0xacc003f&64&104&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_ONE_LE_KLEAP_LKP_FFC_INSTRUCTION&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTT_ST_ONE_LE_FFC&19200&20480&0xacb0000&0xacb003f&64&300&Alias, No Action&&&&&#13;&#10;IPPF_VTT_ST_ONE_LE_LATENCY_FIFO_MEM&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&28224&0&0xacf0000&0xacf0053&84&168&PARITY protected&No Action&&&&#13;&#10;IPPF_VTT_ST_ONE_LE_LATENCY_FIFO_MEM_2&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&5796&0&0xad10000&0xad10053&84&69&PARITY protected&No Action&&&&#13;&#10;IPPF_VTT_ST_ONE_LE_LATENCY_FIFO_MEM_3&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&5796&0&0xad20000&0xad20053&84&69&PARITY protected&No Action&&&&#13;&#10;IPPF_VTT_ST_ONE_LE_LATENCY_FIFO_MEM_4&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&5796&0&0xad30000&0xad30053&84&69&PARITY protected&No Action&&&&#13;&#10;IPPF_VTT_ST_ONE_LE_LATENCY_FIFO_MEM_5&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&5796&0&0xad40000&0xad40053&84&69&PARITY protected&No Action&&&&#13;&#10;IPPF_VTT_ST_ONE_LE_PD&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&10944&12288&0xacd0000&0xacd003f&64&171&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_ONE_LE_PD_CONTEXT_TO_PROFILES_DATA&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&8640&10240&0xace0000&0xace003f&64&135&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_CONTEXT_CONSTANT_VALUES&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&9216&12288&0xb90000&0xb9003f&64&72&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_CONTROL_MEM&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&4368&5376&0xb100000&0xb100053&84&26&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_HEADER&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0&4224&6144&0xaeb0000&0xaeb003f&64&66&Alias, No Action&&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_LAYER_RECORDS&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0&4224&6144&0xaeb0000&0xaeb003f&64&66&Alias, No Action&&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_FFC_CMD_BITS_FROM_RELATIVE_HEADER&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0&4224&6144&0xaeb0000&0xaeb003f&64&66&Alias, No Action&&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_FFC_CMD_LITERALLTY&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0&4224&6144&0xaeb0000&0xaeb003f&64&66&Alias, No Action&&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4224&6144&0xaeb0000&0xaeb003f&64&66&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_CONTEXT_SELECTOR&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&64&2048&0xaec0000&0xaec003f&64&1&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_FFC_GROUP_1_QUAD_0&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&7936&8192&0xaed0000&0xaed003f&64&124&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_FFC_GROUP_1_QUAD_CONTEXT_SELECTOR&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&64&2048&0xaee0000&0xaee003f&64&1&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_FFC_GROUP_2_QUAD&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&15872&16384&0xaef0000&0xaef003f&64&124&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_FFC_GROUP_2_QUAD_CONTEXT_SELECTOR&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&2048&0xaf10000&0xaf1003f&64&2&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_FFC_GROUP_3_QUAD_0&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&7936&8192&0xaf20000&0xaf2003f&64&124&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_FFC_GROUP_3_QUAD_1&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4224&6144&0xaf30000&0xaf3003f&64&66&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_FFC_GROUP_3_QUAD_CONTEXT_SELECTOR&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&2048&0xaf40000&0xaf4003f&64&2&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_KBR&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&14336&0xaf50000&0xaf5003f&64&32&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_KEY_BUILDER_CONTEXT_SELECTOR&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&448&2048&0xafc0000&0xafc003f&64&7&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_KLEAP_LKP_FFC_INSTRUCTION&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IPPF_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_0&4224&6144&0xaeb0000&0xaeb003f&64&66&Alias, No Action&&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_LATENCY_FIFO_MEM&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&28224&0&0xb090000&0xb090053&84&168&PARITY protected&No Action&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_LATENCY_FIFO_MEM_2&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&5796&0&0xb0b0000&0xb0b0053&84&69&PARITY protected&No Action&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_LATENCY_FIFO_MEM_3&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&5796&0&0xb0c0000&0xb0c0053&84&69&PARITY protected&No Action&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_LATENCY_FIFO_MEM_4&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&5796&0&0xb0d0000&0xb0d0053&84&69&PARITY protected&No Action&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_LATENCY_FIFO_MEM_5&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&5796&0&0xb0e0000&0xb0e0053&84&69&PARITY protected&No Action&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_LATENCY_FIFO_MEM_6&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&5796&0&0xb0f0000&0xb0f0053&84&69&PARITY protected&No Action&&&&#13;&#10;IPPF_VTT_ST_TWO_LE_PD_0&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4544&6144&0xafd0000&0xafd003f&64&71&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_PD_1&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4544&6144&0xafe0000&0xafe003f&64&71&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_PD_2&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4544&6144&0xaff0000&0xaff003f&64&71&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_PD_3&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4544&6144&0xb000000&0xb00003f&64&71&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_PD_4&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4544&6144&0xb010000&0xb01003f&64&71&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_PD_5&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4544&6144&0xb020000&0xb02003f&64&71&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_PD_0_CONTEXT_TO_PROFILES_DATA&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3584&4096&0xb030000&0xb03003f&64&56&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_PD_1_CONTEXT_TO_PROFILES_DATA&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3584&4096&0xb040000&0xb04003f&64&56&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_PD_2_CONTEXT_TO_PROFILES_DATA&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3584&4096&0xb050000&0xb05003f&64&56&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_PD_3_CONTEXT_TO_PROFILES_DATA&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3584&4096&0xb060000&0xb06003f&64&56&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_PD_4_CONTEXT_TO_PROFILES_DATA&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3584&4096&0xb070000&0xb07003f&64&56&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_ST_TWO_LE_PD_5_CONTEXT_TO_PROFILES_DATA&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3584&4096&0xb080000&0xb08003f&64&56&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPPF_VTT_S_1_VSI_LKUP_FIFO_PIPE&IPPF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Medium&&180930&0&0x890000&0x890049&74&2445&PARITY protected&No Action&&&&#13;&#10;IPPF_VTT_USER_GENERAL_CONTAINER_CFG&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4608&6144&0xb40000&0xb4003f&64&24&Un-protected RegArray, No Action&&&&&#13;&#10;IPPF_VTT_VLAN_DOMAIN_ATTRIBUTES&IPPF&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&50176&65536&0x720000&0x7201ff&512&98&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPS_AUTO_DOC_NAME_55&IPS&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&4390912&0&0x140000&0x14ffff&65536&67&ECC protected&&No Action&SOFT_RESET&&#13;&#10;IPS_AUTO_DOC_NAME_56&IPS&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&45056&0&0x180000&0x1807ff&2048&22&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_AUTO_DOC_NAME_59&IPS&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&499712&0&0x1c0000&0x1c1fff&8192&61&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_AUTO_DOC_NAME_69&IPS&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&124928&0&0x220000&0x2207ff&2048&61&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_AUTO_DOC_NAME_79&IPS&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&6912&0&0x260000&0x26007f&128&54&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_AUTO_DOC_NAME_87&IPS&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&2432&0&0x280000&0x28007f&128&19&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_AUTO_DOC_NAME_95&IPS&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Medium&&7680&0&0x300000&0x30007f&128&60&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_AUTO_DOC_NAME_98&IPS&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&9728&0&0x340000&0x34007f&128&76&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_CRBAL_TH&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&3456&4096&0xc0000&0xc001f&32&108&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_CRDT_VALUE_SEL&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2048&4096&0x2e0000&0x2e007f&128&16&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_CRDT_WD_TH&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&256&1024&0x100000&0x10001f&32&8&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_DQM_DEQ_CMD_PRMS&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&384&4096&0x200000&0x20007f&128&3&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_DQM_DEQ_CMD_READ_WEIGHT_PROFILE_MAP&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&40&256&0x240000&0x240007&8&5&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_EMPTY_Q_CRBAL_TH&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&1184&2048&0xe0000&0xe001f&32&37&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_FMS_BYPASS&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2048&4096&0x2c0000&0x2c007f&128&16&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_QFM&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&376832&524288&0x40000&0x43fff&16384&23&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPS_QSIZE_TH&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&2560&3072&0x80000&0x8001f&32&80&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_QSPM&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&344064&524288&0x0&0x3fff&16384&21&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPS_QTYPE&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&385024&524288&0x60000&0x61fff&8192&47&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPS_SLOW_FACTOR_TH&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&5376&6144&0xa0000&0xa001f&32&168&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_SPM&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&819200&1048576&0x20000&0x27fff&32768&25&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPS_SQM_DEQ_CMD_PRMS&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Severe&&2816&8192&0x1a0000&0x1a00ff&256&11&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_SQM_DEQ_CMD_READ_WEIGHT_PROFILE_MAP&IPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Medium&&40&256&0x1e0000&0x1e0007&8&5&Un-protected RegArray, No Action&&&&&#13;&#10;IPS_TIME_STAMP_MEMORY&IPS&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&4864&0&0x2a0000&0x2a00ff&256&19&Un-protected RegArray, No Action&&&&&#13;&#10;IPT_CGM_S_2D_CMD_RXI&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&5952&0&0xe0000&0xe001f&32&186&ECC protected&&No Action&No Action&&#13;&#10;IPT_CGM_TX_CMD_RXI&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&5824&0&0xf0000&0xf001f&32&182&ECC protected&&No Action&No Action&&#13;&#10;IPT_DBLF&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&1038336&0&0x80000&0x867ff&26624&39&ECC protected&&No Action&No Action&&#13;&#10;IPT_DDEL_EOBFIF&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&9216&0&0x340000&0x34007f&128&72&ECC protected&&No Action&No Action&&#13;&#10;IPT_DQCF&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&3860480&0&0x40000&0x467ff&26624&145&ECC protected&&No Action&No Action&&#13;&#10;IPT_ITE_FABRIC_PEF&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&41616&0&0x390000&0x39002f&48&867&ECC protected&&No Action&No Action&&#13;&#10;IPT_ITE_FABRIC_WDF&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&202752&0&0x380000&0x38002f&48&4224&ECC protected&&No Action&No Action&&#13;&#10;IPT_MOP_MIX_SELFIF&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&14976&0&0x370000&0x37017f&384&39&ECC protected&&No Action&No Action&&#13;&#10;IPT_MOP_SELFIF&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&14976&0&0x360000&0x36017f&384&39&ECC protected&&No Action&No Action&&#13;&#10;IPT_PCP_ACF&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&2440&0&0x3a0000&0x3a0013&20&122&ECC protected&&No Action&No Action&&#13;&#10;IPT_PCP_ADF&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&83700&0&0x3d0000&0x3d0013&20&4185&ECC protected&&No Action&No Action&&#13;&#10;IPT_PCP_CFG&IPT&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&4992&8192&0x100000&0x10007f&128&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IPT_PEND_BUFF_FIFO&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&1357824&0&0x50000&0x567ff&26624&51&ECC protected&&No Action&No Action&&#13;&#10;IPT_PER_DTQ_GIPT_CFG&IPT&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&288&384&0x3b0000&0x3b0005&6&48&Un-protected RegArray, No Action&&&&&#13;&#10;IPT_PER_GIPT_SHAPER_CFG&IPT&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&460&480&0x3c0000&0x3c0004&5&92&Un-protected RegArray, No Action&&&&&#13;&#10;IPT_PER_SHAPER_CFG&IPT&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&810&960&0x20000&0x2000e&15&54&Un-protected RegArray, No Action&&&&&#13;&#10;IPT_PRIORITY_BITS_MAPPING_2_FDT&IPT&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&768&8192&0x10000&0x100ff&256&3&Un-protected RegArray, No Action&&&&&#13;&#10;IPT_RDF_MIXD_FIFO&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&545408&0&0xc0000&0xc007f&128&4261&ECC protected&&No Action&No Action&&#13;&#10;IPT_RDF_SRAM_FIFO&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&1664256&0&0xb0000&0xb017f&384&4334&ECC protected&&No Action&No Action&&#13;&#10;IPT_RRF_SELFIF&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&9984&0&0x350000&0x3500ff&256&39&ECC protected&&No Action&No Action&&#13;&#10;IPT_RRF_SRAM&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&1654784&0&0xa0000&0xa1fff&8192&202&ECC protected&&No Action&No Action&&#13;&#10;IPT_SCS_EOBFIF_MIX&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&133120&0&0x250000&0x25007f&128&104&ECC protected&&No Action&No Action&&#13;&#10;IPT_SCS_EOBFIF_SRM&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&92160&0&0x1b0000&0x1b007f&128&72&ECC protected&&No Action&No Action&&#13;&#10;IPT_SCS_OCB_EOBFIF&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&46080&0&0x2f0000&0x2f007f&128&72&ECC protected&&No Action&No Action&&#13;&#10;IPT_SCS_SELFIF&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&49920&0&0x110000&0x11007f&128&39&ECC protected&&No Action&No Action&&#13;&#10;IPT_SHAPER_FMC_CFG&IPT&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&327&384&0x30000&0x30002&3&109&Un-protected RegArray, No Action&&&&&#13;&#10;IPT_SRAM_DEL_Q&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&23552&0&0xd0000&0xd00ff&256&92&ECC protected&&No Action&No Action&&#13;&#10;IPT_S_2D_DBLF&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&83968&0&0x90000&0x907ff&2048&41&ECC protected&&No Action&No Action&&#13;&#10;IPT_S_2D_DQCF&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&319488&0&0x70000&0x707ff&2048&156&ECC protected&&No Action&No Action&&#13;&#10;IPT_S_2D_PEND_BUFF_FIFO&IPT&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&94208&0&0x60000&0x607ff&2048&46&ECC protected&&No Action&No Action&&#13;&#10;IQM_AUTO_DOC_NAME_11&IQM&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&79872&0&0x0&0x7ff&2048&39&ECC protected&&No Action&SOFT_RESET&&#13;&#10;IQM_AUTO_DOC_NAME_12&IQM&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&79872&0&0x40000&0x407ff&2048&39&ECC protected&&No Action&SOFT_RESET&&#13;&#10;IQM_AUTO_DOC_NAME_13&IQM&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&1376256&0&0x80000&0x8ffff&65536&21&ECC protected&&No Action&SOFT_RESET&&#13;&#10;IQM_AUTO_DOC_NAME_14&IQM&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&13824&0&0xc0000&0xc00bf&192&72&ECC protected&&No Action&SOFT_RESET&&#13;&#10;IQM_AUTO_DOC_NAME_15&IQM&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&11904&0&0x100000&0x10003f&64&93&ECC protected&&No Action&SOFT_RESET&&#13;&#10;IRE_CPU_ARB_MEM&IRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&33472&0&0x160000&0x16003f&64&523&ECC protected&&No Action&No Action&&#13;&#10;IRE_CPU_RXI_MEM&IRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&7744&0&0x100000&0x100057&88&88&ECC protected&&No Action&No Action&&#13;&#10;IRE_CTXT_MAP&IRE&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&90112&131072&0x10000&0x10fff&4096&22&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IRE_CTXT_MEM_CTRL&IRE&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&4608&0&0xd0000&0xd00ff&256&18&ECC protected&&No Action&No Action&&#13;&#10;IRE_CTXT_MEM_DATA&IRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&1318144&0&0xe0000&0xe00ff&256&5149&ECC protected&&No Action&No Action&&#13;&#10;IRE_HPF_MEM&IRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&80512&0&0xa0000&0xa003f&64&1258&ECC protected&&No Action&No Action&&#13;&#10;IRE_IPV6_SR_CFG&IRE&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&256&8192&0x70000&0x700ff&256&1&Un-protected RegArray, No Action&&&&&#13;&#10;IRE_LAST_RECEIVED_PACKET&IRE&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&84740&0&0x140000&0x140013&20&4237&PARITY protected&No Action&&&&#13;&#10;IRE_NIF_PORT_ATTR&IRE&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&1408&2048&0x150000&0x15003f&64&22&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IRE_NIF_RXI_MEM&IRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&337360&0&0xf0000&0xf004f&80&4217&ECC protected&&No Action&No Action&&#13;&#10;IRE_PEF_MEM_CTRL&IRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&131072&0&0xb0000&0xb0fff&4096&32&ECC protected&&No Action&No Action&&#13;&#10;IRE_PEF_MEM_DATA&IRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&6086656&0&0xc0000&0xc0fff&4096&1486&ECC protected&&No Action&No Action&&#13;&#10;IRE_PP_LOOPBACK_CONFIG&IRE&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&IRE_TDM_CONFIG&65536&65536&0x50000&0x501ff&512&128&Alias, No Action&&&&&#13;&#10;IRE_RCY_RXI_MEM&IRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&369688&0&0x110000&0x11002b&44&4201&ECC protected&&No Action&No Action&&#13;&#10;IRE_SAT_RXI_MEM&IRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&17782&0&0x130000&0x130021&34&523&ECC protected&&No Action&No Action&&#13;&#10;IRE_TAG_SWAP_CFG&IRE&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&768&8192&0x60000&0x600ff&256&3&Un-protected RegArray, No Action&&&&&#13;&#10;IRE_TDM_CONFIG&IRE&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&65536&65536&0x50000&0x501ff&512&128&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;IRE_WDF_MEM_CTRL&IRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&106496&0&0x80000&0x80fff&4096&26&ECC protected&&No Action&No Action&&#13;&#10;IRE_WDF_MEM_DATA&IRE&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&17141760&0&0x90000&0x90fff&4096&4185&ECC protected&&No Action&No Action&&#13;&#10;ITPPD_MAX_LATENCY&ITPPD&TRUE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&984&0&0x40000&0x40007&8&123&Un-protected RegArray, No Action&&&&&#13;&#10;ITPPD_PACKET_LATENCY_MEASUREMENT&ITPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&12128&12288&0x50000&0x5001f&32&379&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ITPPD_SNIFF_SYS_HEADER_INFO&ITPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&66944&69632&0x30000&0x3007f&128&523&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ITPPD_VOQ_QUARTET&ITPPD&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&51456&57344&0x60000&0x600ff&256&201&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ITPP_MAX_LATENCY&ITPP&TRUE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&984&0&0x40000&0x40007&8&123&Un-protected RegArray, No Action&&&&&#13;&#10;ITPP_PACKET_LATENCY_MEASUREMENT&ITPP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&12128&12288&0x50000&0x5001f&32&379&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ITPP_SNIFF_SYS_HEADER_INFO&ITPP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&66944&69632&0x30000&0x3007f&128&523&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;ITPP_VOQ_QUARTET&ITPP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&51456&57344&0x60000&0x600ff&256&201&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;KAPS_BUCKET_MEMORY&KAPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&4014080&4194304&0x40000&0x401ff&512&490&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;KAPS_RPB_ADS&KAPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&247808&262144&0x20000&0x203ff&1024&121&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;KAPS_RPB_TCAM_CPU_CMD&KAPS&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&KAPS_RPB_TCAM_CPU_COMMAND&708608&0&0x0&0x7ff&2048&173&Alias, No Action&&&&&#13;&#10;KAPS_RPB_TCAM_CPU_COMMAND&KAPS&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&708608&0&0x0&0x7ff&2048&173&Un-protected RegArray, No Action&&&&&#13;&#10;KAPS_RPB_TCAM_CPU_REP&KAPS&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&KAPS_RPB_TCAM_CPU_COMMAND&708608&0&0x0&0x7ff&2048&173&Alias, No Action&&&&&#13;&#10;KAPS_RPB_TCAM_HIT_INDICATION&KAPS&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&131072&0&0x140000&0x1401ff&512&16&Un-protected RegArray, No Action&&&&&#13;&#10;KAPS_TCAM_ECC_MEMORY&KAPS&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Medium&&65536&0&0x260000&0x2607ff&2048&16&Un-protected RegArray, No Action&&&&&#13;&#10;KAPS_TCAM_HIT_INDICATION&KAPS&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2048&0&0x240000&0x24003f&64&16&Un-protected RegArray, No Action&&&&&#13;&#10;MACT_AGE_PROFILE_ARR_CFG&MACT&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&512&0x1670000&0x167000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;MACT_APP_DB_MAP&MACT&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&768&2048&0x1650000&0x165003f&64&12&Un-protected RegArray, No Action&&&&&#13;&#10;MACT_CPU_MRQ_POP_INTERFACE&MACT&TRUE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&26880&0&0xf00000&0xf0007f&128&210&Un-protected RegArray, No Action&&&&&#13;&#10;MACT_CPU_REQUEST&MACT&FALSE&TRUE&FALSE&TRUE&FALSE&TRUE&none&&Low&&182000&0&0x1000000&0x10003e7&1000&182&Un-protected RegArray, No Action&&&&&#13;&#10;MACT_FID_POINTER_INFO&MACT&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&208&512&0x1610000&0x161000f&16&13&Un-protected RegArray, No Action&&&&&#13;&#10;MACT_FID_PROFILE_INFO&MACT&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&2496&3072&0x1620000&0x162001f&32&78&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MACT_LARGE_EM_AGING_CONFIGURATION_TABLE&MACT&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&6656&8192&0x1600000&0x160003f&64&104&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MACT_LARGE_EM_EMC_RXI_FIFO&MACT&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&34048&0&0x1100000&0x110007f&128&266&ECC protected&&No Action&No Action&&#13;&#10;MACT_LARGE_EM_EVENT_FIFO&MACT&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&26752&0&0x1200000&0x120007f&128&209&ECC protected&&No Action&No Action&&#13;&#10;MACT_LARGE_EM_LELA_RXI_FIFO&MACT&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&24192&0&0x1400000&0x140007f&128&189&ECC protected&&No Action&No Action&&#13;&#10;MACT_LARGE_EM_LELB_RXI_FIFO&MACT&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&24192&0&0x1500000&0x150007f&128&189&ECC protected&&No Action&No Action&&#13;&#10;MACT_LARGE_EM_MANAGEMENT_REQUEST_FIFO&MACT&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&26752&0&0xe00000&0xe0007f&128&209&ECC protected&&No Action&No Action&&#13;&#10;MACT_LARGE_EM_REPLY_FIFO&MACT&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&26752&0&0x1300000&0x130007f&128&209&ECC protected&&No Action&No Action&&#13;&#10;MACT_MRQ_ARR_CFG&MACT&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&512&0x1660000&0x166000f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;MACT_VSI_COUNTERS&MACT&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&3014656&0&0x1630000&0x1637fff&32768&92&ECC protected&&No Action&No Action&&#13;&#10;MACT_VSI_PROFILES&MACT&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&720896&786432&0x1640000&0x1641fff&8192&88&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MCP_ENG_DB_A_EXT_MEM&MCP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&196608&0&0x800000&0x8007ff&2048&48&ECC protected&&No Action&No Action&&#13;&#10;MCP_ENG_DB_A_MEM&MCP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&2375680&0&0x0&0x7ff&2048&145&ECC protected&&No Action&No Action&&#13;&#10;MCP_ENG_DB_B_MEM&MCP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&4751360&0&0xa00000&0xa00fff&4096&145&ECC protected&&No Action&No Action&&#13;&#10;MCP_ENG_DB_C_EXT_MEM&MCP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&2359296&0&0x1e00000&0x1e00fff&4096&48&ECC protected&&No Action&No Action&&#13;&#10;MCP_ENG_DB_C_MEM&MCP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&6291456&0&0x1200000&0x1200fff&4096&128&ECC protected&&No Action&No Action&&#13;&#10;MDB_ARM_KAPS_TCM&MDB_ARM&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&2359296&0&0x0&0x7fff&32768&72&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_EEDB_ABK_BANK&MDB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&262144&0&0x2300000&0x23001ff&512&16&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_EEDB_ENTRY_BANK&MDB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&8388608&8388608&0x2000000&0x20007ff&2048&128&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MDB_EOEM_0&MDB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&187392&0&0x63000&0x633ff&1024&183&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_EOEM_1&MDB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&187392&0&0x69000&0x693ff&1024&183&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_EOEM_0_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&4496&0&0x3014000&0x301400f&16&281&PARITY protected&No Action&&&&#13;&#10;MDB_EOEM_1_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&6182&0&0x3015000&0x3015015&22&281&PARITY protected&No Action&&&&#13;&#10;MDB_ESEM&MDB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&187392&0&0x75000&0x753ff&1024&183&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_ESEM_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&7722&0&0x3016000&0x3016015&22&351&PARITY protected&No Action&&&&#13;&#10;MDB_EXEM_1&MDB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&186368&0&0x81000&0x813ff&1024&182&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_EXEM_2&MDB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&186368&0&0x87000&0x873ff&1024&182&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_EXEM_3&MDB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&186368&0&0x97000&0x973ff&1024&182&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_EXEM_4&MDB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&313344&0&0x107000&0x1073ff&1024&306&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_EXEM_1_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&3948&0&0x3017000&0x301701b&28&141&PARITY protected&No Action&&&&#13;&#10;MDB_EXEM_2_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&3102&0&0x3018000&0x3018015&22&141&PARITY protected&No Action&&&&#13;&#10;MDB_EXEM_3_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&3948&0&0x3019000&0x301901b&28&141&PARITY protected&No Action&&&&#13;&#10;MDB_EXEM_3_DELAY_LINE_1&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&9900&0&0x3020000&0x302001d&30&330&PARITY protected&No Action&&&&#13;&#10;MDB_EXEM_4_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&2256&0&0x3021000&0x302100f&16&141&PARITY protected&No Action&&&&#13;&#10;MDB_EXEM_4_DELAY_LINE_1&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&11880&0&0x3022000&0x3022011&18&660&PARITY protected&No Action&&&&#13;&#10;MDB_GLEM_0&MDB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&183296&0&0x51000&0x513ff&1024&179&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_GLEM_1&MDB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&183296&0&0x57000&0x573ff&1024&179&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_GLEM_0_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&9262&0&0x3012000&0x3012015&22&421&PARITY protected&No Action&&&&#13;&#10;MDB_GLEM_1_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&9262&0&0x3013000&0x3013015&22&421&PARITY protected&No Action&&&&#13;&#10;MDB_IOEM_0&MDB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&187392&0&0x33000&0x333ff&1024&183&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_IOEM_1&MDB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&187392&0&0x39000&0x393ff&1024&183&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_IOEM_0_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&4496&0&0x3009000&0x300900f&16&281&PARITY protected&No Action&&&&#13;&#10;MDB_IOEM_1_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&7868&0&0x3010000&0x301001b&28&281&PARITY protected&No Action&&&&#13;&#10;MDB_ISEM_1&MDB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&188416&0&0x5000&0x53ff&1024&184&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_ISEM_2&MDB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&187392&0&0x11000&0x113ff&1024&183&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_ISEM_3&MDB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&187392&0&0x17000&0x173ff&1024&183&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_ISEM_1_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&12342&0&0x3000000&0x3000015&22&561&PARITY protected&No Action&&&&#13;&#10;MDB_ISEM_2_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&10802&0&0x3001000&0x3001015&22&491&PARITY protected&No Action&&&&#13;&#10;MDB_ISEM_3_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&10802&0&0x3002000&0x3002015&22&491&PARITY protected&No Action&&&&#13;&#10;MDB_KAPS_1_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&8990&0&0x3005000&0x300501c&29&310&PARITY protected&No Action&&&&#13;&#10;MDB_KAPS_1_DELAY_LINE_1&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&16752&0&0x3006000&0x3006017&24&698&PARITY protected&No Action&&&&#13;&#10;MDB_KAPS_2_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&5270&0&0x3007000&0x3007010&17&310&PARITY protected&No Action&&&&#13;&#10;MDB_KAPS_2_DELAY_LINE_1&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&16752&0&0x3008000&0x3008017&24&698&PARITY protected&No Action&&&&#13;&#10;MDB_LEM&MDB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&315392&0&0x27000&0x273ff&1024&308&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_LEM_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&21616&0&0x3003000&0x300301b&28&772&PARITY protected&No Action&&&&#13;&#10;MDB_LEM_DELAY_LINE_1&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&19800&0&0x3004000&0x300401d&30&660&PARITY protected&No Action&&&&#13;&#10;MDB_MC_ID&MDB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&183296&0&0x45000&0x453ff&1024&179&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MC_ID_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&7722&0&0x3011000&0x3011015&22&351&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_0&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&1280&2048&0x0&0x3f&64&20&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_1000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&26624&32768&0x1000&0x13ff&1024&26&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_2000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&3568&0&0x2000&0x200f&16&223&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_3000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&272&0&0x3000&0x300f&16&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_4000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&588&0&0x4000&0x4003&4&147&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_6000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&1344&2048&0x6000&0x603f&64&21&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_7000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&26624&32768&0x7000&0x73ff&1024&26&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_8000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&3440&0&0x8000&0x800f&16&215&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_9000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&272&0&0x9000&0x900f&16&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_10000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&588&0&0x10000&0x10003&4&147&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_12000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&1344&2048&0x12000&0x1203f&64&21&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_13000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&26624&32768&0x13000&0x133ff&1024&26&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_14000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&3440&0&0x14000&0x1400f&16&215&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_15000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&272&0&0x15000&0x1500f&16&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_16000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&588&0&0x16000&0x16003&4&147&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_18000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&1408&2048&0x18000&0x1803f&64&22&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_19000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&57344&65536&0x19000&0x197ff&2048&28&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_20000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&5968&0&0x20000&0x2000f&16&373&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_21000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&272&0&0x21000&0x2100f&16&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_22000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&2136&0&0x22000&0x22007&8&267&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_23000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&8560&8704&0x23000&0x23007&8&535&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_24000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&3136&3584&0x24000&0x2400f&16&196&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_25000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&256&0&0x25000&0x25007&8&32&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_26000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Low&&800&1024&0x26000&0x2601f&32&25&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_28000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&1216&2048&0x28000&0x2803f&64&19&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_29000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&12288&16384&0x29000&0x291ff&512&24&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_30000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&1512&0&0x30000&0x30007&8&189&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_31000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&136&0&0x31000&0x31007&8&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_32000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&588&0&0x32000&0x32003&4&147&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_34000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&1216&2048&0x34000&0x3403f&64&19&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_35000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&12288&16384&0x35000&0x351ff&512&24&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_36000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&1512&0&0x36000&0x36007&8&189&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_37000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&136&0&0x37000&0x37007&8&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_38000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&588&0&0x38000&0x38003&4&147&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_40000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&64&128&0x40000&0x40003&4&16&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_41000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&12288&16384&0x41000&0x411ff&512&24&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_42000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&1552&0&0x42000&0x42007&8&194&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_43000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&136&0&0x43000&0x43007&8&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_44000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&572&0&0x44000&0x44003&4&143&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_46000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&64&128&0x46000&0x46003&4&16&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_47000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&12288&16384&0x47000&0x471ff&512&24&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_48000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&1624&0&0x48000&0x48007&8&203&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_49000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&136&0&0x49000&0x49007&8&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_50000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&572&0&0x50000&0x50003&4&143&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_52000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&64&128&0x52000&0x52003&4&16&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_53000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&12288&16384&0x53000&0x531ff&512&24&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_54000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&1624&0&0x54000&0x54007&8&203&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_55000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&136&0&0x55000&0x55007&8&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_56000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&572&0&0x56000&0x56003&4&143&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_58000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&1216&2048&0x58000&0x5803f&64&19&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_59000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&12288&16384&0x59000&0x591ff&512&24&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_60000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&1512&0&0x60000&0x60007&8&189&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_61000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&136&0&0x61000&0x61007&8&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_62000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&588&0&0x62000&0x62003&4&147&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_64000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&1216&2048&0x64000&0x6403f&64&19&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_65000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&12288&16384&0x65000&0x651ff&512&24&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_66000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&1512&0&0x66000&0x66007&8&189&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_67000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&136&0&0x67000&0x67007&8&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_68000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&588&0&0x68000&0x68003&4&147&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_70000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&1280&2048&0x70000&0x7003f&64&20&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_71000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&12288&16384&0x71000&0x711ff&512&24&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_72000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&1584&0&0x72000&0x72007&8&198&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_73000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&136&0&0x73000&0x73007&8&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_74000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&588&0&0x74000&0x74003&4&147&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_76000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&1344&2048&0x76000&0x7603f&64&21&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_77000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&12288&16384&0x77000&0x771ff&512&24&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_78000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&1376&0&0x78000&0x78007&8&172&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_79000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&136&0&0x79000&0x79007&8&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_80000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&294&0&0x80000&0x80001&2&147&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_82000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&1344&2048&0x82000&0x8203f&64&21&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_83000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&12288&16384&0x83000&0x831ff&512&24&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_84000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&1376&0&0x84000&0x84007&8&172&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_85000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&136&0&0x85000&0x85007&8&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_86000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&294&0&0x86000&0x86001&2&147&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_88000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&1344&2048&0x88000&0x8803f&64&21&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_89000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&12288&16384&0x89000&0x891ff&512&24&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_90000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&1376&0&0x90000&0x90007&8&172&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_91000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&136&0&0x91000&0x91007&8&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_92000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&294&0&0x92000&0x92001&2&147&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_93000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&1180&1280&0x93000&0x93003&4&295&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_94000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&496&512&0x94000&0x94003&4&124&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_95000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&64&0&0x95000&0x95001&2&32&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_96000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Low&&1600&2048&0x96000&0x9601f&32&50&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_98000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&1408&2048&0x98000&0x9803f&64&22&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_99000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&12288&16384&0x99000&0x991ff&512&24&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_100000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&2360&0&0x100000&0x100007&8&295&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_101000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&136&0&0x101000&0x101007&8&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_102000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&534&0&0x102000&0x102001&2&267&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_103000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&2140&2176&0x103000&0x103003&4&535&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_104000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&496&512&0x104000&0x104003&4&124&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_105000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&128&0&0x105000&0x105001&2&64&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_106000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Low&&1600&2048&0x106000&0x10601f&32&50&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_108000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&144&256&0x108000&0x108007&8&18&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_109000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&PARITY&&Medium&&12288&16384&0x109000&0x1091ff&512&24&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;MDB_MEM_110000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&1352&0&0x110000&0x110007&8&169&PARITY protected&No Action&&&&#13;&#10;MDB_MEM_111000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&136&0&0x111000&0x111007&8&17&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_112000&MDB&TRUE&TRUE&TRUE&TRUE&FALSE&TRUE&none&&Low&&576&0&0x112000&0x112003&4&144&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_0200000&MDB&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&5611520&0&0x200000&0x209fff&40960&137&ECC protected&&No Action&No Action&&#13;&#10;MDB_MEM_210000&MDB&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&561152&0&0x210000&0x210fff&4096&137&ECC protected&&No Action&No Action&&#13;&#10;MDB_MEM_220000&MDB&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&561152&0&0x220000&0x220fff&4096&137&ECC protected&&No Action&No Action&&#13;&#10;MDB_MEM_230000&MDB&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Medium&&140288&0&0x230000&0x2301ff&512&137&ECC protected&&No Action&No Action&&#13;&#10;MDB_MEM_250000&MDB&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Medium&&136192&0&0x250000&0x2500ff&256&266&ECC protected&&No Action&No Action&&#13;&#10;MDB_MEM_270000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&65536&0&0x270000&0x2701ff&512&128&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_280000&MDB&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&32768&0&0x280000&0x2800ff&256&128&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_MEM_2600000&MDB&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&384&4096&0x2600000&0x260007f&128&3&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_RMEP&MDB&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&183296&0&0x113000&0x1133ff&1024&179&Un-protected RegArray, No Action&&&&&#13;&#10;MDB_RMEP_DELAY_LINE_0&MDB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&1136&0&0x3023000&0x302300f&16&71&PARITY protected&No Action&&&&#13;&#10;MRPS_EGR_ENG_PRFCFG&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&180224&196608&0x40000&0x403ff&1024&88&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MRPS_EGR_ENG_PTR_MAP&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&6656&16384&0x200000&0x2000ff&256&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MRPS_EGR_FINAL_RSLV_COLOR&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&8192&0x1c0000&0x1c00ff&256&2&Un-protected RegArray, No Action&&&&&#13;&#10;MRPS_EGR_RSLV_COLOR&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&18432&32768&0x1b0000&0x1b03ff&1024&18&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MRPS_ING_ENG_HAPM&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&9984&24576&0xe0000&0xe00ff&256&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MRPS_ING_ENG_HCPM&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&192&768&0x160000&0x160007&8&8&Un-protected RegArray, No Action&&&&&#13;&#10;MRPS_ING_ENG_PP_PORT_MAP&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&9984&24576&0x120000&0x1200ff&256&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MRPS_ING_ENG_PRFCFG&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&291840&294912&0x10000&0x103ff&1024&95&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MRPS_ING_ENG_PTR_MAP&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&9984&24576&0x1d0000&0x1d00ff&256&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MRPS_ING_FINAL_RSLV_COLOR&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2048&16384&0x1a0000&0x1a01ff&512&4&Un-protected RegArray, No Action&&&&&#13;&#10;MRPS_ING_GLBL_ENG_DB&MRPS&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&240&0&0xc0000&0xc0001&2&120&Un-protected RegArray, No Action&&&&&#13;&#10;MRPS_ING_GLBL_ENG_HAPM&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&3328&8192&0xd0000&0xd00ff&256&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MRPS_ING_GLBL_ENG_HCPM&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&64&256&0x150000&0x150007&8&8&Un-protected RegArray, No Action&&&&&#13;&#10;MRPS_ING_GLBL_ENG_PP_PORT_MAP&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&3328&8192&0x110000&0x1100ff&256&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MRPS_ING_GLBL_ENG_PRFCFG&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&400&512&0x0&0x7&8&50&Un-protected RegArray, No Action&&&&&#13;&#10;MRPS_ING_RSLV_COLOR&MRPS&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&188416&262144&0x190000&0x191fff&8192&23&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MRPS_MEM_220000&MRPS&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&128&1024&0x220000&0x22001f&32&4&Un-protected RegArray, No Action&&&&&#13;&#10;MTM_EGR_0_MCH_REP_REQ_RXI&MTM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&38272&0&0x200600&0x20067f&128&299&ECC protected&&No Action&SOFT_RESET&&#13;&#10;MTM_EGR_0_MCL_REP_REQ_RXI&MTM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&38272&0&0x200680&0x2006ff&128&299&ECC protected&&No Action&SOFT_RESET&&#13;&#10;MTM_EGR_0_TDM_REP_REQ_RXI&MTM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&38272&0&0x200500&0x20057f&128&299&ECC protected&&No Action&SOFT_RESET&&#13;&#10;MTM_EGR_0_UC_REP_REQ_RXI&MTM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&38272&0&0x200580&0x2005ff&128&299&ECC protected&&No Action&SOFT_RESET&&#13;&#10;MTM_EGR_1_MCH_REP_REQ_RXI&MTM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&38272&0&0x200900&0x20097f&128&299&ECC protected&&No Action&SOFT_RESET&&#13;&#10;MTM_EGR_1_MCL_REP_REQ_RXI&MTM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&38272&0&0x200980&0x2009ff&128&299&ECC protected&&No Action&SOFT_RESET&&#13;&#10;MTM_EGR_1_TDM_REP_REQ_RXI&MTM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&38272&0&0x200800&0x20087f&128&299&ECC protected&&No Action&SOFT_RESET&&#13;&#10;MTM_EGR_1_UC_REP_REQ_RXI&MTM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&38272&0&0x200880&0x2008ff&128&299&ECC protected&&No Action&SOFT_RESET&&#13;&#10;MTM_EGR_BITMAP_MAPPING_TABLE_A&MTM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&3584&8192&0x200200&0x2002ff&256&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MTM_EGR_BITMAP_MAPPING_TABLE_B&MTM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&3584&8192&0x200300&0x2003ff&256&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MTM_ING_0_MCH_REP_REQ_RXI&MTM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&29184&0&0x200400&0x20045f&96&304&ECC protected&&No Action&SOFT_RESET&&#13;&#10;MTM_ING_0_MCL_REP_REQ_RXI&MTM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&29184&0&0x200480&0x2004df&96&304&ECC protected&&No Action&SOFT_RESET&&#13;&#10;MTM_ING_1_MCH_REP_REQ_RXI&MTM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&29184&0&0x200700&0x20075f&96&304&ECC protected&&No Action&SOFT_RESET&&#13;&#10;MTM_ING_1_MCL_REP_REQ_RXI&MTM&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&29184&0&0x200780&0x2007df&96&304&ECC protected&&No Action&SOFT_RESET&&#13;&#10;MTM_ING_BITMAP_MAPPING_TABLE&MTM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&13824&16384&0x200000&0x2001ff&512&27&ECC protected&&XOR_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MTM_MCDB&MTM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&17432576&18874368&0x0&0x7ff&2048&266&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;MTM_MCDB_FORMAT_BIER_EGR_INFO&MTM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&MTM_MCDB&17432576&18874368&0x0&0x7ff&2048&266&Alias, No Action&&&&&#13;&#10;MTM_MCDB_FORMAT_BIER_ING_INFO&MTM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&MTM_MCDB&17432576&18874368&0x0&0x7ff&2048&266&Alias, No Action&&&&&#13;&#10;MTM_MCDB_FORMAT_BITMAP&MTM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&MTM_MCDB&17432576&18874368&0x0&0x7ff&2048&266&Alias, No Action&&&&&#13;&#10;MTM_MCDB_FORMAT_BITMAP_PTR&MTM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&MTM_MCDB&17432576&18874368&0x0&0x7ff&2048&266&Alias, No Action&&&&&#13;&#10;MTM_MCDB_FORMAT_DOUBLE&MTM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&MTM_MCDB&17432576&18874368&0x0&0x7ff&2048&266&Alias, No Action&&&&&#13;&#10;MTM_MCDB_FORMAT_LINK_LIST&MTM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&MTM_MCDB&17432576&18874368&0x0&0x7ff&2048&266&Alias, No Action&&&&&#13;&#10;MTM_MCDB_FORMAT_SINGLE&MTM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&MTM_MCDB&17432576&18874368&0x0&0x7ff&2048&266&Alias, No Action&&&&&#13;&#10;MTM_MCDB_FORMAT_TDM&MTM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&MTM_MCDB&17432576&18874368&0x0&0x7ff&2048&266&Alias, No Action&&&&&#13;&#10;MTM_MCDB_FORMAT_X_4_BITMAP&MTM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&MTM_MCDB&17432576&18874368&0x0&0x7ff&2048&266&Alias, No Action&&&&&#13;&#10;OAMP_CLS_FLEX_CRC_TCAM&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&816&1024&0x430000&0x43000f&16&51&Un-protected RegArray, No Action&&&&&#13;&#10;OAMP_CLS_TRAP_CODE_TCAM&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1984&2048&0x450000&0x45001f&32&62&Un-protected RegArray, No Action&&&&&#13;&#10;OAMP_FLEX_VER_MASK_TEMP&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&1544&1792&0x440000&0x440007&8&193&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_ITR_DATA_FIFO&OAMP&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&10544&0&0x190000&0x19000f&16&659&ECC protected&&No Action&No Action&&#13;&#10;OAMP_ITR_PKT_FIFO&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&2496&0&0x1a0000&0x1a003f&64&39&ECC protected&&No Action&No Action&&#13;&#10;OAMP_LMM_DA_NIC_TABLE&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3840&4096&0x1c0000&0x1c007f&128&30&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_LOCAL_PORT_2_SYSTEM_PORT&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&26624&32768&0xc0000&0xc03ff&1024&26&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_MEM_290000&OAMP&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&21088&0&0x290000&0x29001f&32&659&ECC protected&&No Action&No Action&&#13;&#10;OAMP_MEM_470000&OAMP&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&25184&0&0x470000&0x47000f&16&1574&ECC protected&&No Action&No Action&&#13;&#10;OAMP_MEM_480000&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&2368&0&0x480000&0x48000f&16&148&Un-protected RegArray, No Action&&&&&#13;&#10;OAMP_MEM_490000&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&3648&0&0x490000&0x49000f&16&228&ECC protected&&No Action&No Action&&#13;&#10;OAMP_MEM_500000&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&4384&0&0x500000&0x50001f&32&137&ECC protected&&No Action&No Action&&#13;&#10;OAMP_MEM_510000&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&4800&0&0x510000&0x51001f&32&150&ECC protected&&No Action&No Action&&#13;&#10;OAMP_MEM_520000&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&4800&0&0x520000&0x52001f&32&150&ECC protected&&No Action&No Action&&#13;&#10;OAMP_MEM_4A0000&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&3616&0&0x4a0000&0x4a000f&16&226&ECC protected&&No Action&No Action&&#13;&#10;OAMP_MEM_4B0000&OAMP&TRUE&TRUE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&14032&0&0x4b0000&0x4b000f&16&877&ECC protected&&No Action&No Action&&#13;&#10;OAMP_MEM_4C0000&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&1920&0&0x4c0000&0x4c000f&16&120&ECC protected&&No Action&No Action&&#13;&#10;OAMP_MEM_4D0000&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&1920&0&0x4d0000&0x4d000f&16&120&ECC protected&&No Action&No Action&&#13;&#10;OAMP_MEM_4E0000&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&1920&0&0x4e0000&0x4e000f&16&120&ECC protected&&No Action&No Action&&#13;&#10;OAMP_MEM_4F0000&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&4416&0&0x4f0000&0x4f000f&16&276&ECC protected&&No Action&No Action&&#13;&#10;OAMP_MEP_DB&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&&5529600&0&0x10000&0x107ff&2048&225&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP_SHORT_STATIC_MDB_FORMAT&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP_SHORT_STATIC_MDB_FORMAT&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_BFD_ON_MPLS&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_BFD_ON_MPLS_SHORT_STATIC_MDB_FORMAT&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_BFD_ON_PWE&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_BFD_ON_PWE_SHORT_STATIC_MDB_FORMAT&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_1&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_2&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_BFD_SHORT_FORMAT&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_CCM_ETH&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_CCM_ETH_SHORT_STATIC_MDB_FORMAT&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_1&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_2&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_CCM_Y_1731_SHORT_FORMAT&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_DM_STAT_ONE_WAY&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_DM_STAT_TWO_WAY&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_EXTRA_DATA_IN_MDB_HEADER&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_EXTRA_DATA_IN_MDB_PAYLOAD&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_EXT_DATA_HDR&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_EXT_DATA_PLD&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_LM_DB&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_LM_STAT&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_OFFLOADED_FORMAT_PART_1&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_OFFLOADED_FORMAT_PART_2&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_RFC_6374_ON_MPLSTP&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_Y_1731_ON_MPLSTP&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_Y_1731_ON_MPLSTP_SHORT_STATIC_MDB_FORMAT&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_1&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_2&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_Y_1731_ON_PWE&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_Y_1731_ON_PWE_SHORT_STATIC_MDB_FORMAT&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_1&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_2&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MEP_PROFILE&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&16768&20480&0x270000&0x27007f&128&131&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_MEP_SCAN_PROFILE&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&29312&32768&0x280000&0x28007f&128&229&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_MMUX_MEP_DB_CACHE_OFFLOADED&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MMUX_MEP_DB_CACHE_SELF_CONTAINED&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MMUX_MEP_DB_CACHE_SELF_CONTAINED_LM_DB&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MMUX_MEP_DB_CACHE_SHORT_FORMAT&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_MMUX_RMEP_DB_CACHE&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_MEP_DB&5529600&0&0x10000&0x107ff&2048&225&Alias, No Action&&&&&#13;&#10;OAMP_PE_0_FDBK_FIFO&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&1024&0&0x230000&0x23001f&32&32&Un-protected RegArray, No Action&&&&&#13;&#10;OAMP_PE_0_PROG_TCAM&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3456&4096&0x250000&0x25003f&64&54&Un-protected RegArray, No Action&&&&&#13;&#10;OAMP_PE_1_FDBK_FIFO&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&1024&0&0x240000&0x24001f&32&32&Un-protected RegArray, No Action&&&&&#13;&#10;OAMP_PE_1_PROG_TCAM&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3456&4096&0x260000&0x26003f&64&54&Un-protected RegArray, No Action&&&&&#13;&#10;OAMP_PE_GEN_MEM&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&720896&1048576&0x210000&0x213fff&16384&22&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_PE_PROGRAM&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&339968&393216&0x1f0000&0x1f07ff&2048&83&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;OAMP_PROG_TCAM_PUNT_KEY&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&OAMP_PE_1_PROG_TCAM&3456&4096&0x260000&0x26003f&64&54&Alias, No Action&&&&&#13;&#10;OAMP_PROG_TCAM_TX_KEY&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&OAMP_PE_1_PROG_TCAM&3456&4096&0x260000&0x26003f&64&54&Alias, No Action&&&&&#13;&#10;OAMP_RFC_FILTER&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&1664&4096&0x2a0000&0x2a007f&128&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_RMEP_DATABASE&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_RMEP_DB&3145728&0&0xd0000&0xdffff&65536&48&Alias, No Action&&&&&#13;&#10;OAMP_RMEP_DB&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&&3145728&0&0xd0000&0xdffff&65536&48&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_RMEP_DB_EXTERNAL&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_RMEP_DB&3145728&0&0xd0000&0xdffff&65536&48&Alias, No Action&&&&&#13;&#10;OAMP_RMEP_INDEX_ACC&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&5632&8192&0x460000&0x4600ff&256&22&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_RSP_FIRST_DATA_FIFO&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Medium&&2304&0&0x1d0000&0x1d001f&32&72&ECC protected&&No Action&No Action&&#13;&#10;OAMP_RSP_OUT_DATA_FIFO&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Medium&&2496&0&0x1e0000&0x1e003f&64&39&ECC protected&&No Action&No Action&&#13;&#10;OAMP_RSP_TCAM&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&912&1024&0x2b0000&0x2b000f&16&57&Un-protected RegArray, No Action&&&&&#13;&#10;OAMP_RXB_INPUT_DATA_FIFO&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&19968&0&0x170000&0x1701ff&512&39&ECC protected&&No Action&No Action&&#13;&#10;OAMP_RXB_OUTPUT_DATA_FIFO&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&4992&0&0x180000&0x18007f&128&39&ECC protected&&No Action&No Action&&#13;&#10;OAMP_RXI_CORE_0_MEM&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&5056&0&0x400000&0x40003f&64&79&ECC protected&&No Action&No Action&&#13;&#10;OAMP_RXI_CORE_1_MEM&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&5056&0&0x410000&0x41003f&64&79&ECC protected&&No Action&No Action&&#13;&#10;OAMP_RXP_LMM_DA_NIC_TBL_FIFO&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&OAMP_LMM_DA_NIC_TABLE&3840&4096&0x1c0000&0x1c007f&128&30&Alias, No Action&&&&&#13;&#10;OAMP_RXP_LOCAL_R_MEP_PART_1_FIFO&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_RMEP_DB&3145728&0&0xd0000&0xdffff&65536&48&Alias, No Action&&&&&#13;&#10;OAMP_RXP_LOCAL_R_MEP_PART_2_FIFO&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_RMEP_DB&3145728&0&0xd0000&0xdffff&65536&48&Alias, No Action&&&&&#13;&#10;OAMP_RXP_LOC_2_SYS_PORT_TBL_FIFO&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&OAMP_LOCAL_PORT_2_SYSTEM_PORT&26624&32768&0xc0000&0xc03ff&1024&26&Alias, No Action&&&&&#13;&#10;OAMP_RXP_MDB_R_MEP_PART_2_FIFO&OAMP&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&ECC&&Medium&OAMP_RMEP_DB&3145728&0&0xd0000&0xdffff&65536&48&Alias, No Action&&&&&#13;&#10;OAMP_RXP_MEP_PROFILE_TBL_FIFO&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&OAMP_MEP_PROFILE&16768&20480&0x270000&0x27007f&128&131&Alias, No Action&&&&&#13;&#10;OAMP_RXP_R_MEP_INDEX_FIFO&OAMP&TRUE&TRUE&FALSE&TRUE&FALSE&TRUE&none&&Low&&45056&0&0xd10000&0xd107ff&2048&22&Un-protected RegArray, No Action&&&&&#13;&#10;OAMP_RXP_UMC_TBL_FIFO&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&OAMP_UMC_TABLE&385024&524288&0x1b0000&0x1b1fff&8192&47&Alias, No Action&&&&&#13;&#10;OAMP_RX_OAM_ID_TCAM&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2496&4096&0x420000&0x42003f&64&39&Un-protected RegArray, No Action&&&&&#13;&#10;OAMP_SAT_DATA_FIFO_MEM&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&4256&0&0x330000&0x330007&8&532&ECC protected&&No Action&No Action&&#13;&#10;OAMP_SAT_EVENT_FIFO_MEM&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&6400&0&0x320000&0x32003f&64&100&ECC protected&&No Action&No Action&&#13;&#10;OAMP_SAT_RXI_CORE_0_MEM&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&34624&0&0x340000&0x34003f&64&541&ECC protected&&No Action&No Action&&#13;&#10;OAMP_SAT_RXI_CORE_1_MEM&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&34624&0&0x350000&0x35003f&64&541&ECC protected&&No Action&No Action&&#13;&#10;OAMP_SAT_RX_FLOW_1_SEC_ACCUM_STATS_EVEN&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&15552&0&0x3a0000&0x3a003f&64&243&ECC protected&&No Action&No Action&&#13;&#10;OAMP_SAT_RX_FLOW_1_SEC_ACCUM_STATS_ODD&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&15552&0&0x3b0000&0x3b003f&64&243&ECC protected&&No Action&No Action&&#13;&#10;OAMP_SAT_RX_FLOW_1_SEC_BIN_STATS_EVEN&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&19264&0&0x380000&0x38003f&64&301&ECC protected&&No Action&No Action&&#13;&#10;OAMP_SAT_RX_FLOW_1_SEC_BIN_STATS_ODD&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&19264&0&0x390000&0x39003f&64&301&ECC protected&&No Action&No Action&&#13;&#10;OAMP_SAT_RX_FLOW_1_SEC_STATS_EVEN&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&17024&0&0x360000&0x36003f&64&266&ECC protected&&No Action&No Action&&#13;&#10;OAMP_SAT_RX_FLOW_1_SEC_STATS_ODD&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&17024&0&0x370000&0x37003f&64&266&ECC protected&&No Action&No Action&&#13;&#10;OAMP_SAT_RX_FLOW_ACCUM_STATS_1&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&35584&0&0x3c0000&0x3c007f&128&278&ECC protected&&No Action&No Action&&#13;&#10;OAMP_SAT_RX_FLOW_ACCUM_STATS_2&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&33664&0&0x3d0000&0x3d007f&128&263&ECC protected&&No Action&No Action&&#13;&#10;OAMP_SAT_RX_FLOW_ACCUM_STATS_3&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&34048&0&0x3e0000&0x3e007f&128&266&ECC protected&&No Action&No Action&&#13;&#10;OAMP_SAT_RX_FLOW_ACCUM_STATS_4&OAMP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&28032&0&0x3f0000&0x3f007f&128&219&ECC protected&&No Action&No Action&&#13;&#10;OAMP_SAT_RX_FLOW_ID&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&131072&262144&0x2f0000&0x2f1fff&8192&16&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_SAT_RX_FLOW_PARAMS_EVEN&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&17024&18432&0x300000&0x30003f&64&266&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_SAT_RX_FLOW_PARAMS_ODD&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&17024&18432&0x310000&0x31003f&64&266&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_SAT_TX_GEN_PKT_HEADER&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&33152&33792&0x2e0000&0x2e001f&32&1036&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_SAT_TX_GEN_PKT_PARAMS_1_EVEN&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&33600&34816&0x2c0000&0x2c003f&64&525&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_SAT_TX_GEN_PKT_PARAMS_1_ODD&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&24320&24576&0x2d0000&0x2d003f&64&380&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OAMP_TXM_DATA_FIFO_MEMORY&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&39936&0&0x130000&0x1303ff&1024&39&ECC protected&&No Action&No Action&&#13;&#10;OAMP_TXM_LENGTH_FIFO_MEMORY&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&4384&0&0x140000&0x14001f&32&137&ECC protected&&No Action&SOFT_RESET&&#13;&#10;OAMP_TXO_DATA_FIFO_MEMORY&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&39936&0&0x150000&0x1503ff&1024&39&ECC protected&&No Action&No Action&&#13;&#10;OAMP_TXO_REQ_FIFO_MEMORY&OAMP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&1984&0&0x160000&0x16001f&32&62&ECC protected&&No Action&No Action&&#13;&#10;OAMP_UMC_TABLE&OAMP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&385024&524288&0x1b0000&0x1b1fff&8192&47&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OCB_FBM_BANK_MEM&OCB&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&147456&0&0x9100000&0x910003f&64&72&ECC protected&&No Action&No Action&&#13;&#10;OCB_OCBM_BANK&OCB&TRUE&TRUE&FALSE&TRUE&FALSE&TRUE&none&&Low&&137428992&0&0x100000&0x100fff&4096&233&Un-protected RegArray, No Action&&&&&#13;&#10;OCB_OCB_CPU_ACCESS&OCB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&137428992&0&0x0&0xffff&65536&2097&Un-protected RegArray, No Action&&&&&#13;&#10;OCB_WRITE_RXI_MEM&OCB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&66960&0&0x9110000&0x911000f&16&4185&ECC protected&&No Action&No Action&&#13;&#10;OLP_APP_DB_MAP&OLP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&448&2048&0x100&0x13f&64&7&Un-protected RegArray, No Action&&&&&#13;&#10;OLP_AUTO_DOC_NAME_4&OLP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Medium&&6080&0&0x0&0xf&16&190&ECC protected&&No Action&No Action&&#13;&#10;OLP_AUTO_DOC_NAME_5&OLP&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Medium&&6080&0&0x40&0x5f&32&190&ECC protected&&No Action&No Action&&#13;&#10;OLP_DSPG_EVR_EVENT_FIFO&OLP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&8512&0&0xc0&0xdf&32&266&ECC protected&&No Action&No Action&&#13;&#10;OLP_DSPR_DMT_EVENT_FIFO&OLP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&4256&0&0xe0&0xef&16&266&ECC protected&&No Action&No Action&&#13;&#10;OLP_DSP_EVENT_ROUTE&OLP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&2496&4096&0x80&0xbf&64&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;OLP_LEARN_ARR_CONFIGURATION_TABLE&OLP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&528&1024&0xf0&0xff&16&33&Un-protected RegArray, No Action&&&&&#13;&#10;OLP_MRQ_ARR_CFG&OLP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&128&512&0x140&0x14f&16&8&Un-protected RegArray, No Action&&&&&#13;&#10;PDM_PDB_FBM&PDM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&34048&0&0x200000&0x20007f&128&266&ECC protected&&No Action&No Action&&#13;&#10;PDM_PDM&PDM&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&16777216&0&0x100000&0x11ffff&131072&128&ECC protected&&No Action&No Action&&#13;&#10;PEM_MEM_840000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&50944&57344&0x840000&0x84003f&64&199&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_880000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&28672&32768&0x880000&0x88003f&64&112&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_900000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&159744&262144&0x900000&0x9003ff&1024&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_940000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&79872&131072&0x940000&0x9401ff&512&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_980000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&39936&65536&0x980000&0x9800ff&256&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_1040000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&100864&106496&0x1040000&0x104003f&64&394&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_1080000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&68096&73728&0x1080000&0x108003f&64&266&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_1100000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&17408&24576&0x1100000&0x110003f&64&68&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_1140000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&26880&32768&0x1140000&0x114003f&64&105&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_1840000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&53504&57344&0x1840000&0x184003f&64&209&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_1880000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&3136&4096&0x1880000&0x188000f&16&49&Un-protected RegArray, No Action&&&&&#13;&#10;PEM_MEM_1900000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&2048&4096&0x1900000&0x190001f&32&16&Un-protected RegArray, No Action&&&&&#13;&#10;PEM_MEM_1940000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&4224&8192&0x1940000&0x194001f&32&33&Un-protected RegArray, No Action&&&&&#13;&#10;PEM_MEM_1980000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&2048&4096&0x1980000&0x198001f&32&16&Un-protected RegArray, No Action&&&&&#13;&#10;PEM_MEM_2040000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&74752&81920&0x2040000&0x204003f&64&292&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_2080000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&68096&73728&0x2080000&0x208003f&64&266&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_10C0000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&84480&90112&0x10c0000&0x10c003f&64&330&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_18C0000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&TRUE&none&&Low&&4224&8192&0x18c0000&0x18c001f&32&33&Un-protected RegArray, No Action&&&&&#13;&#10;PEM_MEM_20C0000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&35072&40960&0x20c0000&0x20c003f&64&137&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_8C0000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&14080&16384&0x8c0000&0x8c003f&64&55&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PEM_MEM_9C0000&PEM&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&39936&65536&0x9c0000&0x9c00ff&256&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;PQP_DCM&PQP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&23552&0&0x400000&0x4003ff&1024&23&ECC protected&&No Action&SOFT_RESET&&#13;&#10;PQP_DFM&PQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&56320&0&0x40000&0x403ff&1024&55&ECC protected&&No Action&No Action&&#13;&#10;PQP_DFM_TDM&PQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&28160&0&0x50000&0x501ff&512&55&ECC protected&&No Action&No Action&&#13;&#10;PQP_FDM&PQP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&76608&0&0x30000&0x3011f&288&266&ECC protected&&No Action&SOFT_RESET&&#13;&#10;PQP_LCD&PQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&61440&0&0x60000&0x603ff&1024&60&ECC protected&&No Action&No Action&&#13;&#10;PQP_LCD_TDM&PQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&30720&0&0x70000&0x701ff&512&60&ECC protected&&No Action&No Action&&#13;&#10;PQP_OTM_ATTRIBUTES_TABLE_DEQ&PQP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&11264&16384&0x20000&0x201ff&512&22&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;PQP_OTM_ATTRIBUTES_TABLE_ENQ&PQP&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Severe&&6400&8192&0x10000&0x100ff&256&25&ECC protected&&ECC_1B_FIX&SHADOW_AND_SOFT_RESET if Cached, Else HARD_RESET&&#13;&#10;PQP_PDM_1&PQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&4128768&0&0x200000&0x207fff&32768&126&ECC protected&&No Action&No Action&&#13;&#10;PQP_PDM_2&PQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&4644864&0&0x300000&0x308fff&36864&126&ECC protected&&No Action&No Action&&#13;&#10;PQP_RDM&PQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&77824&0&0x80000&0x803ff&1024&76&ECC protected&&No Action&SOFT_RESET&&#13;&#10;PQP_TC_DP_MAP&PQP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&5120&32768&0xa0000&0xa03ff&1024&5&Un-protected RegArray, No Action&&&&&#13;&#10;PQP_WDM&PQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&77824&0&0x90000&0x903ff&1024&76&ECC protected&&No Action&SOFT_RESET&&#13;&#10;RQP_CMS&RQP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&9728&0&0x30000&0x301ff&512&19&ECC protected&&No Action&No Action&&#13;&#10;RQP_CRM&RQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&11264&0&0x80000&0x801ff&512&22&ECC protected&&No Action&No Action&&#13;&#10;RQP_FCM&RQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&7168&0&0x20000&0x201ff&512&14&ECC protected&&No Action&SOFT_RESET&&#13;&#10;RQP_FRM&RQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&239064&0&0x60000&0x60037&56&4269&ECC protected&&No Action&No Action&&#13;&#10;RQP_HDR_FIFO&RQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&16534&0&0xb0000&0xb000d&14&1181&ECC protected&&No Action&No Action&&#13;&#10;RQP_MBYPASS&RQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&936960&0&0x1d0000&0x1d02ff&768&1220&ECC protected&&No Action&No Action&&#13;&#10;RQP_MC_SP_TC_MAP&RQP&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&160&1024&0x1f0000&0x1f001f&32&5&Un-protected RegArray, No Action&&&&&#13;&#10;RQP_MSC&RQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&641024&0&0x1e0000&0x1e01ff&512&1252&ECC protected&&No Action&No Action&&#13;&#10;RQP_PCM&RQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&100440&0&0x40000&0x40017&24&4185&ECC protected&&No Action&No Action&&#13;&#10;RQP_PRD&RQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&2190336&0&0x160000&0x1601ff&512&2139&ECC protected&&No Action&No Action&&#13;&#10;RQP_PRF&RQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&14848&0&0x180000&0x18007f&128&29&ECC protected&&No Action&SOFT_RESET&&#13;&#10;RQP_PRT&RQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Severe&&129024&0&0x1c0000&0x1c17ff&6144&21&ECC protected&&No Action&SOFT_RESET&&#13;&#10;RQP_RCM&RQP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&141312&0&0x10000&0x117ff&6144&23&ECC protected&&No Action&No Action&&#13;&#10;RQP_RPDM&RQP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&39936&0&0x90000&0x901ff&512&78&ECC protected&&No Action&No Action&&#13;&#10;RQP_RPDMHDR&RQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&604672&0&0xa0000&0xa01ff&512&1181&ECC protected&&No Action&No Action&&#13;&#10;RQP_RSM&RQP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&24576&0&0x70000&0x701ff&512&48&ECC protected&&No Action&No Action&&#13;&#10;RQP_SEGM_BANK&RQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&2004480&0&0xc0000&0xc01ff&512&435&PARITY protected&No Action&&&&#13;&#10;RQP_SEGM_BANK_9&RQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&162304&0&0x150000&0x1501ff&512&317&PARITY protected&No Action&&&&#13;&#10;RQP_USM&RQP&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&108810&0&0x50000&0x50019&26&4185&ECC protected&&No Action&No Action&&#13;&#10;RTP_UNICAST_DISTRIBUTION_MEMORY&RTP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&238592&0&0x2000&0x23ff&1024&233&ECC protected&&No Action&No Action&&#13;&#10;RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_CTRL_CELLS&RTP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&238592&0&0x1000&0x13ff&1024&233&ECC protected&&No Action&No Action&&#13;&#10;RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_DATA_CELLS&RTP&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&715776&0&0x0&0x3ff&1024&233&ECC protected&&No Action&No Action&&#13;&#10;RX_LKUP_1588_MEM_400G&CDPORT&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&3200&0&0x28000000&0x28000027&40&80&Un-protected RegArray, No Action&&&&&#13;&#10;RX_LKUP_1588_MEM_MPP0&CDPORT&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&12800&0&0x20000000&0x2000009f&160&80&Un-protected RegArray, No Action&&&&&#13;&#10;RX_LKUP_1588_MEM_MPP1&CDPORT&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&12800&0&0x24000000&0x2400009f&160&80&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_BFC_FLOW_BULK_DESCRIPTOR_BFBD&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&122880&196608&0x40000000&0x400017ff&6144&20&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_BFC_FLOW_MAPPING_RULES_BFMR&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&768&1024&0x41000000&0x4100000f&16&48&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_BUCKET_DEFICIT_BDF&SCH&TRUE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&65536&0&0x1e00000&0x1e007ff&2048&32&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_CH_NIF_CALENDAR_CONFIGURATION_CNCC&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1536&2048&0x4200000&0x420003f&64&24&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_CH_NIF_RATES_CONFIGURATION_CNRC&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2432&4096&0x4300000&0x430003f&64&38&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_CIR_SHAPERS_STATIC_TABEL_CSST&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&16384&16384&0x4600000&0x46001ff&512&32&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_CIR_SHAPER_CALENDAR_CSC&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4608&16384&0x4500000&0x45001ff&512&9&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_CL_SCHEDULERS_CONFIGURATION_SCC&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&106496&262144&0x900000&0x901fff&8192&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_CL_SCHEDULERS_TYPE_SCT&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&14080&16384&0xa00000&0xa000ff&256&55&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_DEVICE_RATE_MEMORY_DRM&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&23504&28928&0x100000&0x100387&904&26&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_DSP_2_PORT_MAP_DSPP&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2304&8192&0x4e00000&0x4e000ff&256&9&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_DUAL_SHAPER_MEMORY_DSM&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&11264&16384&0x200000&0x2001ff&512&22&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_FC_MAP_FCM&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&896&4096&0x4f00000&0x4f0007f&128&7&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_FLOW_DESCRIPTOR_MEMORY_STATIC_FDMS&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&3145728&3145728&0x300000&0x317fff&98304&32&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_FLOW_GROUP_MEMORY_FGM&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&90112&131072&0x700000&0x700fff&4096&22&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_FLOW_INSTALLED_MEMORY_FIM&SCH&TRUE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Severe&&98304&0&0x7200000&0x72017ff&6144&16&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_FLOW_STATUS_MEMORY_FSM&SCH&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&270336&0&0x1200000&0x1202fff&12288&22&ECC protected&&No Action&No Action&&#13;&#10;SCH_FLOW_STATUS_MEMORY_FSM_B&SCH&TRUE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&270336&0&0x7400000&0x7402fff&12288&22&ECC protected&&No Action&No Action&&#13;&#10;SCH_FLOW_SUB_FLOW_FSF&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&67584&98304&0x600000&0x600bff&3072&22&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_FLOW_TO_FIP_MAPPING_FFM&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&196608&393216&0xc00000&0xc02fff&12288&16&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_FLOW_TO_QUEUE_MAPPING_FQM&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&663552&786432&0xb00000&0xb05fff&24576&27&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_FORCE_STATUS_MESSAGE&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&21&32&0x20000000&0x20000000&1&21&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_HR_SCHEDULER_CONFIGURATION_SHC&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2048&16384&0x800000&0x8001ff&512&4&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_MEM_03100000&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&144384&0&0x3100000&0x31001ff&512&282&ECC protected&&No Action&SOFT_RESET&&#13;&#10;SCH_PIR_SHAPERS_STATIC_TABEL_PSST&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&16384&16384&0x4900000&0x49001ff&512&32&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_PIR_SHAPER_CALENDAR_PSC&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&4608&16384&0x4800000&0x48001ff&512&9&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_PORT_ENABLE_PORTEN&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&2048&0x4000000&0x400003f&64&8&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_PORT_GROUP_PFGM&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1024&2048&0x4100000&0x410003f&64&16&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_PORT_QUEUE_SIZE_PQS&SCH&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&14336&0&0x1d00000&0x1d001ff&512&28&ECC protected&&No Action&No Action&&#13;&#10;SCH_PORT_SCHEDULER_MAP_PSM&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&2048&2048&0x4b00000&0x4b0003f&64&32&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_PORT_SCHEDULER_WEIGHTS_PSW&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&5632&6144&0x4c00000&0x4c0003f&64&88&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_QPAIR_TO_PORT_MAP_QPM&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&10816&12288&0x42000000&0x4200003f&64&169&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_RCI_CREDIT_JITTER_HIGH_MAP&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&320&1024&0x45000000&0x4500001f&32&10&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RCI_CREDIT_JITTER_LOW_MAP&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&320&1024&0x44000000&0x4400001f&32&10&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RCI_UNLINK_FLOW_TH_MAP&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&256&1024&0x46000000&0x4600001f&32&8&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RESERVED_26&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Medium&&6144&0&0x7300000&0x730017f&384&16&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RESERVED_27&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&2260992&0&0x1300000&0x1317fff&98304&23&ECC protected&&No Action&SOFT_RESET&&#13;&#10;SCH_RESERVED_28&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&2260992&0&0x1400000&0x1417fff&98304&23&ECC protected&&No Action&No Action&&#13;&#10;SCH_RESERVED_29&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&24576&0&0x1500000&0x15002ff&768&32&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RESERVED_30&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&45056&0&0x1600000&0x16001ff&512&88&ECC protected&&No Action&SOFT_RESET&&#13;&#10;SCH_RESERVED_31&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&655360&0&0x1700000&0x1701fff&8192&80&ECC protected&&No Action&SOFT_RESET&&#13;&#10;SCH_RESERVED_32&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Medium&&98304&0&0x1a00000&0x1a0017f&384&256&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RESERVED_33&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&98304&0&0x1b00000&0x1b017ff&6144&16&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RESERVED_34&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&6144&0&0x7500000&0x750017f&384&16&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RESERVED_35&SCH&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Medium&&5632&0&0x1c00000&0x1c001ff&512&11&ECC protected&&No Action&No Action&&#13;&#10;SCH_RESERVED_36&SCH&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Low&&13824&0&0x7d00000&0x7d001ff&512&27&ECC protected&&No Action&No Action&&#13;&#10;SCH_RESERVED_37&SCH&FALSE&FALSE&TRUE&FALSE&FALSE&TRUE&none&&Low&&1&0&0x1f00000&0x1f00000&1&1&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RESERVED_38&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&144384&0&0x3000000&0x30001ff&512&282&ECC protected&&No Action&SOFT_RESET&&#13;&#10;SCH_RESERVED_40&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&622592&0&0x3200000&0x3201fff&8192&76&ECC protected&&No Action&SOFT_RESET&&#13;&#10;SCH_RESERVED_41&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&622592&0&0x3300000&0x3301fff&8192&76&ECC protected&&No Action&SOFT_RESET&&#13;&#10;SCH_RESERVED_42&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&565248&0&0x3400000&0x3405fff&24576&23&ECC protected&&No Action&SOFT_RESET&&#13;&#10;SCH_RESERVED_43&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Severe&&565248&0&0x3500000&0x3505fff&24576&23&ECC protected&&No Action&SOFT_RESET&&#13;&#10;SCH_RESERVED_44&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&340&0&0x3a00000&0x3a00013&20&17&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RESERVED_45&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&340&0&0x3b00000&0x3b00013&20&17&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RESERVED_46&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&340&0&0x3c00000&0x3c00013&20&17&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RESERVED_47&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&340&0&0x3d00000&0x3d00013&20&17&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RESERVED_48&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&340&0&0x3e00000&0x3e00013&20&17&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RESERVED_49&SCH&TRUE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Low&&340&0&0x3f00000&0x3f00013&20&17&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RESERVED_50&SCH&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Medium&&10752&0&0x4700000&0x47001ff&512&21&ECC protected&&No Action&No Action&&#13;&#10;SCH_RESERVED_52&SCH&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&ECC&&Medium&&10752&0&0x4a00000&0x4a001ff&512&21&ECC protected&&No Action&No Action&&#13;&#10;SCH_RESERVED_53&SCH&FALSE&FALSE&TRUE&TRUE&FALSE&FALSE&PARITY&&Medium&&14464&0&0x4d00000&0x4d0007f&128&113&PARITY protected&No Action&&&&#13;&#10;SCH_RESERVED_54&SCH&FALSE&FALSE&TRUE&FALSE&FALSE&TRUE&none&&Low&&19&0&0x30000000&0x30000000&1&19&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_RESERVED_55&SCH&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Medium&&98304&0&0x43000000&0x4300017f&384&256&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_0&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&57344&131072&0x5000000&0x5000fff&4096&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_1&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&57344&131072&0x5100000&0x5100fff&4096&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_2&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&57344&131072&0x5200000&0x5200fff&4096&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_3&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&57344&131072&0x5300000&0x5300fff&4096&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_4&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x5400000&0x54003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_5&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x5500000&0x55003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_6&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x5600000&0x56003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_7&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x5700000&0x57003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_8&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x5800000&0x58003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_9&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x5900000&0x59003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_10&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x5a00000&0x5a003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_11&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x5b00000&0x5b003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_12&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x5c00000&0x5c003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_13&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x5d00000&0x5d003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_14&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x5e00000&0x5e003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_15&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x5f00000&0x5f003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_16&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6000000&0x60003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_17&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6100000&0x61003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_18&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6200000&0x62003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_19&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6300000&0x63003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_20&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6400000&0x64003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_21&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6500000&0x65003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_22&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6600000&0x66003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_23&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6700000&0x67003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_24&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6800000&0x68003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_25&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6900000&0x69003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_26&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6a00000&0x6a003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_27&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6b00000&0x6b003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_28&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6c00000&0x6c003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_29&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6d00000&0x6d003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_30&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6e00000&0x6e003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_31&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&14336&32768&0x6f00000&0x6f003ff&1024&14&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_ENABLE_MEMORY_SEM&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&53248&131072&0x500000&0x500fff&4096&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_ENABLE_MEMORY_SEM_B&SCH&FALSE&FALSE&TRUE&FALSE&TRUE&FALSE&ECC&&Medium&&53248&131072&0x7100000&0x7100fff&4096&13&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SCHEDULER_INIT&SCH&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&1&0&0x10000000&0x10000000&1&1&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_SCH_FCR_RXI&SCH&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Medium&&5376&0&0x7000000&0x700005f&96&56&ECC protected&&No Action&No Action&&#13;&#10;SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&2076672&2359296&0x400000&0x402fff&12288&169&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SHARED_DEVICE_RATE_SHARED_DRM&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&23504&28928&0x3900000&0x3900387&904&26&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SCH_SLOW_FACTOR_MEMORY_SFM&SCH&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&294912&0&0x3600000&0x3605fff&24576&12&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_SLOW_SCALE_A_SSA&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&104&256&0x3700000&0x3700007&8&13&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_SLOW_SCALE_B_SSB&SCH&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&104&256&0x3800000&0x3800007&8&13&Un-protected RegArray, No Action&&&&&#13;&#10;SCH_TOKEN_MEMORY_CONTROLLER_TMC&SCH&FALSE&FALSE&FALSE&FALSE&FALSE&FALSE&PARITY&&Medium&&1376256&0&0x1000000&0x1002fff&12288&14&PARITY protected&SHADOW if Cached, Else HARD_RESET&&&&#13;&#10;SIF_BILLING_CGM_INPUT_MEM&SIF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&86528&0&0x2800&0x2867&104&104&ECC protected&&No Action&No Action&&#13;&#10;SIF_BILLING_EGR_INPUT_MEM&SIF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&212992&0&0x800&0x9ff&512&104&ECC protected&&No Action&No Action&&#13;&#10;SIF_QSIZE_CGM_INPUT_MEM&SIF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&42432&0&0x4800&0x4867&104&51&ECC protected&&No Action&No Action&&#13;&#10;SIF_ST_PORT_MEM&SIF&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&100416&0&0x0&0x17&24&523&ECC protected&&No Action&No Action&&#13;&#10;SPB_BUF_LINK&SPB&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&1441792&0&0x300000&0x300fff&4096&22&ECC protected&&No Action&No Action&&#13;&#10;SPB_CONTEXT_MRU&SPB&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&16128&16384&0x510000&0x5100ff&256&63&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;SPB_CONTEXT_PROFILE_MAP&SPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&512&8192&0x4f0000&0x4f00ff&256&2&Un-protected RegArray, No Action&&&&&#13;&#10;SPB_COUNTERS&SPB&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&43520&0&0x520000&0x5200ff&256&170&PARITY protected&No Action&&&&#13;&#10;SPB_COUNTERS_SHADOW&SPB&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&41984&0&0x530000&0x5300ff&256&164&Un-protected RegArray, No Action&&&&&#13;&#10;SPB_DEL_CMD_RXI&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&2880&0&0x4c0000&0x4c001f&32&90&ECC protected&&No Action&No Action&&#13;&#10;SPB_IRE_RXI_CTRL&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&4160&0&0x410000&0x41004f&80&26&ECC protected&&No Action&No Action&&#13;&#10;SPB_IRE_RXI_DATA&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&PARITY&&Low&&832960&0&0x430000&0x43004f&80&5206&PARITY protected&No Action&&&&#13;&#10;SPB_PACKET_REJECT_CFG&SPB&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&256&4096&0x500000&0x50007f&128&2&Un-protected RegArray, No Action&&&&&#13;&#10;SPB_PKT_RLS_RXI&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&24064&0&0x400000&0x4001ff&512&47&ECC protected&&No Action&No Action&&#13;&#10;SPB_PSF_CTRL&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&1472&0&0x5a0000&0x5a001f&32&46&ECC protected&&No Action&No Action&&#13;&#10;SPB_PSF_DATA&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&25408&0&0x5b0000&0x5b001f&32&794&ECC protected&&No Action&No Action&&#13;&#10;SPB_PSM&SPB&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&18432&0&0x30000&0x300ff&256&72&ECC protected&&No Action&No Action&&#13;&#10;SPB_RCNT&SPB&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&901120&0&0x200000&0x203fff&16384&55&ECC protected&&No Action&No Action&&#13;&#10;SPB_REL_BUFF_FIFO&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&15360&0&0x490000&0x4900bf&192&40&ECC protected&&No Action&No Action&&#13;&#10;SPB_REL_RPRT_FIFO&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&34560&0&0x470000&0x4700bf&192&90&ECC protected&&No Action&No Action&&#13;&#10;SPB_RSM&SPB&FALSE&FALSE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&10240&0&0x10000&0x100ff&256&40&ECC protected&&No Action&No Action&&#13;&#10;SPB_S_2D_PDQ_RXI&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&4000&0&0x4e0000&0x4e0013&20&200&ECC protected&&No Action&No Action&&#13;&#10;SPB_S_2D_RPC_SORT_FIFO&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&156672&0&0x570000&0x5705ff&1536&51&ECC protected&&No Action&No Action&&#13;&#10;SPB_S_2D_TCF&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&9648&0&0x460000&0x46002f&48&201&ECC protected&&No Action&No Action&&#13;&#10;SPB_S_2F_PDQ_RXI&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&3880&0&0x4d0000&0x4d0013&20&194&ECC protected&&No Action&No Action&&#13;&#10;SPB_S_2F_RPC_SORT_FIFO&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&262656&0&0x540000&0x5405ff&1536&57&ECC protected&&No Action&No Action&&#13;&#10;SPB_S_2F_TCF&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&9360&0&0x450000&0x45002f&48&195&ECC protected&&No Action&No Action&&#13;&#10;SPB_TX_CMD_RPRT&SPB&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&8832&0&0x4b0000&0x4b005f&96&92&ECC protected&&No Action&No Action&&#13;&#10;SPEED_ID_TABLE&CDPORT&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&9664&0&0x8000000&0x800003f&64&151&Un-protected RegArray, No Action&&&&&#13;&#10;SPEED_PRIORITY_MAP_TBL&CDPORT&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&288&0&0x2c000000&0x2c000000&1&288&Un-protected RegArray, No Action&&&&&#13;&#10;SQM_DEQ_QSTATE_PENDING_FIFO&SQM&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Severe&&8128&0&0x800000&0x80001f&32&254&Un-protected RegArray, No Action&&&&&#13;&#10;SQM_ENQ_COMMAND_RXI&SQM&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Medium&&4672&0&0x700000&0x70001f&32&146&Un-protected RegArray, No Action&&&&&#13;&#10;SQM_PDB_LINK_LIST&SQM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Severe&&688128&0&0x500000&0x507fff&32768&21&Un-protected RegArray, No Action&&&&&#13;&#10;SQM_PDM&SQM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Medium&&15728640&0&0x400000&0x41ffff&131072&120&Un-protected RegArray, No Action&&&&&#13;&#10;SQM_QUEUE_DATA_MEMORY&SQM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Severe&&2752512&0&0x600000&0x60ffff&65536&42&Un-protected RegArray, No Action&&&&&#13;&#10;SQM_TX_BUNDLE_MEMORY&SQM&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Medium&&167936&0&0x0&0x7ff&2048&41&Un-protected RegArray, No Action&&&&&#13;&#10;SQM_TX_PACKET_DESCRIPTOR_FIFOS_MEMORY&SQM&FALSE&FALSE&TRUE&TRUE&FALSE&TRUE&none&&Medium&&688128&0&0x200000&0x2007ff&2048&168&Un-protected RegArray, No Action&&&&&#13;&#10;TCAM_TCAM_ACCESS_PROFILE&TCAM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&3584&4096&0x3100000&0x310003f&64&56&Un-protected RegArray, No Action&&&&&#13;&#10;TCAM_TCAM_ACTION&TCAM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Medium&&1916928&3145728&0x1100000&0x11007ff&2048&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;TCAM_TCAM_ACTION_HIT_INDICATION&TCAM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&49152&0&0x4300000&0x43000ff&256&8&Un-protected RegArray, No Action&&&&&#13;&#10;TCAM_TCAM_ACTION_HIT_INDICATION_SMALL&TCAM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Low&&2048&0&0x5b00300&0x5b0031f&32&8&Un-protected RegArray, No Action&&&&&#13;&#10;TCAM_TCAM_ACTION_SMALL&TCAM&FALSE&FALSE&FALSE&FALSE&TRUE&FALSE&ECC&&Low&&79872&131072&0x2901800&0x29018ff&256&39&ECC protected&&ECC_1B_FIX&SHADOW if Cached, Else HARD_RESET&&#13;&#10;TCAM_TCAM_BANK&TCAM&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&&21889024&0&0x1000000&0x100ffff&65536&334&Un-protected RegArray, No Action&&&&&#13;&#10;TCAM_TCAM_BANK_COMMAND&TCAM&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&TCAM_TCAM_BANK&21889024&0&0x1000000&0x100ffff&65536&334&Alias, No Action&&&&&#13;&#10;TCAM_TCAM_BANK_REPLY&TCAM&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Medium&TCAM_TCAM_BANK&21889024&0&0x1000000&0x100ffff&65536&334&Alias, No Action&&&&&#13;&#10;TCAM_TCAM_ENTRY_ECC&TCAM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Medium&&442368&0&0x3300000&0x3300fff&4096&9&Un-protected RegArray, No Action&&&&&#13;&#10;TCAM_TCAM_ENTRY_ECC_SMALL&TCAM&FALSE&FALSE&FALSE&TRUE&FALSE&TRUE&none&&Medium&&18432&0&0x3f01800&0x3f019ff&512&9&Un-protected RegArray, No Action&&&&&#13;&#10;TCAM_TCAM_PD_PROFILE&TCAM&FALSE&FALSE&FALSE&FALSE&TRUE&TRUE&none&&Low&&1024&2048&0x3200000&0x320003f&64&16&Un-protected RegArray, No Action&&&&&#13;&#10;TDU_DS_CHANNEL_ORDER_FIFO&TDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&49152&0&0x2000&0x37ff&6144&8&ECC protected&&No Action&No Action&&#13;&#10;TDU_DS_READ_REQ_RXI&TDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&6400&0&0x80&0xff&128&50&ECC protected&&No Action&No Action&&#13;&#10;TDU_DS_WRITE_DATA_RXI&TDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&268416&0&0x100&0x17f&128&2097&ECC protected&&No Action&No Action&&#13;&#10;TDU_DS_WRITE_REQ_RXI&TDU&TRUE&TRUE&FALSE&TRUE&FALSE&FALSE&ECC&&Low&&6400&0&0x0&0x7f&128&50&ECC protected&&No Action&No Action&&#13;&#10;TX_LKUP_1588_MEM_400G&CDPORT&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&3200&0&0x1c000000&0x1c000027&40&80&Un-protected RegArray, No Action&&&&&#13;&#10;TX_LKUP_1588_MEM_MPP0&CDPORT&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&12800&0&0x14000000&0x1400009f&160&80&Un-protected RegArray, No Action&&&&&#13;&#10;TX_LKUP_1588_MEM_MPP1&CDPORT&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&12800&0&0x18000000&0x1800009f&160&80&Un-protected RegArray, No Action&&&&&#13;&#10;UM_TABLE&CDPORT&FALSE&FALSE&FALSE&FALSE&FALSE&TRUE&none&&Low&&3136&0&0x10000000&0x1000003f&64&49&Un-protected RegArray, No Action&&&&</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER MEMory LIST XOR">SER MEMory LIST XOR</a></h5>
        <textarea cols='180' rows='78' >Num_ENTries     : 0x0        --->> 0xffffffff&#13;&#10;Num_BIts        : 0x0        --->> 0xffffffff&#13;&#10;============================================================================================================================================================&#13;&#10;|                                                                      SER LIST MEMORIES                                                      |&#13;&#10;============================================================================================================================================================&#13;&#10;| Index | memory-name                                  | BLOCK | Address | Severity | entry-info           | memory-info                                   |&#13;&#10;============================================================================================================================================================&#13;&#10;| 0     | CFC_CAT_2_TC_CGM_MAP_NIF                     | CFC   | 0       | medium   | 8/48                 | Cacheable/XOR(null)                           |&#13;&#10;| 1     | CFC_CFC_MEMORY_0                             | CFC   | 80      | medium   | 16/66                | Internal/Cacheable/Shadowed/ECC/XOR(1/3)      |&#13;&#10;| 2     | CFC_RCL_VSQ_CGM_MAP                          | CFC   | A0      | medium   | 32/2                 | Cacheable/XOR(null)                           |&#13;&#10;| 3     | CGM_IPP_MAP                                  | CGM   | 800000  | low      | 256/4                | Cacheable/Shadowed/ECC/XOR(1/7)               |&#13;&#10;| 4     | CGM_PB_VSQ_PRMS                              | CGM   | 7B0000  | low      | 392/1                | Cacheable/XOR(null)                           |&#13;&#10;| 5     | CGM_PB_VSQ_TC_BITMAP                         | CGM   | 810000  | low      | 8/6                  | Cacheable/XOR(null)                           |&#13;&#10;| 6     | CGM_SNIF_ACTION_TABLE                        | CGM   | E20000  | low      | 32/3/7/32            | Cacheable/Array/XOR(null)                     |&#13;&#10;| 7     | CGM_SYS_RED_QSIZE_RANGES                     | CGM   | 7F0000  | low      | 64/47                | Cacheable/Shadowed/ECC/XOR(1/5)               |&#13;&#10;| 8     | CGM_VOQ_DRAM_BOUND_PRMS                      | CGM   | 880000  | low      | 64/20                | Cacheable/Shadowed/ECC/XOR(1/5)               |&#13;&#10;| 9     | CGM_VOQ_DRAM_RECOVERY_CACHE_PRMS             | CGM   | 8C0000  | low      | 64/7                 | Cacheable/Shadowed/ECC/XOR(1/5)               |&#13;&#10;| 10    | CGM_VOQ_DRAM_RECOVERY_PRMS                   | CGM   | 8A0000  | low      | 64/23                | Cacheable/Shadowed/ECC/XOR(1/5)               |&#13;&#10;| 11    | CGM_VOQ_GRNTD_PRMS                           | CGM   | 820000  | low      | 64/7                 | Cacheable/Shadowed/ECC/XOR(1/5)               |&#13;&#10;| 12    | CGM_VOQ_PROFILES                             | CGM   | 400000  | low      | 16384/8              | Cacheable/Shadowed/ECC/XOR(1/13)              |&#13;&#10;| 13    | CGM_VOQ_SRAM_DRAM_ONLY_MODE                  | CGM   | CA0000  | low      | 64/1                 | Cacheable/XOR(null)                           |&#13;&#10;| 14    | CGM_VOQ_VSQS_PRMS                            | CGM   | 500000  | low      | 16384/5              | Cacheable/Shadowed/ECC/XOR(2/12)              |&#13;&#10;| 15    | CGM_VOQ_WORDS_AVRG_PRMS                      | CGM   | 870000  | low      | 64/1                 | Cacheable/XOR(null)                           |&#13;&#10;| 16    | CGM_VSQA_PRMS                                | CGM   | 600000  | low      | 4/1                  | Cacheable/XOR(null)                           |&#13;&#10;| 17    | CGM_VSQA_WORDS_AVRG_PRMS                     | CGM   | 750000  | low      | 4/1                  | Cacheable/XOR(null)                           |&#13;&#10;| 18    | CGM_VSQB_PRMS                                | CGM   | 700000  | low      | 32/1                 | Cacheable/XOR(null)                           |&#13;&#10;| 19    | CGM_VSQB_WORDS_AVRG_PRMS                     | CGM   | 760000  | low      | 16/1                 | Cacheable/XOR(null)                           |&#13;&#10;| 20    | CGM_VSQC_PRMS                                | CGM   | 710000  | low      | 128/1                | Cacheable/XOR(null)                           |&#13;&#10;| 21    | CGM_VSQC_WORDS_AVRG_PRMS                     | CGM   | 770000  | low      | 16/1                 | Cacheable/XOR(null)                           |&#13;&#10;| 22    | CGM_VSQD_PRMS                                | CGM   | 720000  | low      | 256/1                | Cacheable/XOR(null)                           |&#13;&#10;| 23    | CGM_VSQD_WORDS_AVRG_PRMS                     | CGM   | 780000  | low      | 16/1                 | Cacheable/XOR(null)                           |&#13;&#10;| 24    | CGM_VSQE_PRMS                                | CGM   | 730000  | low      | 64/1                 | Cacheable/XOR(null)                           |&#13;&#10;| 25    | CGM_VSQE_WORDS_AVRG_PRMS                     | CGM   | 790000  | low      | 16/1                 | Cacheable/XOR(null)                           |&#13;&#10;| 26    | CGM_VSQF_PRMS                                | CGM   | 740000  | low      | 392/1                | Cacheable/XOR(null)                           |&#13;&#10;| 27    | CGM_VSQF_WORDS_AVRG_PRMS                     | CGM   | 7A0000  | low      | 16/1                 | Cacheable/XOR(null)                           |&#13;&#10;| 28    | DDHA_MACRO_0_PHYSICAL_ENTRY_BANK             | DDHA  | 0       | medium   | 4194304/2/68/4194304 | Alias->DDHA_MACRO_0_ENTRY_BANK/Dynamic/Array/ |&#13;&#10;| 29    | DDHA_MACRO_1_PHYSICAL_ENTRY_BANK             | DDHA  | 2000000 | medium   | 4194304/2/68/4194304 | Alias->DDHA_MACRO_1_ENTRY_BANK/Dynamic/Array/ |&#13;&#10;| 30    | DDHB_MACRO_0_PHYSICAL_ENTRY_BANK             | DDHB  | 0       | medium   | 2097152/2/68/2097152 | Alias->DDHB_MACRO_0_ENTRY_BANK/Dynamic/Array/ |&#13;&#10;| 31    | DDHB_MACRO_1_PHYSICAL_ENTRY_BANK             | DDHB  | 2000000 | medium   | 2097152/2/68/2097152 | Alias->DDHB_MACRO_1_ENTRY_BANK/Dynamic/Array/ |&#13;&#10;| 32    | DHC_MACRO_PHYSICAL_ENTRY_BANK                | DHC   | 0       | medium   | 4194304/2/68/4194304 | Alias->DHC_MACRO_ENTRY_BANK/Dynamic/Array/    |&#13;&#10;| 33    | ECGM_QDCT_TABLE                              | ECGM  | 70000   | medium   | 128/30               | Cacheable/Shadowed/ECC/XOR(1/6)               |&#13;&#10;| 34    | ECGM_QQST_TABLE                              | ECGM  | D0000   | medium   | 128/19               | Cacheable/Shadowed/ECC/XOR(1/6)               |&#13;&#10;| 35    | ERPP_PER_PORT_TABLE                          | ERPP  | 2E60000 | high     | 256/20               | Cacheable/Shadowed/ECC/Severe/XOR(1/7)        |&#13;&#10;| 36    | ETPPA_LAYER_NWK_QOS_TABLE                    | ETPPA | 22B0000 | low      | 2048/2               | Cacheable/Shadowed/ECC/XOR(1/10)              |&#13;&#10;| 37    | ETPPB_EGRESS_MEMBERSHIP                      | ETPPB | 30000   | high     | 4096/66              | Cacheable/Shadowed/ECC/Severe/XOR(1/11)       |&#13;&#10;| 38    | ETPPB_ENC_2_ARR_0_FORMAT_CONFIGURATION_TABLE | ETPPB | 1420000 | high     | 64/35                | Cacheable/Shadowed/ECC/Severe/XOR(1/5)        |&#13;&#10;| 39    | ETPPB_ENC_3_ARR_0_FORMAT_CONFIGURATION_TABLE | ETPPB | 920000  | high     | 64/35                | Cacheable/Shadowed/ECC/Severe/XOR(1/5)        |&#13;&#10;| 40    | ETPPB_ENC_4_ARR_0_FORMAT_CONFIGURATION_TABLE | ETPPB | 1020000 | high     | 64/35                | Cacheable/Shadowed/ECC/Severe/XOR(1/5)        |&#13;&#10;| 41    | ETPPB_ENC_5_ARR_0_FORMAT_CONFIGURATION_TABLE | ETPPB | 1120000 | high     | 64/35                | Cacheable/Shadowed/ECC/Severe/XOR(1/5)        |&#13;&#10;| 42    | ETPPB_NEW_QOS_MAP                            | ETPPB | 10000   | high     | 2048/18              | Cacheable/Shadowed/ECC/Severe/XOR(1/10)       |&#13;&#10;| 43    | ETPPB_QOS_DP_MAP                             | ETPPB | 20000   | high     | 2048/22              | Cacheable/Shadowed/ECC/Severe/XOR(1/10)       |&#13;&#10;| 44    | ETPPB_SOURCE_ADRS_MAP_0                      | ETPPB | 190000  | high     | 64/18                | Cacheable/Shadowed/ECC/Severe/XOR(1/5)        |&#13;&#10;| 45    | ETPPB_SOURCE_ADRS_MAP_1                      | ETPPB | 1A0000  | high     | 64/18                | Cacheable/Shadowed/ECC/Severe/XOR(1/5)        |&#13;&#10;| 46    | ETPPC_ENC_1_ARR_0_FORMAT_CONFIGURATION_TABLE | ETPPC | 1720000 | high     | 64/35                | Cacheable/Shadowed/ECC/Severe/XOR(1/5)        |&#13;&#10;| 47    | ETPPC_NEW_QOS_MAP                            | ETPPC | 2600000 | high     | 2048/18              | Cacheable/Shadowed/ECC/Severe/XOR(1/10)       |&#13;&#10;| 48    | ETPPC_PROTECTION_TABLE                       | ETPPC | 2060000 | medium   | 8192/5               | Cacheable/Shadowed/ECC/XOR(2/11)              |&#13;&#10;| 49    | ETPPC_QOS_DP_MAP                             | ETPPC | 2610000 | high     | 2048/22              | Cacheable/Shadowed/ECC/Severe/XOR(1/10)       |&#13;&#10;| 50    | FDR_FDR_MC                                   | FDR   | 300000  | high     | 4096/18              | Cacheable/Shadowed/ECC/Severe/XOR(1/11)       |&#13;&#10;| 51    | IPPB_ETHERNET_OAM_OPCODE_MAP                 | IPPB  | 1450000 | medium   | 256/3                | Cacheable/Shadowed/ECC/XOR(1/7)               |&#13;&#10;| 52    | IPPD_DESTINATION_STATUS                      | IPPD  | E60000  | low      | 8192/2               | Cacheable/Shadowed/ECC/XOR(1/12)              |&#13;&#10;| 53    | IPPD_FEC_ECMP                                | IPPD  | A00000  | medium   | 2048/16/5/2048       | Cacheable/Shadowed/ECC/Array/XOR(1/10)        |&#13;&#10;| 54    | IPS_CRBAL_TH                                 | IPS   | C0000   | medium   | 32/14                | Cacheable/XOR(null)                           |&#13;&#10;| 55    | IPS_CRDT_WD_TH                               | IPS   | 100000  | medium   | 32/1                 | Cacheable/XOR(null)                           |&#13;&#10;| 56    | IPS_DQM_DEQ_CMD_PRMS                         | IPS   | 200000  | medium   | 128/1                | Cacheable/XOR(null)                           |&#13;&#10;| 57    | IPS_EMPTY_Q_CRBAL_TH                         | IPS   | E0000   | medium   | 32/5                 | Cacheable/XOR(null)                           |&#13;&#10;| 58    | IPS_FMS_BYPASS                               | IPS   | 2C0000  | medium   | 128/2                | Cacheable/XOR(null)                           |&#13;&#10;| 59    | IPS_QFM                                      | IPS   | 40000   | medium   | 16384/3              | Cacheable/Shadowed/ECC/XOR(1/13)              |&#13;&#10;| 60    | IPS_QSIZE_TH                                 | IPS   | 80000   | medium   | 32/10                | Cacheable/XOR(null)                           |&#13;&#10;| 61    | IPS_QSPM                                     | IPS   | 0       | medium   | 16384/3              | Cacheable/Shadowed/ECC/XOR(1/13)              |&#13;&#10;| 62    | IPS_QTYPE                                    | IPS   | 60000   | medium   | 8192/6               | Cacheable/Shadowed/ECC/XOR(1/12)              |&#13;&#10;| 63    | IPS_SLOW_FACTOR_TH                           | IPS   | A0000   | medium   | 32/21                | Cacheable/XOR(null)                           |&#13;&#10;| 64    | IPS_SPM                                      | IPS   | 20000   | medium   | 32768/4              | Cacheable/Shadowed/ECC/XOR(1/14)              |&#13;&#10;| 65    | IPS_SQM_DEQ_CMD_PRMS                         | IPS   | 1A0000  | high     | 256/2                | Cacheable/Severe/XOR(null)                    |&#13;&#10;| 66    | MRPS_EGR_ENG_PRFCFG                          | MRPS  | 40000   | low      | 1024/2/11/1024       | Cacheable/Shadowed/ECC/Array/XOR(1/9)         |&#13;&#10;| 67    | MRPS_ING_ENG_PRFCFG                          | MRPS  | 10000   | low      | 1024/3/12/1024       | Cacheable/Shadowed/ECC/Array/XOR(1/9)         |&#13;&#10;| 68    | MRPS_ING_GLBL_ENG_PRFCFG                     | MRPS  | 0       | low      | 8/7                  | Cacheable/XOR(null)                           |&#13;&#10;| 69    | MTM_ING_BITMAP_MAPPING_TABLE                 | MTM   | 200000  | low      | 512/4                | Cacheable/Shadowed/ECC/XOR(1/8)               |&#13;&#10;============================================================================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER INTeRrupt DuMP status">SER INTeRrupt DuMP status</a></h5>
        <textarea cols='180' rows='1655' >==========================================================================================================&#13;&#10;|                                                          Interrupt                                     |&#13;&#10;==========================================================================================================&#13;&#10;| ID   | Interrupt Name                                                   | enable/assert                |&#13;&#10;==========================================================================================================&#13;&#10;| 0    | OCB_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1    | OCB_ErrorFreeInt(2)                                              | enable=0x0, assert=0x0       |&#13;&#10;| 2    | OCB_ErrorFbcBank(2)                                              | enable=0x2, assert=0x0       |&#13;&#10;| 3    | OCB_ECC_Ecc_1bErrInt(2)                                          | enable=0x2, assert=0x0       |&#13;&#10;| 4    | OCB_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 5    | OCB_FBC_BANK_ErrorFbcBank0(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 6    | OCB_FBC_BANK_ErrorFbcBank1(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 7    | OCB_FBC_BANK_ErrorFbcBank2(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 8    | OCB_FBC_BANK_ErrorFbcBank3(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 9    | OCB_FBC_BANK_ErrorFbcBank4(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 10   | OCB_FBC_BANK_ErrorFbcBank5(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 11   | OCB_FBC_BANK_ErrorFbcBank6(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 12   | OCB_FBC_BANK_ErrorFbcBank7(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 13   | OCB_FBC_BANK_ErrorFbcBank8(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 14   | OCB_FBC_BANK_ErrorFbcBank9(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 15   | OCB_FBC_BANK_ErrorFbcBank10(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 16   | OCB_FBC_BANK_ErrorFbcBank11(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 17   | OCB_FBC_BANK_ErrorFbcBank12(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 18   | OCB_FBC_BANK_ErrorFbcBank13(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 19   | OCB_FBC_BANK_ErrorFbcBank14(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 20   | OCB_FBC_BANK_ErrorFbcBank15(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 21   | OLP_ErrorEcc(1)                                                  | enable=0x1, assert=0x0       |&#13;&#10;| 22   | OLP_ErrorEgressPipeCfg(1)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 23   | OLP_ECC_Ecc_1bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 24   | OLP_ECC_Ecc_2bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 25   | FDA_ErrorEcc(1)                                                  | enable=0x1, assert=0x0       |&#13;&#10;| 26   | FDA_WfqIntReg(1)                                                 | enable=0x0, assert=0x0       |&#13;&#10;| 27   | FDA_Prio0DropInt(1)                                              | enable=0x0, assert=0x0       |&#13;&#10;| 28   | FDA_Prio1DropInt(1)                                              | enable=0x0, assert=0x0       |&#13;&#10;| 29   | FDA_Prio2DropInt(1)                                              | enable=0x0, assert=0x0       |&#13;&#10;| 30   | FDA_Prio3DropInt(1)                                              | enable=0x0, assert=0x0       |&#13;&#10;| 31   | FDA_Egq0Meshmc0OvfDropInt(1)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 32   | FDA_Egq1Meshmc0OvfDropInt(1)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 33   | FDA_Egq0Meshmc1OvfDropInt(1)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 34   | FDA_Egq1Meshmc1OvfDropInt(1)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 35   | FDA_Egq0TdmOvfDrop(1)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 36   | FDA_Egq1TdmOvfDrop(1)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 37   | FDA_ECC_Ecc_1bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 38   | FDA_ECC_Ecc_2bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 39   | EPRE_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 40   | EPRE_RcyOvfInt(2)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 41   | EPRE_CpuOvfInt(2)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 42   | EPRE_LmmOvfInt(2)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 43   | EPRE_HpmOvfInt(2)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 44   | EPRE_HpmDropInt(2)                                               | enable=0x0, assert=0x0       |&#13;&#10;| 45   | EPRE_LmmDropInt(2)                                               | enable=0x0, assert=0x0       |&#13;&#10;| 46   | EPRE_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 47   | EPRE_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 48   | SPB_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 49   | SPB_ErrorTimeout(2)                                              | enable=0x0, assert=0x0       |&#13;&#10;| 50   | SPB_ErrorReassembly(2)                                           | enable=0x3, assert=0x0       |&#13;&#10;| 51   | SPB_ErrorFifo(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 52   | SPB_ErrorReassemblyContext(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 53   | SPB_ErrorByteNum(2)                                              | enable=0x0, assert=0x0       |&#13;&#10;| 54   | SPB_ErrorPktCrc(2)                                               | enable=0x0, assert=0x0       |&#13;&#10;| 55   | SPB_ErrorS2dPktCrc(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 56   | SPB_ECC_ParityErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 57   | SPB_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 58   | SPB_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 59   | SPB_REASSEMBLY_ReassemblyErrorMinimumOriginalSize(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 60   | SPB_REASSEMBLY_ReassemblyErrorMinimumSize(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 61   | SPB_REASSEMBLY_ReassemblyErrorMaximumOriginalSize(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 62   | SPB_REASSEMBLY_ReassemblyErrorMaximumSize(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 63   | SPB_REASSEMBLY_ReassemblyErrorMaximumBuff(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 64   | SPB_REASSEMBLY_ReassemblyErrorNoBuff(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 65   | SPB_REASSEMBLY_ReassemblyErrorUnexpectedMop(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 66   | SPB_REASSEMBLY_ReassemblyErrorUnexpectedSop(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 67   | SPB_REASSEMBLY_ReassemblyErrorGeneralMop(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 68   | SPB_REASSEMBLY_ReassemblyErrorGeneralSop(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 69   | SPB_REASSEMBLY_ReassemblyErrorPacketReject(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 70   | SPB_FIFO_ErrorS2fRpcSrotFifoOverflow_0(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 71   | SPB_FIFO_ErrorS2fRpcSrotFifoOverflow_1(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 72   | SPB_FIFO_ErrorS2fRpcSrotFifoOverflow_2(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 73   | SPB_FIFO_ErrorS2fRpcSrotFifoUnderflow_0(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 74   | SPB_FIFO_ErrorS2fRpcSrotFifoUnderflow_1(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 75   | SPB_FIFO_ErrorS2fRpcSrotFifoUnderflow_2(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 76   | SPB_FIFO_ErrorS2dRpcSrotFifoOverflow_0(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 77   | SPB_FIFO_ErrorS2dRpcSrotFifoOverflow_1(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 78   | SPB_FIFO_ErrorS2dRpcSrotFifoUnderflow_0(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 79   | SPB_FIFO_ErrorS2dRpcSrotFifoUnderflow_1(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 80   | PQP_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 81   | PQP_DeleteFifoFull(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 82   | PQP_LcdFifoFull(2)                                               | enable=0x0, assert=0x0       |&#13;&#10;| 83   | PQP_TcMappingMissConfig(2)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 84   | PQP_McMaxReplicationOverflowInt(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 85   | PQP_EbtrIllegalValue(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 86   | PQP_InvalidOtmInt(2)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 87   | PQP_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 88   | PQP_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 89   | DDHB_ErrorEcc(4)                                                 | enable=0xf, assert=0x0       |&#13;&#10;| 90   | DDHB_ECC_Ecc_1bErrInt(4)                                         | enable=0xf, assert=0x0       |&#13;&#10;| 91   | DDHB_ECC_Ecc_2bErrInt(4)                                         | enable=0xf, assert=0x0       |&#13;&#10;| 92   | ETPPA_ErrorEcc(2)                                                | enable=0x3, assert=0x0       |&#13;&#10;| 93   | ETPPA_EtppPrpIntVec(2)                                           | enable=0x3, assert=0x0       |&#13;&#10;| 94   | ETPPA_EtppaIntVec(2)                                             | enable=0x3, assert=0x0       |&#13;&#10;| 95   | ETPPA_ECC_ParityErrInt(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 96   | ETPPA_ECC_Ecc_1bErrInt(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 97   | ETPPA_ECC_Ecc_2bErrInt(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 98   | ETPPA_ETPPA_BypassFifoAlmostFullInt(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 99   | ETPPA_ETPPA_BypassBtcReadWithoutSopInt(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 100  | ETPPA_ETPPA_AppAndPipeCollision(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 101  | ETPPA_ETPPA_TmFieldsFifoAlmostFullInt(2)                         | enable=0x0, assert=0x0       |&#13;&#10;| 102  | ETPPA_ETPPA_NetworkHeadersFifoAlmostFullInt(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 103  | ETPPA_ETPPA_SystemHeadersContainerFifoAlmostFullInt(2)           | enable=0x0, assert=0x0       |&#13;&#10;| 104  | ETPPA_ETPPA_MplsBosParsingDataFifoAlmostFullInt(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 105  | ETPPA_ETPPA_PsgHeaderSizeErrInt(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 106  | ETPPA_ETPPA_PesHeaderSizeErrInt(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 107  | ETPPA_ETPPA_PsgQualifierSizeErrInt0(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 108  | ETPPA_ETPPA_PsgQualifierSizeErrInt1(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 109  | ETPPA_ETPPA_PsgQualifierSizeErrInt2(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 110  | ETPPA_ETPPA_PsgQualifierSizeErrInt3(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 111  | ETPPA_ETPPA_PesQualifierSizeErrInt0(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 112  | ETPPA_ETPPA_PesQualifierSizeErrInt1(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 113  | ETPPA_ETPPA_PesQualifierSizeErrInt2(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 114  | ETPPA_ETPPA_PesQualifierSizeErrInt3(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 115  | ETPPA_ETPPA_PesQualifierSizeErrInt4(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 116  | ETPPA_ETPPA_PesQualifierSizeErrInt5(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 117  | ETPPA_ETPPA_PesQualifierSizeErrInt6(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 118  | ETPPA_ETPPA_PesQualifierSizeErrInt7(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 119  | ETPPA_ETPP_PRP_PrpAcceptableFrameTypeInt(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 120  | ETPPA_ETPP_PRP_PrpGlemErrorInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 121  | ETPPA_ETPP_PRP_PrpSystemHeaderFifoAlmostFullInt(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 122  | ETPPA_ETPP_PRP_PrpNetworkHeaderFifoAlmostFullInt(2)              | enable=0x1, assert=0x0       |&#13;&#10;| 123  | BDM_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 124  | BDM_Fpc0FreeError(2)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 125  | BDM_Fpc1FreeError(2)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 126  | BDM_Fpc2FreeError(2)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 127  | BDM_Fpc3FreeError(2)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 128  | BDM_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 129  | BDM_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 130  | FDTL_ErrorEcc(1)                                                 | enable=0x1, assert=0x0       |&#13;&#10;| 131  | FDTL_ECC_Ecc_1bErrInt(1)                                         | enable=0x1, assert=0x0       |&#13;&#10;| 132  | FDTL_ECC_Ecc_2bErrInt(1)                                         | enable=0x1, assert=0x0       |&#13;&#10;| 133  | ERPP_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 134  | ERPP_ErppDiscardIntVec(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 135  | ERPP_ErppDiscardIntVec2(2)                                       | enable=0x3, assert=0x0       |&#13;&#10;| 136  | ERPP_ECC_ParityErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 137  | ERPP_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 138  | ERPP_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 139  | ERPP_ERPP_DISCARD_InvalidOtmInt(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 140  | ERPP_ERPP_DISCARD_DssStackingInt(2)                              | enable=0x0, assert=0x0       |&#13;&#10;| 141  | ERPP_ERPP_DISCARD_ExcludeSrcInt(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 142  | ERPP_ERPP_DISCARD_LagMulticastInt(2)                             | enable=0x0, assert=0x0       |&#13;&#10;| 143  | ERPP_ERPP_DISCARD_UnacceptableFrameTypeInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 144  | ERPP_ERPP_DISCARD_SrcEqualDestInt(2)                             | enable=0x0, assert=0x3       |&#13;&#10;| 145  | ERPP_ERPP_DISCARD_UnknownDaInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 146  | ERPP_ERPP_DISCARD_SplitHorizonInt(2)                             | enable=0x0, assert=0x0       |&#13;&#10;| 147  | ERPP_ERPP_DISCARD_GlemPpTrapInt(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 148  | ERPP_ERPP_DISCARD_GlemNonPpTrapInt(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 149  | ERPP_ERPP_DISCARD_TtlScopeInt(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 150  | ERPP_ERPP_DISCARD_MtuViolationInt(2)                             | enable=0x0, assert=0x0       |&#13;&#10;| 151  | ERPP_ERPP_DISCARD_Ipv4VersionErrorInt(2)                         | enable=0x0, assert=0x0       |&#13;&#10;| 152  | ERPP_ERPP_DISCARD_Ipv6VersionErrorInt(2)                         | enable=0x0, assert=0x0       |&#13;&#10;| 153  | ERPP_ERPP_DISCARD_Ipv4ChecksumErrorInt(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 154  | ERPP_ERPP_DISCARD_Ipv4HeaderLengthErrorInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 155  | ERPP_ERPP_DISCARD_Ipv4TotalLengthErrorInt(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 156  | ERPP_ERPP_DISCARD_TtlEqualsOneInt(2)                             | enable=0x0, assert=0x0       |&#13;&#10;| 157  | ERPP_ERPP_DISCARD_Ipv4OptionsInt(2)                              | enable=0x0, assert=0x0       |&#13;&#10;| 158  | ERPP_ERPP_DISCARD_TtlEqualsZeroInt(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 159  | ERPP_ERPP_DISCARD_Ipv4SipEqualsDipInt(2)                         | enable=0x0, assert=0x0       |&#13;&#10;| 160  | ERPP_ERPP_DISCARD_Ipv4DipEqualsZeroInt(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 161  | ERPP_ERPP_DISCARD_Ipv4SipIsMcInt(2)                              | enable=0x0, assert=0x0       |&#13;&#10;| 162  | ERPP_ERPP_DISCARD_Ipv6SipIsMcInt(2)                              | enable=0x0, assert=0x0       |&#13;&#10;| 163  | ERPP_ERPP_DISCARD_Ipv6UnspecifiedDstInt(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 164  | ERPP_ERPP_DISCARD_Ipv6UnspecifiedSrcInt(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 165  | ERPP_ERPP_DISCARD_Ipv6LoopbackInt(2)                             | enable=0x0, assert=0x0       |&#13;&#10;| 166  | ERPP_ERPP_DISCARD_Ipv6HopByHopInt(2)                             | enable=0x0, assert=0x0       |&#13;&#10;| 167  | ERPP_ERPP_DISCARD_Ipv6LinkLocalDstInt(2)                         | enable=0x0, assert=0x0       |&#13;&#10;| 168  | ERPP_ERPP_DISCARD_Ipv6SiteLocalDstInt(2)                         | enable=0x0, assert=0x0       |&#13;&#10;| 169  | ERPP_ERPP_DISCARD_AppAndPipeCollision(2)                         | enable=0x0, assert=0x0       |&#13;&#10;| 170  | ERPP_ERPP_DISCARD_2_Ipv6LinkLocalSrcInt(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 171  | ERPP_ERPP_DISCARD_2_Ipv6SiteLocalSrcInt(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 172  | ERPP_ERPP_DISCARD_2_Ipv6Ipv4CompatibleDstInt(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 173  | ERPP_ERPP_DISCARD_2_Ipv6Ipv4MappedDstInt(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 174  | ERPP_ERPP_DISCARD_2_Ipv6DipIsMcInt(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 175  | ERPP_ERPP_DISCARD_2_TdmWrongPortInt(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 176  | ERPP_ERPP_DISCARD_2_TcpSequenceNumberAndFlagsAreZeroInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 177  | ERPP_ERPP_DISCARD_2_TcpSequenceNumberIsZeroAndFinOrUrgOrPshIsSet | enable=0x0, assert=0x0       |&#13;&#10;| 178  | ERPP_ERPP_DISCARD_2_TcpSynAndFinAreSetInt(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 179  | ERPP_ERPP_DISCARD_2_TcpSrcPortEqualsDstPortInt(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 180  | ERPP_ERPP_DISCARD_2_TcpFragmentWithIncompleteTcpHeaderInt(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 181  | ERPP_ERPP_DISCARD_2_TcpFragmentWithOffsetLessThan8Int(2)         | enable=0x0, assert=0x0       |&#13;&#10;| 182  | ERPP_ERPP_DISCARD_2_UdpSrcPortEqualsDstPortInt(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 183  | ERPP_ERPP_DISCARD_2_TmFieldsFifoAlmostFullInt(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 184  | ERPP_ERPP_DISCARD_2_NetworkHeadersFifoAlmostFullInt(2)           | enable=0x0, assert=0x0       |&#13;&#10;| 185  | ERPP_ERPP_DISCARD_2_SystemHeadersContainerFifoAlmostFullInt(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 186  | ERPP_ERPP_DISCARD_2_MplsBosParsingDataFifoAlmostFullInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 187  | ERPP_ERPP_DISCARD_2_PsgHeaderSizeErrInt(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 188  | ERPP_ERPP_DISCARD_2_PesHeaderSizeErrInt(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 189  | ERPP_ERPP_DISCARD_2_TmDataBypassFifoAlmostFullInt(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 190  | ERPP_ERPP_DISCARD_2_PrpWaitForGlemFifoAlmostFullInt(2)           | enable=0x0, assert=0x0       |&#13;&#10;| 191  | ERPP_ERPP_DISCARD_2_PrpWaitForNetworkHeaderFifoAlmostFullLowInt( | enable=0x0, assert=0x0       |&#13;&#10;| 192  | ERPP_ERPP_DISCARD_2_PrpWaitForNetworkHeaderFifoAlmostFullHighInt | enable=0x0, assert=0x0       |&#13;&#10;| 193  | ERPP_ERPP_DISCARD_2_PrpSaveNetworkHeaderFifoAlmostFullInt(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 194  | ERPP_ERPP_DISCARD_2_PmfInitialActionsFifoAlmostFullInt(2)        | enable=0x0, assert=0x0       |&#13;&#10;| 195  | ERPP_ERPP_DISCARD_2_PsgQualifierSizeErrInt0(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 196  | ERPP_ERPP_DISCARD_2_PsgQualifierSizeErrInt1(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 197  | ERPP_ERPP_DISCARD_2_PsgQualifierSizeErrInt2(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 198  | ERPP_ERPP_DISCARD_2_PsgQualifierSizeErrInt3(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 199  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt0(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 200  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt1(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 201  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt2(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 202  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt3(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 203  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt4(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 204  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt5(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 205  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt6(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 206  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt7(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 207  | ERPP_ERPP_DISCARD_2_DiscardInt(2)                                | enable=0x0, assert=0x3       |&#13;&#10;| 208  | IPT_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 209  | IPT_ErrorFifos(2)                                                | enable=0x3, assert=0x0       |&#13;&#10;| 210  | IPT_ErrorIte(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 211  | IPT_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 212  | IPT_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 213  | IPT_FIFO_ErrorRrfOverflow_0(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 214  | IPT_FIFO_ErrorRrfOverflow_1(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 215  | IPT_FIFO_ErrorRrfOverflow_2(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 216  | IPT_FIFO_ErrorRrfUnderflow_0(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 217  | IPT_FIFO_ErrorRrfUnderflow_1(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 218  | IPT_FIFO_ErrorRrfUnderflow_2(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 219  | IPT_FIFO_ErrorRrfMisconfig_0(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 220  | IPT_FIFO_ErrorRrfMisconfig_1(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 221  | IPT_FIFO_ErrorRrfMisconfig_2(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 222  | IPT_FIFO_ErrorRrfOversize(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 223  | IPT_FIFO_ErrorRdfCrdtOverflow_0(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 224  | IPT_FIFO_ErrorRdfCrdtOverflow_1(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 225  | IPT_FIFO_ErrorRdfCrdtOverflow_2(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 226  | IPT_FIFO_ErrorRdfSramOverflow_0(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 227  | IPT_FIFO_ErrorRdfSramOverflow_1(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 228  | IPT_FIFO_ErrorRdfSramOverflow_2(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 229  | IPT_FIFO_ErrorRdfSramUnderflow_0(2)                              | enable=0x0, assert=0x0       |&#13;&#10;| 230  | IPT_FIFO_ErrorRdfSramUnderflow_1(2)                              | enable=0x0, assert=0x0       |&#13;&#10;| 231  | IPT_FIFO_ErrorRdfSramUnderflow_2(2)                              | enable=0x0, assert=0x0       |&#13;&#10;| 232  | IPT_FIFO_ErrorRdfSramOversize(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 233  | IPT_FIFO_ErrorDqcfOverflow(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 234  | IPT_FIFO_ErrorDqcfUnderflow(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 235  | IPT_FIFO_ErrorDqcfOversize(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 236  | IPT_FIFO_ErrorDBlfOverflow(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 237  | IPT_FIFO_ErrorDBlfUnderflow(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 238  | IPT_FIFO_ErrorPbfOverflow(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 239  | IPT_FIFO_ErrorPbfUnderflow(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 240  | IPT_FIFO_ErrorPbfMisconfig(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 241  | IPT_FIFO_ErrorPbfOversize(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 242  | IPT_FIFO_ErrorS2dDqcfOverflow(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 243  | IPT_FIFO_ErrorS2dDqcfUnderflow(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 244  | IPT_FIFO_ErrorS2dDqcfOversize(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 245  | IPT_FIFO_ErrorS2dDBlfOverflow(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 246  | IPT_FIFO_ErrorS2dDBlfUnderflow(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 247  | IPT_FIFO_ErrorS2dDBlfMisconfig(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 248  | IPT_FIFO_ErrorS2dPbfOverflow(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 249  | IPT_FIFO_ErrorS2dPbfUnderflow(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 250  | IPT_FIFO_ErrorS2dPbfMisconfig(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 251  | IPT_FIFO_ErrorS2dPbfOversize(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 252  | IPT_FIFO_CompCntUnderflow(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 253  | IPT_FIFO_CompCntOverflow(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 254  | IPT_FIFO_ScsUnderflow(2)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 255  | IPT_ITE_ErrFtmhPktSizeIsNotStampped(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 256  | IPT_ITE_ErrFtmhIsNotStampped(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 257  | IPT_ITE_ErrBytesToAddAboveMax(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 258  | IPT_ITE_ErrBytesToRemoveAbovePsize(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 259  | IPT_ITE_ErrFtmhPsizeMismatch(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 260  | IPT_ITE_ErrPsizeMismatch(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 261  | IPT_ITE_ErrExpectedItppDeltaMismatch(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 262  | IPT_ITE_ErrNegativeDelta(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 263  | EVNT_ErrorEcc(1)                                                 | enable=0x1, assert=0x0       |&#13;&#10;| 264  | EVNT_EventorInterrupt(1)                                         | enable=0x1, assert=0x0       |&#13;&#10;| 265  | EVNT_ECC_Ecc_1bErrInt(1)                                         | enable=0x1, assert=0x0       |&#13;&#10;| 266  | EVNT_ECC_Ecc_2bErrInt(1)                                         | enable=0x1, assert=0x0       |&#13;&#10;| 267  | EVNT_EVENTOR_EventorInterruptBit(1)                              | enable=0x0, assert=0x0       |&#13;&#10;| 268  | EVNT_EVENTOR_EventorRxCmicErrorInterruptBit(1)                   | enable=0x0, assert=0x0       |&#13;&#10;| 269  | EVNT_EVENTOR_EventorTxCmicErrorInterruptBit(1)                   | enable=0x0, assert=0x0       |&#13;&#10;| 270  | TCAM_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 271  | TCAM_TcamProtectionError1bitEcc(2)                               | enable=0x3, assert=0x0       |&#13;&#10;| 272  | TCAM_TcamProtectionError2bitEcc(2)                               | enable=0x3, assert=0x0       |&#13;&#10;| 273  | TCAM_TcamQueryFailureValid(2)                                    | enable=0x0, assert=0x1       |&#13;&#10;| 274  | TCAM_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 275  | TCAM_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 276  | FDR_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 277  | FDR_IntRegP1Mac0(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 278  | FDR_IntRegP1Mac1(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 279  | FDR_IntRegP1Mac2(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 280  | FDR_IntRegP1Mac3(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 281  | FDR_IntRegP1Mac4(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 282  | FDR_IntRegP1Mac5(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 283  | FDR_IntRegP1Mac6(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 284  | FDR_IntRegP1Mac7(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 285  | FDR_IntRegP2Mac0(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 286  | FDR_IntRegP2Mac1(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 287  | FDR_IntRegP2Mac2(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 288  | FDR_IntRegP2Mac3(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 289  | FDR_IntRegP2Mac4(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 290  | FDR_IntRegP2Mac5(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 291  | FDR_IntRegP2Mac6(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 292  | FDR_IntRegP2Mac7(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 293  | FDR_IntRegP3Mac0(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 294  | FDR_IntRegP3Mac1(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 295  | FDR_IntRegP3Mac2(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 296  | FDR_IntRegP3Mac3(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 297  | FDR_IntRegP3Mac4(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 298  | FDR_IntRegP3Mac5(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 299  | FDR_IntRegP3Mac6(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 300  | FDR_IntRegP3Mac7(2)                                              | enable=0x3, assert=0x0       |&#13;&#10;| 301  | FDR_IntRegGeneral(2)                                             | enable=0x3, assert=0x0       |&#13;&#10;| 302  | FDR_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 303  | FDR_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 304  | FDR_FDR_P_1_MAC_0_P1_LinkOrgTimeErrMac0(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 305  | FDR_FDR_P_1_MAC_0_P1_OrgTimeErrMac0(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 306  | FDR_FDR_P_1_MAC_0_P1_FdrGckFilterDropIntMac0(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 307  | FDR_FDR_P_1_MAC_0_P1_IfmfoMac0(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 308  | FDR_FDR_P_1_MAC_0_P1_AltoMac0(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 309  | FDR_FDR_P_1_MAC_0_P1_ErrFilterDropIntMac0(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 310  | FDR_FDR_P_1_MAC_0_P1_DropFilterDropIntMac0(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 311  | FDR_FDR_P_1_MAC_1_P1_LinkOrgTimeErrMac1(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 312  | FDR_FDR_P_1_MAC_1_P1_OrgTimeErrMac1(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 313  | FDR_FDR_P_1_MAC_1_P1_FdrGckFilterDropIntMac1(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 314  | FDR_FDR_P_1_MAC_1_P1_IfmfoMac1(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 315  | FDR_FDR_P_1_MAC_1_P1_AltoMac1(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 316  | FDR_FDR_P_1_MAC_1_P1_ErrFilterDropIntMac1(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 317  | FDR_FDR_P_1_MAC_1_P1_DropFilterDropIntMac1(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 318  | FDR_FDR_P_1_MAC_2_P1_LinkOrgTimeErrMac2(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 319  | FDR_FDR_P_1_MAC_2_P1_OrgTimeErrMac2(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 320  | FDR_FDR_P_1_MAC_2_P1_FdrGckFilterDropIntMac2(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 321  | FDR_FDR_P_1_MAC_2_P1_IfmfoMac2(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 322  | FDR_FDR_P_1_MAC_2_P1_AltoMac2(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 323  | FDR_FDR_P_1_MAC_2_P1_ErrFilterDropIntMac2(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 324  | FDR_FDR_P_1_MAC_2_P1_DropFilterDropIntMac2(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 325  | FDR_FDR_P_1_MAC_3_P1_LinkOrgTimeErrMac3(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 326  | FDR_FDR_P_1_MAC_3_P1_OrgTimeErrMac3(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 327  | FDR_FDR_P_1_MAC_3_P1_FdrGckFilterDropIntMac3(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 328  | FDR_FDR_P_1_MAC_3_P1_IfmfoMac3(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 329  | FDR_FDR_P_1_MAC_3_P1_AltoMac3(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 330  | FDR_FDR_P_1_MAC_3_P1_ErrFilterDropIntMac3(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 331  | FDR_FDR_P_1_MAC_3_P1_DropFilterDropIntMac3(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 332  | FDR_FDR_P_1_MAC_4_P1_LinkOrgTimeErrMac4(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 333  | FDR_FDR_P_1_MAC_4_P1_OrgTimeErrMac4(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 334  | FDR_FDR_P_1_MAC_4_P1_FdrGckFilterDropIntMac4(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 335  | FDR_FDR_P_1_MAC_4_P1_IfmfoMac4(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 336  | FDR_FDR_P_1_MAC_4_P1_AltoMac4(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 337  | FDR_FDR_P_1_MAC_4_P1_ErrFilterDropIntMac4(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 338  | FDR_FDR_P_1_MAC_4_P1_DropFilterDropIntMac4(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 339  | FDR_FDR_P_1_MAC_5_P1_LinkOrgTimeErrMac5(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 340  | FDR_FDR_P_1_MAC_5_P1_OrgTimeErrMac5(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 341  | FDR_FDR_P_1_MAC_5_P1_FdrGckFilterDropIntMac5(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 342  | FDR_FDR_P_1_MAC_5_P1_IfmfoMac5(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 343  | FDR_FDR_P_1_MAC_5_P1_AltoMac5(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 344  | FDR_FDR_P_1_MAC_5_P1_ErrFilterDropIntMac5(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 345  | FDR_FDR_P_1_MAC_5_P1_DropFilterDropIntMac5(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 346  | FDR_FDR_P_1_MAC_6_P1_LinkOrgTimeErrMac6(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 347  | FDR_FDR_P_1_MAC_6_P1_OrgTimeErrMac6(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 348  | FDR_FDR_P_1_MAC_6_P1_FdrGckFilterDropIntMac6(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 349  | FDR_FDR_P_1_MAC_6_P1_IfmfoMac6(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 350  | FDR_FDR_P_1_MAC_6_P1_AltoMac6(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 351  | FDR_FDR_P_1_MAC_6_P1_ErrFilterDropIntMac6(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 352  | FDR_FDR_P_1_MAC_6_P1_DropFilterDropIntMac6(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 353  | FDR_FDR_P_1_MAC_7_P1_LinkOrgTimeErrMac7(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 354  | FDR_FDR_P_1_MAC_7_P1_OrgTimeErrMac7(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 355  | FDR_FDR_P_1_MAC_7_P1_FdrGckFilterDropIntMac7(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 356  | FDR_FDR_P_1_MAC_7_P1_IfmfoMac7(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 357  | FDR_FDR_P_1_MAC_7_P1_AltoMac7(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 358  | FDR_FDR_P_1_MAC_7_P1_ErrFilterDropIntMac7(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 359  | FDR_FDR_P_1_MAC_7_P1_DropFilterDropIntMac7(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 360  | FDR_FDR_P_2_MAC_0_P2_LinkOrgTimeErrMac0(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 361  | FDR_FDR_P_2_MAC_0_P2_OrgTimeErrMac0(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 362  | FDR_FDR_P_2_MAC_0_P2_FdrGckFilterDropIntMac0(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 363  | FDR_FDR_P_2_MAC_0_P2_IfmfoMac0(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 364  | FDR_FDR_P_2_MAC_0_P2_AltoMac0(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 365  | FDR_FDR_P_2_MAC_0_P2_ErrFilterDropIntMac0(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 366  | FDR_FDR_P_2_MAC_0_P2_DropFilterDropIntMac0(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 367  | FDR_FDR_P_2_MAC_1_P2_LinkOrgTimeErrMac1(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 368  | FDR_FDR_P_2_MAC_1_P2_OrgTimeErrMac1(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 369  | FDR_FDR_P_2_MAC_1_P2_FdrGckFilterDropIntMac1(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 370  | FDR_FDR_P_2_MAC_1_P2_IfmfoMac1(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 371  | FDR_FDR_P_2_MAC_1_P2_AltoMac1(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 372  | FDR_FDR_P_2_MAC_1_P2_ErrFilterDropIntMac1(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 373  | FDR_FDR_P_2_MAC_1_P2_DropFilterDropIntMac1(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 374  | FDR_FDR_P_2_MAC_2_P2_LinkOrgTimeErrMac2(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 375  | FDR_FDR_P_2_MAC_2_P2_OrgTimeErrMac2(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 376  | FDR_FDR_P_2_MAC_2_P2_FdrGckFilterDropIntMac2(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 377  | FDR_FDR_P_2_MAC_2_P2_IfmfoMac2(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 378  | FDR_FDR_P_2_MAC_2_P2_AltoMac2(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 379  | FDR_FDR_P_2_MAC_2_P2_ErrFilterDropIntMac2(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 380  | FDR_FDR_P_2_MAC_2_P2_DropFilterDropIntMac2(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 381  | FDR_FDR_P_2_MAC_3_P2_LinkOrgTimeErrMac3(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 382  | FDR_FDR_P_2_MAC_3_P2_OrgTimeErrMac3(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 383  | FDR_FDR_P_2_MAC_3_P2_FdrGckFilterDropIntMac3(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 384  | FDR_FDR_P_2_MAC_3_P2_IfmfoMac3(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 385  | FDR_FDR_P_2_MAC_3_P2_AltoMac3(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 386  | FDR_FDR_P_2_MAC_3_P2_ErrFilterDropIntMac3(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 387  | FDR_FDR_P_2_MAC_3_P2_DropFilterDropIntMac3(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 388  | FDR_FDR_P_2_MAC_4_P2_LinkOrgTimeErrMac4(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 389  | FDR_FDR_P_2_MAC_4_P2_OrgTimeErrMac4(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 390  | FDR_FDR_P_2_MAC_4_P2_FdrGckFilterDropIntMac4(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 391  | FDR_FDR_P_2_MAC_4_P2_IfmfoMac4(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 392  | FDR_FDR_P_2_MAC_4_P2_AltoMac4(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 393  | FDR_FDR_P_2_MAC_4_P2_ErrFilterDropIntMac4(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 394  | FDR_FDR_P_2_MAC_4_P2_DropFilterDropIntMac4(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 395  | FDR_FDR_P_2_MAC_5_P2_LinkOrgTimeErrMac5(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 396  | FDR_FDR_P_2_MAC_5_P2_OrgTimeErrMac5(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 397  | FDR_FDR_P_2_MAC_5_P2_FdrGckFilterDropIntMac5(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 398  | FDR_FDR_P_2_MAC_5_P2_IfmfoMac5(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 399  | FDR_FDR_P_2_MAC_5_P2_AltoMac5(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 400  | FDR_FDR_P_2_MAC_5_P2_ErrFilterDropIntMac5(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 401  | FDR_FDR_P_2_MAC_5_P2_DropFilterDropIntMac5(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 402  | FDR_FDR_P_2_MAC_6_P2_LinkOrgTimeErrMac6(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 403  | FDR_FDR_P_2_MAC_6_P2_OrgTimeErrMac6(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 404  | FDR_FDR_P_2_MAC_6_P2_FdrGckFilterDropIntMac6(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 405  | FDR_FDR_P_2_MAC_6_P2_IfmfoMac6(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 406  | FDR_FDR_P_2_MAC_6_P2_AltoMac6(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 407  | FDR_FDR_P_2_MAC_6_P2_ErrFilterDropIntMac6(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 408  | FDR_FDR_P_2_MAC_6_P2_DropFilterDropIntMac6(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 409  | FDR_FDR_P_2_MAC_7_P2_LinkOrgTimeErrMac7(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 410  | FDR_FDR_P_2_MAC_7_P2_OrgTimeErrMac7(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 411  | FDR_FDR_P_2_MAC_7_P2_FdrGckFilterDropIntMac7(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 412  | FDR_FDR_P_2_MAC_7_P2_IfmfoMac7(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 413  | FDR_FDR_P_2_MAC_7_P2_AltoMac7(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 414  | FDR_FDR_P_2_MAC_7_P2_ErrFilterDropIntMac7(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 415  | FDR_FDR_P_2_MAC_7_P2_DropFilterDropIntMac7(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 416  | FDR_FDR_P_3_MAC_0_P3_LinkOrgTimeErrMac0(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 417  | FDR_FDR_P_3_MAC_0_P3_OrgTimeErrMac0(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 418  | FDR_FDR_P_3_MAC_0_P3_FdrGckFilterDropIntMac0(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 419  | FDR_FDR_P_3_MAC_0_P3_IfmfoMac0(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 420  | FDR_FDR_P_3_MAC_0_P3_AltoMac0(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 421  | FDR_FDR_P_3_MAC_0_P3_ErrFilterDropIntMac0(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 422  | FDR_FDR_P_3_MAC_0_P3_DropFilterDropIntMac0(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 423  | FDR_FDR_P_3_MAC_1_P3_LinkOrgTimeErrMac1(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 424  | FDR_FDR_P_3_MAC_1_P3_OrgTimeErrMac1(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 425  | FDR_FDR_P_3_MAC_1_P3_FdrGckFilterDropIntMac1(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 426  | FDR_FDR_P_3_MAC_1_P3_IfmfoMac1(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 427  | FDR_FDR_P_3_MAC_1_P3_AltoMac1(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 428  | FDR_FDR_P_3_MAC_1_P3_ErrFilterDropIntMac1(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 429  | FDR_FDR_P_3_MAC_1_P3_DropFilterDropIntMac1(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 430  | FDR_FDR_P_3_MAC_2_P3_LinkOrgTimeErrMac2(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 431  | FDR_FDR_P_3_MAC_2_P3_OrgTimeErrMac2(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 432  | FDR_FDR_P_3_MAC_2_P3_FdrGckFilterDropIntMac2(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 433  | FDR_FDR_P_3_MAC_2_P3_IfmfoMac2(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 434  | FDR_FDR_P_3_MAC_2_P3_AltoMac2(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 435  | FDR_FDR_P_3_MAC_2_P3_ErrFilterDropIntMac2(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 436  | FDR_FDR_P_3_MAC_2_P3_DropFilterDropIntMac2(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 437  | FDR_FDR_P_3_MAC_3_P3_LinkOrgTimeErrMac3(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 438  | FDR_FDR_P_3_MAC_3_P3_OrgTimeErrMac3(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 439  | FDR_FDR_P_3_MAC_3_P3_FdrGckFilterDropIntMac3(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 440  | FDR_FDR_P_3_MAC_3_P3_IfmfoMac3(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 441  | FDR_FDR_P_3_MAC_3_P3_AltoMac3(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 442  | FDR_FDR_P_3_MAC_3_P3_ErrFilterDropIntMac3(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 443  | FDR_FDR_P_3_MAC_3_P3_DropFilterDropIntMac3(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 444  | FDR_FDR_P_3_MAC_4_P3_LinkOrgTimeErrMac4(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 445  | FDR_FDR_P_3_MAC_4_P3_OrgTimeErrMac4(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 446  | FDR_FDR_P_3_MAC_4_P3_FdrGckFilterDropIntMac4(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 447  | FDR_FDR_P_3_MAC_4_P3_IfmfoMac4(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 448  | FDR_FDR_P_3_MAC_4_P3_AltoMac4(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 449  | FDR_FDR_P_3_MAC_4_P3_ErrFilterDropIntMac4(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 450  | FDR_FDR_P_3_MAC_4_P3_DropFilterDropIntMac4(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 451  | FDR_FDR_P_3_MAC_5_P3_LinkOrgTimeErrMac5(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 452  | FDR_FDR_P_3_MAC_5_P3_OrgTimeErrMac5(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 453  | FDR_FDR_P_3_MAC_5_P3_FdrGckFilterDropIntMac5(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 454  | FDR_FDR_P_3_MAC_5_P3_IfmfoMac5(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 455  | FDR_FDR_P_3_MAC_5_P3_AltoMac5(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 456  | FDR_FDR_P_3_MAC_5_P3_ErrFilterDropIntMac5(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 457  | FDR_FDR_P_3_MAC_5_P3_DropFilterDropIntMac5(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 458  | FDR_FDR_P_3_MAC_6_P3_LinkOrgTimeErrMac6(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 459  | FDR_FDR_P_3_MAC_6_P3_OrgTimeErrMac6(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 460  | FDR_FDR_P_3_MAC_6_P3_FdrGckFilterDropIntMac6(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 461  | FDR_FDR_P_3_MAC_6_P3_IfmfoMac6(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 462  | FDR_FDR_P_3_MAC_6_P3_AltoMac6(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 463  | FDR_FDR_P_3_MAC_6_P3_ErrFilterDropIntMac6(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 464  | FDR_FDR_P_3_MAC_6_P3_DropFilterDropIntMac6(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 465  | FDR_FDR_P_3_MAC_7_P3_LinkOrgTimeErrMac7(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 466  | FDR_FDR_P_3_MAC_7_P3_OrgTimeErrMac7(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 467  | FDR_FDR_P_3_MAC_7_P3_FdrGckFilterDropIntMac7(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 468  | FDR_FDR_P_3_MAC_7_P3_IfmfoMac7(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 469  | FDR_FDR_P_3_MAC_7_P3_AltoMac7(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 470  | FDR_FDR_P_3_MAC_7_P3_ErrFilterDropIntMac7(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 471  | FDR_FDR_P_3_MAC_7_P3_DropFilterDropIntMac7(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 472  | FDR_FDR_GENERAL_InBandFifoFull(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 473  | FDR_FDR_GENERAL_OfmMemContentionInt(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 474  | FDR_FDR_GENERAL_P1_OfmFifoTrafficClassDropInt(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 475  | FDR_FDR_GENERAL_P2_OfmFifoTrafficClassDropInt(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 476  | FDR_FDR_GENERAL_P3_OfmFifoTrafficClassDropInt(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 477  | FDR_FDR_GENERAL_P1_OfmFifoOvflwDropInt(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 478  | FDR_FDR_GENERAL_P2_OfmFifoOvflwDropInt(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 479  | FDR_FDR_GENERAL_P3_OfmFifoOvflwDropInt(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 480  | FDR_FDR_GENERAL_P1_LatencyFilterDropInt(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 481  | FDR_FDR_GENERAL_P2_LatencyFilterDropInt(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 482  | FDR_FDR_GENERAL_P3_LatencyFilterDropInt(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 483  | FDR_FDR_GENERAL_CpudatacellfneMac0(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 484  | FDR_FDR_GENERAL_CpudatacellfneMac1(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 485  | FDR_FDR_GENERAL_CpudatacellfneMac2(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 486  | FDR_FDR_GENERAL_CpudatacellfneMac3(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 487  | FDR_FDR_GENERAL_CpudatacellfneMac4(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 488  | FDR_FDR_GENERAL_CpudatacellfneMac5(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 489  | FDR_FDR_GENERAL_CpudatacellfneMac6(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 490  | FDR_FDR_GENERAL_CpudatacellfneMac7(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 491  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac0(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 492  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac1(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 493  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac2(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 494  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac3(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 495  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac4(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 496  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac5(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 497  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac6(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 498  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac7(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 499  | DHC_ErrorEcc(8)                                                  | enable=0xff, assert=0x0      |&#13;&#10;| 500  | DHC_ECC_Ecc_1bErrInt(8)                                          | enable=0xff, assert=0x0      |&#13;&#10;| 501  | DHC_ECC_Ecc_2bErrInt(8)                                          | enable=0xff, assert=0x0      |&#13;&#10;| 502  | FMAC_ErrorEcc(28)                                                | enable=0xfffffff, assert=0x0 |&#13;&#10;| 503  | FMAC_IntReg1(28)                                                 | enable=0xfffffff, assert=0x0 |&#13;&#10;| 504  | FMAC_IntReg2(28)                                                 | enable=0xfffffff, assert=0x0 |&#13;&#10;| 505  | FMAC_IntReg3(28)                                                 | enable=0xfffffff, assert=0x0 |&#13;&#10;| 506  | FMAC_IntReg4(28)                                                 | enable=0xfffffff, assert=0x0 |&#13;&#10;| 507  | FMAC_IntReg5(28)                                                 | enable=0xfffffff, assert=0x0 |&#13;&#10;| 508  | FMAC_IntReg6(28)                                                 | enable=0xfffffff, assert=0x0 |&#13;&#10;| 509  | FMAC_IntReg7(28)                                                 | enable=0xfffffff, assert=0x0 |&#13;&#10;| 510  | FMAC_IntReg8(28)                                                 | enable=0xfffffff, assert=0x0 |&#13;&#10;| 511  | FMAC_rx_rrr_data_ovf_drop_int_0(28)                              | enable=0x0, assert=0x0       |&#13;&#10;| 512  | FMAC_rx_rrr_data_ovf_drop_int_1(28)                              | enable=0x0, assert=0x0       |&#13;&#10;| 513  | FMAC_rx_rrr_data_ovf_drop_int_2(28)                              | enable=0x0, assert=0x0       |&#13;&#10;| 514  | FMAC_rx_rrr_data_ovf_drop_int_3(28)                              | enable=0x0, assert=0x0       |&#13;&#10;| 515  | FMAC_rx_rrr_crl_ovf_drop_int_0(28)                               | enable=0x0, assert=0x0       |&#13;&#10;| 516  | FMAC_rx_rrr_crl_ovf_drop_int_1(28)                               | enable=0x0, assert=0x0       |&#13;&#10;| 517  | FMAC_rx_rrr_crl_ovf_drop_int_2(28)                               | enable=0x0, assert=0x0       |&#13;&#10;| 518  | FMAC_rx_rrr_crl_ovf_drop_int_3(28)                               | enable=0x0, assert=0x0       |&#13;&#10;| 519  | FMAC_rx_retimer_data_ovf_drop_int_0(28)                          | enable=0x0, assert=0x0       |&#13;&#10;| 520  | FMAC_rx_retimer_data_ovf_drop_int_1(28)                          | enable=0x0, assert=0x0       |&#13;&#10;| 521  | FMAC_rx_retimer_data_ovf_drop_int_2(28)                          | enable=0x0, assert=0x0       |&#13;&#10;| 522  | FMAC_rx_retimer_data_ovf_drop_int_3(28)                          | enable=0x0, assert=0x0       |&#13;&#10;| 523  | FMAC_tx_retimer_data_ovf_drop_int_0(28)                          | enable=0x0, assert=0x0       |&#13;&#10;| 524  | FMAC_tx_retimer_data_ovf_drop_int_1(28)                          | enable=0x0, assert=0x0       |&#13;&#10;| 525  | FMAC_tx_retimer_data_ovf_drop_int_2(28)                          | enable=0x0, assert=0x0       |&#13;&#10;| 526  | FMAC_tx_retimer_data_ovf_drop_int_3(28)                          | enable=0x0, assert=0x0       |&#13;&#10;| 527  | FMAC_tx_retimer_data_prefetch_ovf_drop_int_0(28)                 | enable=0x0, assert=0x0       |&#13;&#10;| 528  | FMAC_tx_retimer_data_prefetch_ovf_drop_int_1(28)                 | enable=0x0, assert=0x0       |&#13;&#10;| 529  | FMAC_tx_retimer_data_prefetch_ovf_drop_int_2(28)                 | enable=0x0, assert=0x0       |&#13;&#10;| 530  | FMAC_tx_retimer_data_prefetch_ovf_drop_int_3(28)                 | enable=0x0, assert=0x0       |&#13;&#10;| 531  | FMAC_tx_retimer_control_ovf_drop_int_0(28)                       | enable=0x0, assert=0x0       |&#13;&#10;| 532  | FMAC_tx_retimer_control_ovf_drop_int_1(28)                       | enable=0x0, assert=0x0       |&#13;&#10;| 533  | FMAC_tx_retimer_control_ovf_drop_int_2(28)                       | enable=0x0, assert=0x0       |&#13;&#10;| 534  | FMAC_tx_retimer_control_ovf_drop_int_3(28)                       | enable=0x0, assert=0x0       |&#13;&#10;| 535  | FMAC_tx_retimer_control_underrun_int_0(28)                       | enable=0x0, assert=0x0       |&#13;&#10;| 536  | FMAC_tx_retimer_control_underrun_int_1(28)                       | enable=0x0, assert=0x0       |&#13;&#10;| 537  | FMAC_tx_retimer_control_underrun_int_2(28)                       | enable=0x0, assert=0x0       |&#13;&#10;| 538  | FMAC_tx_retimer_control_underrun_int_3(28)                       | enable=0x0, assert=0x0       |&#13;&#10;| 539  | FMAC_tx_simple_unpacking_fragnum_int_0(28)                       | enable=0x0, assert=0x0       |&#13;&#10;| 540  | FMAC_tx_simple_unpacking_fragnum_int_1(28)                       | enable=0x0, assert=0x0       |&#13;&#10;| 541  | FMAC_tx_simple_unpacking_fragnum_int_2(28)                       | enable=0x0, assert=0x0       |&#13;&#10;| 542  | FMAC_tx_simple_unpacking_fragnum_int_3(28)                       | enable=0x0, assert=0x0       |&#13;&#10;| 543  | FMAC_tx_simple_unpacking_multicast_int_0(28)                     | enable=0x0, assert=0x0       |&#13;&#10;| 544  | FMAC_tx_simple_unpacking_multicast_int_1(28)                     | enable=0x0, assert=0x0       |&#13;&#10;| 545  | FMAC_tx_simple_unpacking_multicast_int_2(28)                     | enable=0x0, assert=0x0       |&#13;&#10;| 546  | FMAC_tx_simple_unpacking_multicast_int_3(28)                     | enable=0x0, assert=0x0       |&#13;&#10;| 547  | FMAC_tx_simple_unpacking_size_int_0(28)                          | enable=0x0, assert=0x0       |&#13;&#10;| 548  | FMAC_tx_simple_unpacking_size_int_1(28)                          | enable=0x0, assert=0x0       |&#13;&#10;| 549  | FMAC_tx_simple_unpacking_size_int_2(28)                          | enable=0x0, assert=0x0       |&#13;&#10;| 550  | FMAC_tx_simple_unpacking_size_int_3(28)                          | enable=0x0, assert=0x0       |&#13;&#10;| 551  | FMAC_rx_rsf_berlkamp_ovf_int_0(28)                               | enable=0x0, assert=0x0       |&#13;&#10;| 552  | FMAC_rx_rsf_berlkamp_ovf_int_1(28)                               | enable=0x0, assert=0x0       |&#13;&#10;| 553  | FMAC_rx_rsf_berlkamp_ovf_int_2(28)                               | enable=0x0, assert=0x0       |&#13;&#10;| 554  | FMAC_rx_rsf_berlkamp_ovf_int_3(28)                               | enable=0x0, assert=0x0       |&#13;&#10;| 555  | FMAC_tx_ilkn_overflow_int_0(28)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 556  | FMAC_tx_ilkn_overflow_int_1(28)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 557  | FMAC_tx_ilkn_overflow_int_2(28)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 558  | FMAC_tx_ilkn_overflow_int_3(28)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 559  | FMAC_tx_ilkn_underrun_int_0(28)                                  | enable=0x0, assert=0xfff7fff |&#13;&#10;| 560  | FMAC_tx_ilkn_underrun_int_1(28)                                  | enable=0x0, assert=0xfff7fff |&#13;&#10;| 561  | FMAC_tx_ilkn_underrun_int_2(28)                                  | enable=0x0, assert=0xfff7fff |&#13;&#10;| 562  | FMAC_tx_ilkn_underrun_int_3(28)                                  | enable=0x0, assert=0xfff7fff |&#13;&#10;| 564  | FMAC_ECC_Ecc_1bErrInt(28)                                        | enable=0xfffffff, assert=0x0 |&#13;&#10;| 565  | FMAC_ECC_Ecc_2bErrInt(28)                                        | enable=0xfffffff, assert=0x0 |&#13;&#10;| 566  | FMAC_FMAC_1_RxCRCErrN_Int_0(28)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 567  | FMAC_FMAC_1_RxCRCErrN_Int_1(28)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 568  | FMAC_FMAC_1_RxCRCErrN_Int_2(28)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 569  | FMAC_FMAC_1_RxCRCErrN_Int_3(28)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 570  | FMAC_FMAC_1_WrongSize_Int_0(28)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 571  | FMAC_FMAC_1_WrongSize_Int_1(28)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 572  | FMAC_FMAC_1_WrongSize_Int_2(28)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 573  | FMAC_FMAC_1_WrongSize_Int_3(28)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 574  | FMAC_FMAC_2_LOS_Int_0(28)                                        | enable=0x0, assert=0xfff7fff |&#13;&#10;| 575  | FMAC_FMAC_2_LOS_Int_1(28)                                        | enable=0x0, assert=0xfff7fff |&#13;&#10;| 576  | FMAC_FMAC_2_LOS_Int_2(28)                                        | enable=0x0, assert=0xfff7fff |&#13;&#10;| 577  | FMAC_FMAC_2_LOS_Int_3(28)                                        | enable=0x0, assert=0xfff7fff |&#13;&#10;| 578  | FMAC_FMAC_2_RxLostOfSync_0(28)                                   | enable=0x0, assert=0xfff7fff |&#13;&#10;| 579  | FMAC_FMAC_2_RxLostOfSync_1(28)                                   | enable=0x0, assert=0xfff7fff |&#13;&#10;| 580  | FMAC_FMAC_2_RxLostOfSync_2(28)                                   | enable=0x0, assert=0xfff7fff |&#13;&#10;| 581  | FMAC_FMAC_2_RxLostOfSync_3(28)                                   | enable=0x0, assert=0xfff7fff |&#13;&#10;| 582  | FMAC_FMAC_3_LnklvlAgeN_Int_0(28)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 583  | FMAC_FMAC_3_LnklvlAgeN_Int_1(28)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 584  | FMAC_FMAC_3_LnklvlAgeN_Int_2(28)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 585  | FMAC_FMAC_3_LnklvlAgeN_Int_3(28)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 586  | FMAC_FMAC_3_LnklvlHaltN_Int_0(28)                                | enable=0x0, assert=0x0       |&#13;&#10;| 587  | FMAC_FMAC_3_LnklvlHaltN_Int_1(28)                                | enable=0x0, assert=0x0       |&#13;&#10;| 588  | FMAC_FMAC_3_LnklvlHaltN_Int_2(28)                                | enable=0x0, assert=0x0       |&#13;&#10;| 589  | FMAC_FMAC_3_LnklvlHaltN_Int_3(28)                                | enable=0x0, assert=0x0       |&#13;&#10;| 590  | FMAC_FMAC_4_OOF_Int_0(28)                                        | enable=0x0, assert=0xfff7fff |&#13;&#10;| 591  | FMAC_FMAC_4_OOF_Int_1(28)                                        | enable=0x0, assert=0xfff7fff |&#13;&#10;| 592  | FMAC_FMAC_4_OOF_Int_2(28)                                        | enable=0x0, assert=0xfff7fff |&#13;&#10;| 593  | FMAC_FMAC_4_OOF_Int_3(28)                                        | enable=0x0, assert=0xfff7fff |&#13;&#10;| 594  | FMAC_FMAC_4_DecErr_Int_0(28)                                     | enable=0x0, assert=0xfff7fff |&#13;&#10;| 595  | FMAC_FMAC_4_DecErr_Int_1(28)                                     | enable=0x0, assert=0xfff7fff |&#13;&#10;| 596  | FMAC_FMAC_4_DecErr_Int_2(28)                                     | enable=0x0, assert=0xfff7fff |&#13;&#10;| 597  | FMAC_FMAC_4_DecErr_Int_3(28)                                     | enable=0x0, assert=0xfff7fff |&#13;&#10;| 598  | FMAC_FMAC_5_TransmitErr_Int_0(28)                                | enable=0x0, assert=0x1010    |&#13;&#10;| 599  | FMAC_FMAC_5_TransmitErr_Int_1(28)                                | enable=0x0, assert=0x400000  |&#13;&#10;| 600  | FMAC_FMAC_5_TransmitErr_Int_2(28)                                | enable=0x0, assert=0x10011   |&#13;&#10;| 601  | FMAC_FMAC_5_TransmitErr_Int_3(28)                                | enable=0x0, assert=0x4000    |&#13;&#10;| 602  | FMAC_FMAC_6_LnklvlAgeCtxBN_Int_0(28)                             | enable=0x0, assert=0x0       |&#13;&#10;| 603  | FMAC_FMAC_6_LnklvlAgeCtxBN_Int_1(28)                             | enable=0x0, assert=0x0       |&#13;&#10;| 604  | FMAC_FMAC_6_LnklvlAgeCtxBN_Int_2(28)                             | enable=0x0, assert=0x0       |&#13;&#10;| 605  | FMAC_FMAC_6_LnklvlAgeCtxBN_Int_3(28)                             | enable=0x0, assert=0x0       |&#13;&#10;| 606  | FMAC_FMAC_6_LnklvlHaltCtxBN_Int_0(28)                            | enable=0x0, assert=0x0       |&#13;&#10;| 607  | FMAC_FMAC_6_LnklvlHaltCtxBN_Int_1(28)                            | enable=0x0, assert=0x0       |&#13;&#10;| 608  | FMAC_FMAC_6_LnklvlHaltCtxBN_Int_2(28)                            | enable=0x0, assert=0x0       |&#13;&#10;| 609  | FMAC_FMAC_6_LnklvlHaltCtxBN_Int_3(28)                            | enable=0x0, assert=0x0       |&#13;&#10;| 610  | FMAC_FMAC_7_LnklvlAgeCtxCN_Int_0(28)                             | enable=0x0, assert=0x0       |&#13;&#10;| 611  | FMAC_FMAC_7_LnklvlAgeCtxCN_Int_1(28)                             | enable=0x0, assert=0x0       |&#13;&#10;| 612  | FMAC_FMAC_7_LnklvlAgeCtxCN_Int_2(28)                             | enable=0x0, assert=0x0       |&#13;&#10;| 613  | FMAC_FMAC_7_LnklvlAgeCtxCN_Int_3(28)                             | enable=0x0, assert=0x0       |&#13;&#10;| 614  | FMAC_FMAC_7_LnklvlHaltCtxCN_Int_0(28)                            | enable=0x0, assert=0x0       |&#13;&#10;| 615  | FMAC_FMAC_7_LnklvlHaltCtxCN_Int_1(28)                            | enable=0x0, assert=0x0       |&#13;&#10;| 616  | FMAC_FMAC_7_LnklvlHaltCtxCN_Int_2(28)                            | enable=0x0, assert=0x0       |&#13;&#10;| 617  | FMAC_FMAC_7_LnklvlHaltCtxCN_Int_3(28)                            | enable=0x0, assert=0x0       |&#13;&#10;| 618  | FMAC_FMAC_8_TxFdrcIfCrc_Int_0(28)                                | enable=0x0, assert=0x0       |&#13;&#10;| 619  | FMAC_FMAC_8_TxFdrcIfCrc_Int_1(28)                                | enable=0x0, assert=0x0       |&#13;&#10;| 620  | FMAC_FMAC_8_TxFdrcIfCrc_Int_2(28)                                | enable=0x0, assert=0x0       |&#13;&#10;| 621  | FMAC_FMAC_8_TxFdrcIfCrc_Int_3(28)                                | enable=0x0, assert=0x0       |&#13;&#10;| 622  | FMAC_FMAC_8_TxFdrcIfParity_Int_0(28)                             | enable=0x0, assert=0x0       |&#13;&#10;| 623  | FMAC_FMAC_8_TxFdrcIfParity_Int_1(28)                             | enable=0x0, assert=0x0       |&#13;&#10;| 624  | FMAC_FMAC_8_TxFdrcIfParity_Int_2(28)                             | enable=0x0, assert=0x0       |&#13;&#10;| 625  | FMAC_FMAC_8_TxFdrcIfParity_Int_3(28)                             | enable=0x0, assert=0x0       |&#13;&#10;| 626  | FMAC_FMAC_8_TxFdrcIfFault_Int_0(28)                              | enable=0x0, assert=0x0       |&#13;&#10;| 627  | FMAC_FMAC_8_TxFdrcIfFault_Int_1(28)                              | enable=0x0, assert=0x0       |&#13;&#10;| 628  | FMAC_FMAC_8_TxFdrcIfFault_Int_2(28)                              | enable=0x0, assert=0x0       |&#13;&#10;| 629  | FMAC_FMAC_8_TxFdrcIfFault_Int_3(28)                              | enable=0x0, assert=0x0       |&#13;&#10;| 630  | ITPPD_ErrorEcc(2)                                                | enable=0x3, assert=0x0       |&#13;&#10;| 631  | ITPPD_ErrItppPsizeType0Mismatch(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 632  | ITPPD_ErrItppPsizeType1Mismatch(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 633  | ITPPD_ErrItppPsizeType2Mismatch(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 634  | ITPPD_ErrItppPsizeType3Mismatch(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 635  | ITPPD_ErrItppPsizeType4Mismatch(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 636  | ITPPD_ECC_Ecc_1bErrInt(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 637  | ITPPD_ECC_Ecc_2bErrInt(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 638  | FDT_ErrorEcc(1)                                                  | enable=0x1, assert=0x0       |&#13;&#10;| 639  | FDT_UnrchDestInt0(1)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 640  | FDT_UnrchDestInt1(1)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 641  | FDT_IlegalIrePacketSizeInt(1)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 642  | FDT_InBandLastReadCntZeroInt(1)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 643  | FDT_inband_ack_drop(1)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 644  | FDT_ECC_Ecc_1bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 645  | FDT_ECC_Ecc_2bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 646  | TDU_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 647  | TDU_CoherencyWriteOverflow(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 648  | TDU_CoherencyWriteUnderflow(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 649  | TDU_CoherencyReadOverflow(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 650  | TDU_CoherencyReadUnderflow(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 651  | TDU_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 652  | TDU_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 653  | CFC_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 654  | CFC_SpiOobRxFrmErr(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 655  | CFC_SpiOobRxDip2Err(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 656  | CFC_SpiOobRxWdErr(2)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 657  | CFC_SynceMasterPllLockLost(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 658  | CFC_SynceSlavePllLockLost(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 659  | CFC_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 660  | CFC_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 661  | IPPC_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 662  | IPPC_ECC_ParityErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 663  | IPPC_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 664  | IPPC_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 665  | RTP_ErrorEcc(1)                                                  | enable=0x1, assert=0x0       |&#13;&#10;| 666  | RTP_LinkMaskChange(1)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 667  | RTP_TableChange(1)                                               | enable=0x0, assert=0x0       |&#13;&#10;| 668  | RTP_DisconnectInt(1)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 669  | RTP_ECC_Ecc_1bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 670  | RTP_ECC_Ecc_2bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 671  | IPPF_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 672  | IPPF_ECC_ParityErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 673  | IPPF_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 674  | IPPF_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 675  | SQM_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 676  | SQM_HeadUpdtInLastErrInt(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 677  | SQM_HeadUpdtInEmptyErrInt(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 678  | SQM_DeqCmdToEmptyErrInt(2)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 679  | SQM_TxFifosErrInt(2)                                             | enable=0x3, assert=0x0       |&#13;&#10;| 680  | SQM_QdmInternalCacheError(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 681  | SQM_AllocatedPdmPdbRangeErr(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 682  | SQM_AllocatedWhenPdbFifoEmptyErr(2)                              | enable=0x0, assert=0x0       |&#13;&#10;| 683  | SQM_ReleasedWhenPdbFifoFullErr(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 684  | SQM_TX_FIFO_ERR_ToDramTxPdFifoOvfInt(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 685  | SQM_TX_FIFO_ERR_ToDramTxPdFifoUnfInt(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 686  | SQM_TX_FIFO_ERR_ToDramTxBundleFifoOvfInt(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 687  | SQM_TX_FIFO_ERR_ToDramTxBundleFifoUnfInt(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 688  | SQM_TX_FIFO_ERR_ToFabricTxPdFifoOvfInt(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 689  | SQM_TX_FIFO_ERR_ToFabricTxPdFifoUnfInt(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 690  | SQM_TX_FIFO_ERR_ToFabricTxBundleFifoOvfInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 691  | SQM_TX_FIFO_ERR_ToFabricTxBundleFifoUnfInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 692  | SQM_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 693  | SQM_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 694  | IPPE_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 695  | IPPE_QualifierSizeError0(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 696  | IPPE_QualifierSizeError1(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 697  | IPPE_QualifierSizeError2(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 698  | IPPE_QualifierSizeError3(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 699  | IPPE_QualifierSizeError4(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 700  | IPPE_QualifierSizeError5(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 701  | IPPE_QualifierSizeError6(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 702  | IPPE_QualifierSizeError7(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 703  | IPPE_QualifierSizeError8(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 704  | IPPE_QualifierSizeError9(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 705  | IPPE_QualifierSizeError10(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 706  | IPPE_QualifierSizeError11(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 707  | IPPE_QualifierSizeError12(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 708  | IPPE_QualifierSizeError13(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 709  | IPPE_QualifierSizeError14(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 710  | IPPE_AppAndPipeCollision(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 711  | IPPE_ECC_ParityErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 712  | IPPE_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 713  | IPPE_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 714  | HBC_ErrorEcc(16)                                                 | enable=0xffff, assert=0x0    |&#13;&#10;| 715  | HBC_HbmEccDetectedError(16)                                      | enable=0x0, assert=0x121     |&#13;&#10;| 716  | HBC_HbmEccCorrectedError(16)                                     | enable=0x0, assert=0x121     |&#13;&#10;| 717  | HBC_DsiError(16)                                                 | enable=0xffff, assert=0x0    |&#13;&#10;| 718  | HBC_RdrError(16)                                                 | enable=0xffff, assert=0x0    |&#13;&#10;| 719  | HBC_PipelinesError(16)                                           | enable=0xffff, assert=0x0    |&#13;&#10;| 720  | HBC_ECC_ParityErrInt(16)                                         | enable=0xffff, assert=0x0    |&#13;&#10;| 721  | HBC_ECC_Ecc_1bErrInt(16)                                         | enable=0xffff, assert=0x0    |&#13;&#10;| 722  | HBC_ECC_Ecc_2bErrInt(16)                                         | enable=0xffff, assert=0x0    |&#13;&#10;| 723  | HBC_DSI_CoherencyWriteOverflow0(16)                              | enable=0x0, assert=0x0       |&#13;&#10;| 724  | HBC_DSI_CoherencyWriteOverflow1(16)                              | enable=0x0, assert=0x0       |&#13;&#10;| 725  | HBC_DSI_CoherencyWriteUnderflow0(16)                             | enable=0x0, assert=0x0       |&#13;&#10;| 726  | HBC_DSI_CoherencyWriteUnderflow1(16)                             | enable=0x0, assert=0x0       |&#13;&#10;| 727  | HBC_DSI_CoherencyReadOverflow0(16)                               | enable=0x0, assert=0x0       |&#13;&#10;| 728  | HBC_DSI_CoherencyReadOverflow1(16)                               | enable=0x0, assert=0x0       |&#13;&#10;| 729  | HBC_DSI_CoherencyReadUnderflow0(16)                              | enable=0x0, assert=0x0       |&#13;&#10;| 730  | HBC_DSI_CoherencyReadUnderflow1(16)                              | enable=0x0, assert=0x0       |&#13;&#10;| 731  | HBC_DSI_CoherencyWriteOutSynchronizerOverflow0(16)               | enable=0x0, assert=0x0       |&#13;&#10;| 732  | HBC_DSI_CoherencyWriteOutSynchronizerOverflow1(16)               | enable=0x0, assert=0x0       |&#13;&#10;| 733  | HBC_DSI_CoherencyPassedSynchronizerOverflow0(16)                 | enable=0x0, assert=0x0       |&#13;&#10;| 734  | HBC_DSI_CoherencyPassedSynchronizerOverflow1(16)                 | enable=0x0, assert=0x0       |&#13;&#10;| 735  | HBC_DSI_CoherencyPassedSynchronizerUnderflow0(16)                | enable=0x0, assert=0x0       |&#13;&#10;| 736  | HBC_DSI_CoherencyPassedSynchronizerUnderflow1(16)                | enable=0x0, assert=0x0       |&#13;&#10;| 737  | HBC_DSI_BankOrderFifoOverflow0(16)                               | enable=0x0, assert=0x0       |&#13;&#10;| 738  | HBC_DSI_BankOrderFifoOverflow1(16)                               | enable=0x0, assert=0x0       |&#13;&#10;| 739  | HBC_DSI_BankOrderFifoUnderflow0(16)                              | enable=0x0, assert=0x0       |&#13;&#10;| 740  | HBC_DSI_BankOrderFifoUnderflow1(16)                              | enable=0x0, assert=0x0       |&#13;&#10;| 749  | HBC_DSI_WrReqAsyncRxiOverflow0(16)                               | enable=0x0, assert=0x0       |&#13;&#10;| 750  | HBC_DSI_WrReqAsyncRxiOverflow1(16)                               | enable=0x0, assert=0x0       |&#13;&#10;| 753  | HBC_DSI_WriteDataAsyncFifoOverflow0(16)                          | enable=0x0, assert=0x0       |&#13;&#10;| 754  | HBC_DSI_WriteDataAsyncFifoOverflow1(16)                          | enable=0x0, assert=0x0       |&#13;&#10;| 755  | HBC_DSI_RdReqAsyncRxiOverflow0(16)                               | enable=0x0, assert=0x0       |&#13;&#10;| 756  | HBC_DSI_RdReqAsyncRxiOverflow1(16)                               | enable=0x0, assert=0x0       |&#13;&#10;| 759  | HBC_RDR_RdrInfoFifoOverflow(16)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 760  | HBC_RDR_RdrInfoFifoUnderflow(16)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 761  | HBC_PIPELINES_ReadDataQueueDword0Ui0Overflow(16)                 | enable=0x0, assert=0x0       |&#13;&#10;| 762  | HBC_PIPELINES_ReadDataQueueDword0Ui1Overflow(16)                 | enable=0x0, assert=0x0       |&#13;&#10;| 763  | HBC_PIPELINES_ReadDataQueueDword1Ui0Overflow(16)                 | enable=0x0, assert=0x0       |&#13;&#10;| 764  | HBC_PIPELINES_ReadDataQueueDword1Ui1Overflow(16)                 | enable=0x0, assert=0x0       |&#13;&#10;| 765  | HBC_PIPELINES_ReadDataQueueDword2Ui0Overflow(16)                 | enable=0x0, assert=0x0       |&#13;&#10;| 766  | HBC_PIPELINES_ReadDataQueueDword2Ui1Overflow(16)                 | enable=0x0, assert=0x0       |&#13;&#10;| 767  | HBC_PIPELINES_ReadDataQueueDword3Ui0Overflow(16)                 | enable=0x0, assert=0x0       |&#13;&#10;| 768  | HBC_PIPELINES_ReadDataQueueDword3Ui1Overflow(16)                 | enable=0x0, assert=0x0       |&#13;&#10;| 769  | HBC_PIPELINES_RowCommandContention(16)                           | enable=0x0, assert=0x0       |&#13;&#10;| 770  | HBC_PIPELINES_ColumnCommandContention(16)                        | enable=0x0, assert=0x0       |&#13;&#10;| 771  | HBC_PIPELINES_EccInfoQueueOverflow(16)                           | enable=0x0, assert=0x0       |&#13;&#10;| 772  | HBC_PIPELINES_EccInfoQueueUnderflow(16)                          | enable=0x0, assert=0x0       |&#13;&#10;| 773  | HBC_PIPELINES_PipelinesMuxReadDataSelectorFifoOverflow(16)       | enable=0x0, assert=0x0       |&#13;&#10;| 774  | HBC_PIPELINES_PipelinesMuxReadDataSelectorFifoUnderflow(16)      | enable=0x0, assert=0x0       |&#13;&#10;| 775  | CDU_ErrorEcc(10)                                                 | enable=0x3ff, assert=0x0     |&#13;&#10;| 776  | CDU_TxFifoOverflowInt(10)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 777  | CDU_RxFifoOverflowInt(10)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 778  | CDU_WrongWordFromMac0Int(10)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 779  | CDU_WrongWordFromMac1Int(10)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 780  | CDU_TxMissingSobInt(10)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 781  | CDU_TxDoubleSobInt(10)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 782  | CDU_RxNumDroppedEopsInt(10)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 783  | CDU_RxNumDroppedEops_75pInt(10)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 784  | CDU_NbiPktDropCounters0_75pInterrupt(10)                         | enable=0x3ff, assert=0x0     |&#13;&#10;| 785  | CDU_LinkStatusChangeInt(10)                                      | enable=0x3ff, assert=0x0     |&#13;&#10;| 786  | CDU_AlignerFifoMac0OvfInt(10)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 787  | CDU_AlignerFifoMac1OvfInt(10)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 788  | CDU_PfcDeadlockBreakingMechanismInt(10)                          | enable=0x0, assert=0x0       |&#13;&#10;| 789  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_0(10)   | enable=0x0, assert=0x0       |&#13;&#10;| 790  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_1(10)   | enable=0x0, assert=0x0       |&#13;&#10;| 791  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_2(10)   | enable=0x0, assert=0x0       |&#13;&#10;| 792  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_3(10)   | enable=0x0, assert=0x0       |&#13;&#10;| 793  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_4(10)   | enable=0x0, assert=0x0       |&#13;&#10;| 794  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_5(10)   | enable=0x0, assert=0x0       |&#13;&#10;| 795  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_6(10)   | enable=0x0, assert=0x0       |&#13;&#10;| 796  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_7(10)   | enable=0x0, assert=0x0       |&#13;&#10;| 797  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort0Int(10)     | enable=0x0, assert=0x0       |&#13;&#10;| 798  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort1Int(10)     | enable=0x0, assert=0x0       |&#13;&#10;| 799  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort2Int(10)     | enable=0x0, assert=0x0       |&#13;&#10;| 800  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort3Int(10)     | enable=0x0, assert=0x0       |&#13;&#10;| 801  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort4Int(10)     | enable=0x0, assert=0x0       |&#13;&#10;| 802  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort5Int(10)     | enable=0x0, assert=0x0       |&#13;&#10;| 803  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort6Int(10)     | enable=0x0, assert=0x0       |&#13;&#10;| 804  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort7Int(10)     | enable=0x0, assert=0x0       |&#13;&#10;| 805  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort8Int(10)     | enable=0x0, assert=0x0       |&#13;&#10;| 806  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort9Int(10)     | enable=0x0, assert=0x0       |&#13;&#10;| 807  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort10Int(10)    | enable=0x0, assert=0x0       |&#13;&#10;| 808  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort11Int(10)    | enable=0x0, assert=0x0       |&#13;&#10;| 809  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort12Int(10)    | enable=0x0, assert=0x0       |&#13;&#10;| 810  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort13Int(10)    | enable=0x0, assert=0x0       |&#13;&#10;| 811  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort14Int(10)    | enable=0x0, assert=0x0       |&#13;&#10;| 812  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort15Int(10)    | enable=0x0, assert=0x0       |&#13;&#10;| 813  | CDU_ECC_ParityErrInt(10)                                         | enable=0x3ff, assert=0x0     |&#13;&#10;| 814  | CDU_ECC_Ecc_1bErrInt(10)                                         | enable=0x3ff, assert=0x0     |&#13;&#10;| 815  | CDU_ECC_Ecc_2bErrInt(10)                                         | enable=0x3ff, assert=0x0     |&#13;&#10;| 816  | CGM_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 817  | CGM_VoqOccupancyErrInt(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 818  | CGM_VsqOccupancyErrInt(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 819  | CGM_VoqTotalOccupancyErrInt(2)                                   | enable=0x3, assert=0x0       |&#13;&#10;| 820  | CGM_VsqTotalOccupancyErrInt(2)                                   | enable=0x3, assert=0x0       |&#13;&#10;| 821  | CGM_CongestionInt(2)                                             | enable=0x3, assert=0x0       |&#13;&#10;| 822  | CGM_MicroBurstStatuRdy(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 823  | CGM_UsrCntDecValErrInt(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 824  | CGM_ErrFlowIdIsOver_64k(2)                                       | enable=0x0, assert=0x3       |&#13;&#10;| 825  | CGM_ErrQueueIsOver_64k(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 826  | CGM_DramBoundRecoveryStatusErrInt(2)                             | enable=0x0, assert=0x0       |&#13;&#10;| 827  | CGM_VoqStateInternalCacheErrInt(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 828  | CGM_LowPriorityInt(2)                                            | enable=0x3, assert=0x0       |&#13;&#10;| 829  | CGM_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 830  | CGM_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 831  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqWordsGrntdPool0OcErrInt(2)          | enable=0x0, assert=0x0       |&#13;&#10;| 832  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqWordsGrntdPool1OcErrInt(2)          | enable=0x0, assert=0x0       |&#13;&#10;| 833  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqWordsShrdPool0OcErrInt(2)           | enable=0x0, assert=0x0       |&#13;&#10;| 834  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqWordsShrdPool1OcErrInt(2)           | enable=0x0, assert=0x0       |&#13;&#10;| 835  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqWordsHdrmOcErrInt(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 836  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramBuffersGrntdPool0OcErrInt(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 837  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramBuffersGrntdPool1OcErrInt(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 838  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramBuffersShrdPool0OcErrInt(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 839  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramBuffersShrdPool1OcErrInt(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 840  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramBuffersHdrmOcErrInt(2)          | enable=0x0, assert=0x0       |&#13;&#10;| 841  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramBuffersHdrmExtPool0OcErrInt(2)  | enable=0x0, assert=0x0       |&#13;&#10;| 842  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramBuffersHdrmExtPool1OcErrInt(2)  | enable=0x0, assert=0x0       |&#13;&#10;| 843  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramPdsGrntdPool0OcErrInt(2)        | enable=0x0, assert=0x0       |&#13;&#10;| 844  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramPdsGrntdPool1OcErrInt(2)        | enable=0x0, assert=0x0       |&#13;&#10;| 845  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramPdsShrdPool0OcErrInt(2)         | enable=0x0, assert=0x0       |&#13;&#10;| 846  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramPdsShrdPool1OcErrInt(2)         | enable=0x0, assert=0x0       |&#13;&#10;| 847  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramPdsHdrmOcErrInt(2)              | enable=0x0, assert=0x0       |&#13;&#10;| 848  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramPdsHdrmExtPool0OcErrInt(2)      | enable=0x0, assert=0x0       |&#13;&#10;| 849  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramPdsHdrmExtPool1OcErrInt(2)      | enable=0x0, assert=0x0       |&#13;&#10;| 850  | CGM_VOQ_CTR_ERR_VoqCtrErrWordsErrInt(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 851  | CGM_VOQ_CTR_ERR_VoqCtrErrSramWordsErrInt(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 852  | CGM_VOQ_CTR_ERR_VoqCtrErrSramBuffersErrInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 853  | CGM_VOQ_CTR_ERR_VoqCtrErrSramPdsErrInt(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 854  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqaWordsErrInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 855  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqaSramBuffersErrInt(2)              | enable=0x0, assert=0x0       |&#13;&#10;| 856  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqaSramPdsErrInt(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 857  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqbWordsErrInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 858  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqbSramBuffersErrInt(2)              | enable=0x0, assert=0x0       |&#13;&#10;| 859  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqbSramPdsErrInt(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 860  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqcWordsErrInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 861  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqcSramBuffersErrInt(2)              | enable=0x0, assert=0x0       |&#13;&#10;| 862  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqcSramPdsErrInt(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 863  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqdWordsErrInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 864  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqdSramBuffersErrInt(2)              | enable=0x0, assert=0x0       |&#13;&#10;| 865  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqdSramPdsErrInt(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 866  | CGM_VSQ_CTR_ERR_PbVsqCtrErrVsqeWordsErrInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 867  | CGM_VSQ_CTR_ERR_PbVsqCtrErrVsqeSramBuffersErrInt(2)              | enable=0x0, assert=0x0       |&#13;&#10;| 868  | CGM_VSQ_CTR_ERR_PbVsqCtrErrVsqeSramPdsErrInt(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 869  | CGM_VSQ_CTR_ERR_PbVsqCtrErrVsqfWordsErrInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 870  | CGM_VSQ_CTR_ERR_PbVsqCtrErrVsqfSramBuffersErrInt(2)              | enable=0x0, assert=0x0       |&#13;&#10;| 871  | CGM_VSQ_CTR_ERR_PbVsqCtrErrVsqfSramPdsErrInt(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 872  | CGM_CONGESTION_PbVsqPgCongestionFifoOrdy(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 873  | CGM_CONGESTION_PbVsqLlfcCongestionFifoOrdy(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 874  | CGM_CONGESTION_VoqCongestionFifoOrdy(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 875  | CGM_CONGESTION_GlblSramBuffersFcInt(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 876  | CGM_CONGESTION_GlblSramPdbsFcInt(2)                              | enable=0x0, assert=0x0       |&#13;&#10;| 877  | CGM_CONGESTION_GlblDramBdbsFcInt(2)                              | enable=0x0, assert=0x0       |&#13;&#10;| 878  | CGM_CONGESTION_PbVsqSramBuffersPool0FcInt(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 879  | CGM_CONGESTION_PbVsqSramBuffersPool1FcInt(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 880  | CGM_CONGESTION_PbVsqSramPdsPool0FcInt(2)                         | enable=0x0, assert=0x0       |&#13;&#10;| 881  | CGM_CONGESTION_PbVsqSramPdsPool1FcInt(2)                         | enable=0x0, assert=0x0       |&#13;&#10;| 882  | CGM_CONGESTION_PbVsqWordsPool0FcInt(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 883  | CGM_CONGESTION_PbVsqWordsPool1FcInt(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 884  | CGM_LOW_PRIORITY_GlblSramBuffersFcLpInt(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 885  | CGM_LOW_PRIORITY_GlblSramPdbsFcLpInt(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 886  | CGM_LOW_PRIORITY_GlblDramBdbsFcLpInt(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 887  | CGM_LOW_PRIORITY_PbVsqSramBuffersPool0FcLpInt(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 888  | CGM_LOW_PRIORITY_PbVsqSramBuffersPool1FcLpInt(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 889  | CGM_LOW_PRIORITY_PbVsqSramPdsPool0FcLpInt(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 890  | CGM_LOW_PRIORITY_PbVsqSramPdsPool1FcLpInt(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 891  | CGM_LOW_PRIORITY_PbVsqWordsPool0FcLpInt(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 892  | CGM_LOW_PRIORITY_PbVsqWordsPool1FcLpInt(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 893  | CGM_TOTAL_VOQ_OC_ERR_VoqWordsGrntdOcErrInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 894  | CGM_TOTAL_VOQ_OC_ERR_VoqWordsShrdOcErrInt(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 895  | CGM_TOTAL_VOQ_OC_ERR_VoqSramBuffersGrntdOcErrInt(2)              | enable=0x0, assert=0x0       |&#13;&#10;| 896  | CGM_TOTAL_VOQ_OC_ERR_VoqSramBuffersShrdOcErrInt(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 897  | CGM_TOTAL_VOQ_OC_ERR_VoqSramWordsGrntdOcErrInt(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 898  | CGM_TOTAL_VOQ_OC_ERR_VoqSramWordsShrdOcErrInt(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 899  | CGM_TOTAL_VOQ_OC_ERR_VoqSramPdsGrntdOcErrInt(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 900  | CGM_TOTAL_VOQ_OC_ERR_VoqSramPdsShrdOcErrInt(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 901  | ETPPC_ErrorEcc(2)                                                | enable=0x3, assert=0x0       |&#13;&#10;| 902  | ETPPC_EtppTermIntVec(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 903  | ETPPC_EtppcIntVec(2)                                             | enable=0x3, assert=0x0       |&#13;&#10;| 904  | ETPPC_ECC_ParityErrInt(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 905  | ETPPC_ECC_Ecc_1bErrInt(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 906  | ETPPC_ECC_Ecc_2bErrInt(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 907  | ETPPC_ETPPC_BierBitMaskFifoAlmostFullInt(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 908  | ETPPC_ETPPC_BierBitMaskFifoFullInt(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 909  | ETPPC_ETPPC_Encapsulation1DataFifoAlmostFullInt(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 910  | ETPPC_ETPP_TERM_TermPipeFifo1AlmostFullInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 911  | ETPPC_ETPP_TERM_VsdResultFifoAlmostFullInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 912  | ETPPC_ETPP_TERM_EsemResultFifoAlmostFullInt(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 913  | ETPPC_ETPP_TERM_ExemResultFifoAlmostFullInt(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 914  | ETPPC_ETPP_TERM_OemResultFifoAlmostFullInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 915  | ETPPC_ETPP_TERM_TermPipeFifo2AlmostFullInt(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 916  | ETPPC_ETPP_TERM_CrpsResultFifoFullInt(2)                         | enable=0x0, assert=0x0       |&#13;&#10;| 917  | ETPPC_ETPP_TERM_MrpsResultFifoFullInt(2)                         | enable=0x0, assert=0x0       |&#13;&#10;| 918  | ETPPC_ETPP_TERM_TermSplitHorizonInt(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 919  | ETPPC_ETPP_TERM_ProtectionTrapInt(2)                             | enable=0x0, assert=0x0       |&#13;&#10;| 920  | ETPPC_ETPP_TERM_LatencyTrapInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 921  | ETPPC_ETPP_TERM_ActionTrapInt(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 922  | OAMP_ErrorEcc(1)                                                 | enable=0x1, assert=0x0       |&#13;&#10;| 923  | OAMP_PendingEvent(1)                                             | enable=0x1, assert=0x0       |&#13;&#10;| 924  | OAMP_StatPendingEvent(1)                                         | enable=0x1, assert=0x0       |&#13;&#10;| 925  | OAMP_RxStatsDone(1)                                              | enable=0x0, assert=0x0       |&#13;&#10;| 926  | OAMP_Rfc6374PktDropped(1)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 927  | OAMP_TxoMessageSent(1)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 928  | OAMP_TxoReqFifoEmpty(1)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 929  | OAMP_Mdb_0_Err(1)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 930  | OAMP_Mdb_1_Err(1)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 931  | OAMP_RxpFifoWriteFull(1)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 932  | OAMP_ECC_Ecc_1bErrInt(1)                                         | enable=0x1, assert=0x0       |&#13;&#10;| 933  | OAMP_ECC_Ecc_2bErrInt(1)                                         | enable=0x1, assert=0x0       |&#13;&#10;| 934  | FQP_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 935  | FQP_TxqOvfInt(2)                                                 | enable=0x0, assert=0x0       |&#13;&#10;| 936  | FQP_TxqReadConjestedInt(2)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 937  | FQP_TxqWriteConjestedInt(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 938  | FQP_McdbFifoUnderFlowInt(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 939  | FQP_McdbFifoOverFlowInt(2)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 940  | FQP_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 941  | FQP_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 942  | FCR_ErrorEcc(1)                                                  | enable=0x1, assert=0x0       |&#13;&#10;| 943  | FCR_SrcDvCngLinkEv(1)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 944  | FCR_CPUCntCellFNE(1)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 945  | FCR_LocalRoutFsOvf(1)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 946  | FCR_LocalRoutrcOvf(1)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 947  | FCR_ReachFifoOvf(1)                                              | enable=0x0, assert=0x0       |&#13;&#10;| 948  | FCR_FlowFifoOvf(1)                                               | enable=0x0, assert=0x0       |&#13;&#10;| 949  | FCR_CreditFifoOvf(1)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 950  | FCR_GckFifoOvf(1)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 951  | FCR_ECC_Ecc_1bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 952  | FCR_ECC_Ecc_2bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 953  | SCH_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 954  | SCH_ShaperMaxDistOvf(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 955  | SCH_ActFlowBadParams(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 956  | SCH_ShpFlowBadParams(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 957  | SCH_RestartFlowEvent(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 958  | SCH_SmpThrowSclMsg(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 959  | SCH_SmpFullLevel1(2)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 960  | SCH_SmpFullLevel2(2)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 961  | SCH_AggrFifoAf(2)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 962  | SCH_DvsFifoAf(2)                                                 | enable=0x0, assert=0x0       |&#13;&#10;| 963  | SCH_UpCreditFifoAf(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 964  | SCH_ReturnedCreditFifoAf(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 965  | SCH_McastCreditFifoAf(2)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 966  | SCH_IngShapeCreditFifoAf(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 967  | SCH_FctFifoOvf(2)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 968  | SCH_SclGroupChanged(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 969  | SCH_ReboundFifoCrLoss(2)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 970  | SCH_SmpBadMsg(2)                                                 | enable=0x0, assert=0x0       |&#13;&#10;| 971  | SCH_SmpFabricMsgsFifoFull(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 972  | SCH_ECC_ParityErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 973  | SCH_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 974  | SCH_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 975  | ETPPB_ErrorEcc(2)                                                | enable=0x3, assert=0x0       |&#13;&#10;| 976  | ETPPB_BtcIntVec(2)                                               | enable=0x3, assert=0x0       |&#13;&#10;| 977  | ETPPB_EtppbIntVec(2)                                             | enable=0x3, assert=0x0       |&#13;&#10;| 978  | ETPPB_ECC_ParityErrInt(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 979  | ETPPB_ECC_Ecc_1bErrInt(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 980  | ETPPB_ECC_Ecc_2bErrInt(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 981  | ETPPB_ETPPB_PortMtuTrapInt(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 982  | ETPPB_ETPPB_StpTrapInt(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 983  | ETPPB_ETPPB_MembershipTrapInt(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 984  | ETPPB_ETPPB_TrapOriginalFtmhFifoAlmostFullInt(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 985  | ETPPB_ETPPB_TrapBypassFifoAlmostFullInt(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 986  | ETPPB_ETPPB_Encapsulation2DataFifoAlmostFullInt(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 987  | ETPPB_ETPPB_Encapsulation3DataFifoAlmostFullInt(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 988  | ETPPB_ETPPB_Encapsulation4DataFifoAlmostFullInt(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 989  | ETPPB_ETPPB_Encapsulation5DataFifoAlmostFullInt(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 990  | ETPPB_BTC_HeaderSizeExceed(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 991  | ETPPB_BTC_NofInstructionsExceed(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 992  | ETPPB_BTC_HeaderSizeNotByteAlligned(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 993  | ETPPB_BTC_PopBeforeFifoReady(2)                                  | enable=0x0, assert=0x3       |&#13;&#10;| 994  | MTM_ErrorEcc(1)                                                  | enable=0x1, assert=0x0       |&#13;&#10;| 995  | MTM_Ing0_ErrMaxReplication(1)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 996  | MTM_Ing0_ErrReplicationEmpty(1)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 997  | MTM_Ing1_ErrMaxReplication(1)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 998  | MTM_Ing1_ErrReplicationEmpty(1)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 999  | MTM_Egr0_ErrMaxReplication(1)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 1000 | MTM_Egr0_ErrReplicationEmpty(1)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 1001 | MTM_Egr1_ErrMaxReplication(1)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 1002 | MTM_Egr1_ErrReplicationEmpty(1)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 1003 | MTM_Ing0_BmpDirectAccess(1)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1004 | MTM_Ing1_BmpDirectAccess(1)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1005 | MTM_Egr0_BmpDirectAccess(1)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1006 | MTM_Egr1_BmpDirectAccess(1)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1007 | MTM_ECC_Ecc_1bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 1008 | MTM_ECC_Ecc_2bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 1009 | IQM_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1010 | IQM_PdqSeqNumInternalCacheError(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 1011 | IQM_QmRprtFifoOvf(2)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 1012 | IQM_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1013 | IQM_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1014 | FSRD_ErrorEcc(14)                                                | enable=0x3fff, assert=0x0    |&#13;&#10;| 1015 | FSRD_IntReg0(14)                                                 | enable=0x3fff, assert=0x0    |&#13;&#10;| 1018 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_0(14)                         | enable=0x0, assert=0x0       |&#13;&#10;| 1019 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_1(14)                         | enable=0x0, assert=0x0       |&#13;&#10;| 1020 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_2(14)                         | enable=0x0, assert=0x0       |&#13;&#10;| 1021 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_3(14)                         | enable=0x0, assert=0x0       |&#13;&#10;| 1022 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_4(14)                         | enable=0x0, assert=0x0       |&#13;&#10;| 1023 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_5(14)                         | enable=0x0, assert=0x0       |&#13;&#10;| 1024 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_6(14)                         | enable=0x0, assert=0x0       |&#13;&#10;| 1025 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_7(14)                         | enable=0x0, assert=0x0       |&#13;&#10;| 1026 | FSRD_QUAD_Fsrd[n]RxLockChanged_0(14)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1027 | FSRD_QUAD_Fsrd[n]RxLockChanged_1(14)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1028 | FSRD_QUAD_Fsrd[n]RxLockChanged_2(14)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1029 | FSRD_QUAD_Fsrd[n]RxLockChanged_3(14)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1030 | FSRD_QUAD_Fsrd[n]RxLockChanged_4(14)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1031 | FSRD_QUAD_Fsrd[n]RxLockChanged_5(14)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1032 | FSRD_QUAD_Fsrd[n]RxLockChanged_6(14)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1033 | FSRD_QUAD_Fsrd[n]RxLockChanged_7(14)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1034 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_0(14)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1035 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_1(14)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1036 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_2(14)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1037 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_3(14)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1038 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_4(14)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1039 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_5(14)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1040 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_6(14)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1041 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_7(14)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1042 | FSRD_QUAD_Fsrd[n]Pll0LockChanged(14)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1043 | FSRD_QUAD_Fsrd[n]Pll1LockChanged(14)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1044 | IRE_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1045 | IRE_RcyInterfaceError(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1046 | IRE_InternalInterfaceError(2)                                    | enable=0x3, assert=0x0       |&#13;&#10;| 1047 | IRE_NifError(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1048 | IRE_ErrorUnexpectedSop(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1049 | IRE_ErrorUnexpectedMop(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1050 | IRE_ErrorBadReassemblyContext(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 1051 | IRE_ErrorReassemblyContext(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 1052 | IRE_TdmCtxtMapInvalidRdAddr(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 1053 | IRE_TdmDrop(2)                                                   | enable=0x0, assert=0x0       |&#13;&#10;| 1054 | IRE_TdmErr(2)                                                    | enable=0x0, assert=0x0       |&#13;&#10;| 1055 | IRE_TdmSizeErr(2)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 1056 | IRE_ECC_ParityErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1057 | IRE_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1058 | IRE_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1059 | IRE_RCY_INTERFACE_ERROR_RcyhErrDataArrived(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 1060 | IRE_RCY_INTERFACE_ERROR_RcyhErrPacketSize(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 1061 | IRE_RCY_INTERFACE_ERROR_RcyhErrSopWordSize(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 1062 | IRE_RCY_INTERFACE_ERROR_RcylErrDataArrived(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 1063 | IRE_RCY_INTERFACE_ERROR_RcylErrPacketSize(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 1064 | IRE_RCY_INTERFACE_ERROR_RcylErrSopWordSize(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 1065 | IRE_INTERNAL_INTERFACE_ERROR_SatErrDataArrived(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1066 | IRE_INTERNAL_INTERFACE_ERROR_SatErrBcount(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 1067 | IRE_INTERNAL_INTERFACE_ERROR_SatErrMissingEop(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 1068 | IRE_INTERNAL_INTERFACE_ERROR_SatErrMissingSop(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 1069 | IRE_INTERNAL_INTERFACE_ERROR_CpuErrDataArrived(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1070 | IRE_INTERNAL_INTERFACE_ERROR_CpuErrBcount(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 1071 | IRE_INTERNAL_INTERFACE_ERROR_CpuErrMissingEop(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 1072 | IRE_INTERNAL_INTERFACE_ERROR_CpuErrMissingSop(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 1073 | IRE_INTERNAL_INTERFACE_ERROR_OlpErrDataArrived(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1074 | IRE_INTERNAL_INTERFACE_ERROR_OlpErrBcount(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 1075 | IRE_INTERNAL_INTERFACE_ERROR_OlpErrMissingEop(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 1076 | IRE_INTERNAL_INTERFACE_ERROR_OlpErrMissingSop(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 1077 | IRE_INTERNAL_INTERFACE_ERROR_OampErrDataArrived(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 1078 | IRE_INTERNAL_INTERFACE_ERROR_OampErrBcount(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 1079 | IRE_INTERNAL_INTERFACE_ERROR_OampErrMissingEop(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1080 | IRE_INTERNAL_INTERFACE_ERROR_OampErrMissingSop(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1081 | IRE_INTERNAL_INTERFACE_ERROR_EventorErrDataArrived(2)            | enable=0x0, assert=0x0       |&#13;&#10;| 1082 | IRE_INTERNAL_INTERFACE_ERROR_EventorErrBcount(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 1083 | IRE_INTERNAL_INTERFACE_ERROR_EventorErrMissingEop(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 1084 | IRE_INTERNAL_INTERFACE_ERROR_EventorErrMissingSop(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 1085 | IRE_INTERNAL_INTERFACE_ERROR_RegiErrDataArrived(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 1086 | IRE_INTERNAL_INTERFACE_ERROR_RegiErrPacketSize(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1088 | IRE_NIF_ERROR_NifErrDataArrived(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 1089 | IRE_NIF_ERROR_NifErrPacketSize(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1090 | IPS_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1091 | IPS_SqmDqcqErr(2)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 1092 | IPS_DqmDqcqErr(2)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 1093 | IPS_QueueEnteredDel(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1094 | IPS_CrdtLost(2)                                                  | enable=0x0, assert=0x0       |&#13;&#10;| 1095 | IPS_CrbalOverflow(2)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 1096 | IPS_PushQueueActive(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1097 | IPS_LostFsmEvent(2)                                              | enable=0x0, assert=0x0       |&#13;&#10;| 1098 | IPS_CrdtFlowIdErrInt(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1099 | IPS_ActiveQueueCountErrInt(2)                                    | enable=0x3, assert=0x0       |&#13;&#10;| 1100 | IPS_QdescInternalCacheError(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 1101 | IPS_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1102 | IPS_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1103 | IPS_ACTIVE_QUEUE_COUNT_ERR_ActiveQueueCountOvfInt(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 1104 | IPS_ACTIVE_QUEUE_COUNT_ERR_ActiveQueueCountUnfInt(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 1105 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCountOvfInt(2)          | enable=0x0, assert=0x0       |&#13;&#10;| 1106 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCountUnfInt(2)          | enable=0x0, assert=0x0       |&#13;&#10;| 1107 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_A_OvfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1108 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_A_UnfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1109 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_B_OvfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1110 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_B_UnfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1111 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_C_OvfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1112 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_C_UnfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1113 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_D_OvfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1114 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_D_UnfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1115 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCountOvfInt(2)          | enable=0x0, assert=0x0       |&#13;&#10;| 1116 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCountUnfInt(2)          | enable=0x0, assert=0x0       |&#13;&#10;| 1117 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_A_OvfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1118 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_A_UnfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1119 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_B_OvfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1120 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_B_UnfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1121 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_C_OvfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1122 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_C_UnfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1123 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_D_OvfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1124 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_D_UnfInt(2)       | enable=0x0, assert=0x0       |&#13;&#10;| 1125 | KAPS_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 1126 | KAPS_TeccA0_1bError(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1127 | KAPS_TeccA0_2bError(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1128 | KAPS_TeccB0_1bError(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1129 | KAPS_TeccB0_2bError(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1130 | KAPS_TeccA1_1bError(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1131 | KAPS_TeccA1_2bError(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1132 | KAPS_TeccB1_1bError(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1133 | KAPS_TeccB1_2bError(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1134 | KAPS_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1135 | KAPS_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1136 | IPPD_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 1137 | IPPD_IllegalBytesToRemoveValue(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1138 | IPPD_IllegalConstructedHeaderSize(2)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1139 | IPPD_InvalidDestinationValid(2)                                  | enable=0x0, assert=0x3       |&#13;&#10;| 1140 | IPPD_NifPhysicalErr(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1141 | IPPD_SeqRxBigerSeqExpAndSmallerSeqTx(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 1142 | IPPD_SeqRxSmallerSeqExpOrBiggerEqSeqTx(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 1143 | IPPD_FlpFifoFull(2)                                              | enable=0x0, assert=0x0       |&#13;&#10;| 1144 | IPPD_FlpLookupTimeout(2)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 1145 | IPPD_NifRxFifoOvf(2)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 1146 | IPPD_CpuLookupReplyOvf(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1147 | IPPD_BadChannelNum(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1148 | IPPD_CpuInfoReplyOvf(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1149 | IPPD_BadLkpType(2)                                               | enable=0x0, assert=0x0       |&#13;&#10;| 1150 | IPPD_NifTxFifoFull(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1151 | IPPD_RxBrokenRecord(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1152 | IPPD_CpuInfoReplyValid(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1153 | IPPD_CpuInfoReplyErr(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1154 | IPPD_CpuLookupReplyValid(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1155 | IPPD_CpuLookupReplyErr(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1156 | IPPD_SipTransplantDetectionInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1157 | IPPD_McExplicitRpfInt(2)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 1158 | IPPD_McSipBasedRpfInt(2)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 1159 | IPPD_UcLooseRpfInt(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1160 | IPPD_UcStrictRpfInt(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1161 | IPPD_SameInteraceInt(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1162 | IPPD_FacilityInvalidInt(2)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1163 | IPPD_OutlifOverFlowInt(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1164 | IPPD_PacketIsApplet(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1165 | IPPD_ECC_ParityErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1166 | IPPD_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1167 | IPPD_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1168 | EDB_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1169 | EDB_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1170 | EDB_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1171 | PDM_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1172 | PDM_FreeError(2)                                                 | enable=0x0, assert=0x0       |&#13;&#10;| 1173 | PDM_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1174 | PDM_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1175 | SIF_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1176 | SIF_StatisticsBillingFifosErrInt(2)                              | enable=0x3, assert=0x0       |&#13;&#10;| 1177 | SIF_StatisticsQsizeFifosErrInt(2)                                | enable=0x3, assert=0x0       |&#13;&#10;| 1178 | SIF_StatisticsBillingOpcodeErrInt(2)                             | enable=0x3, assert=0x0       |&#13;&#10;| 1179 | SIF_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1180 | SIF_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1181 | SIF_ST_RPRT_BILLING_RX_FIFO_ERR_StBillFifoOvfInt_0(2)            | enable=0x0, assert=0x0       |&#13;&#10;| 1182 | SIF_ST_RPRT_BILLING_RX_FIFO_ERR_StBillFifoOvfInt_1(2)            | enable=0x0, assert=0x0       |&#13;&#10;| 1183 | SIF_ST_RPRT_BILLING_RX_FIFO_ERR_StBillFifoOvfInt_2(2)            | enable=0x0, assert=0x0       |&#13;&#10;| 1184 | SIF_ST_RPRT_BILLING_RX_FIFO_ERR_StBillFifoOvfInt_3(2)            | enable=0x0, assert=0x0       |&#13;&#10;| 1185 | SIF_ST_RPRT_BILLING_RX_FIFO_ERR_StBillFifoOvfInt_4(2)            | enable=0x0, assert=0x0       |&#13;&#10;| 1186 | SIF_ST_RPRT_BILLING_RX_FIFO_ERR_StBillFifoOvfInt_5(2)            | enable=0x0, assert=0x0       |&#13;&#10;| 1187 | SIF_ST_RPRT_QSIZE_RX_FIFO_ERR_StQsizeFifoOvfInt_0(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 1188 | SIF_ST_RPRT_QSIZE_RX_FIFO_ERR_StQsizeFifoOvfInt_1(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 1189 | SIF_ST_RPRT_QSIZE_RX_FIFO_ERR_StQsizeFifoOvfInt_2(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 1190 | SIF_ST_RPRT_QSIZE_RX_FIFO_ERR_StQsizeFifoOvfInt_3(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 1191 | SIF_ST_BILL_OPCODE_ERR_StBillOpcodeInt_0(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 1192 | SIF_ST_BILL_OPCODE_ERR_StBillOpcodeInt_1(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 1193 | SIF_ST_BILL_OPCODE_ERR_StBillOpcodeInt_2(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 1194 | SIF_ST_BILL_OPCODE_ERR_StBillOpcodeInt_3(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 1195 | SIF_ST_BILL_OPCODE_ERR_StBillOpcodeInt_4(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 1196 | SIF_ST_BILL_OPCODE_ERR_StBillOpcodeInt_5(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 1197 | ECGM_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 1199 | ECGM_DroppedUcPdInt(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1200 | ECGM_DroppedUcDbInt(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1201 | ECGM_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1202 | ECGM_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1203 | ECGM_CGM_REP_AROUND_TotalDbOverflowRepAroundInterrupt(2)         | enable=0x0, assert=0x0       |&#13;&#10;| 1204 | ECGM_CGM_REP_AROUND_TotalDbUnderflowRepAroundInterrupt(2)        | enable=0x0, assert=0x0       |&#13;&#10;| 1205 | ECGM_CGM_REP_AROUND_TotalPdOverflowRepAroundInterrupt(2)         | enable=0x0, assert=0x0       |&#13;&#10;| 1206 | ECGM_CGM_REP_AROUND_TotalPdUnderflowRepAroundInterrupt(2)        | enable=0x0, assert=0x0       |&#13;&#10;| 1207 | ECGM_CGM_REP_AROUND_McRsvdPdSp0RepAroundInterrupt(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 1208 | ECGM_CGM_REP_AROUND_McRsvdPdSp1RepAroundInterrupt(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 1209 | ECGM_CGM_REP_AROUND_McRsvdDbSp0RepAroundInterrupt(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 1210 | ECGM_CGM_REP_AROUND_McRsvdDbSp1RepAroundInterrupt(2)             | enable=0x0, assert=0x0       |&#13;&#10;| 1211 | ECGM_CGM_REP_AROUND_McPdSpTc0UnderflowRepAroundInterrupt(2)      | enable=0x0, assert=0x0       |&#13;&#10;| 1212 | ECGM_CGM_REP_AROUND_McPdSpTc1UnderflowRepAroundInterrupt(2)      | enable=0x0, assert=0x0       |&#13;&#10;| 1213 | ECGM_CGM_REP_AROUND_McPdSpTc2UnderflowRepAroundInterrupt(2)      | enable=0x0, assert=0x0       |&#13;&#10;| 1214 | ECGM_CGM_REP_AROUND_McPdSpTc3UnderflowRepAroundInterrupt(2)      | enable=0x0, assert=0x0       |&#13;&#10;| 1215 | ECGM_CGM_REP_AROUND_McPdSpTc4UnderflowRepAroundInterrupt(2)      | enable=0x0, assert=0x0       |&#13;&#10;| 1216 | ECGM_CGM_REP_AROUND_McPdSpTc5UnderflowRepAroundInterrupt(2)      | enable=0x0, assert=0x0       |&#13;&#10;| 1217 | ECGM_CGM_REP_AROUND_McPdSpTc6UnderflowRepAroundInterrupt(2)      | enable=0x0, assert=0x0       |&#13;&#10;| 1218 | ECGM_CGM_REP_AROUND_McPdSpTc7UnderflowRepAroundInterrupt(2)      | enable=0x0, assert=0x0       |&#13;&#10;| 1219 | ECGM_CGM_REP_AROUND_McPdSpTc8UnderflowRepAroundInterrupt(2)      | enable=0x0, assert=0x0       |&#13;&#10;| 1220 | ECGM_CGM_REP_AROUND_McPdSpTc9UnderflowRepAroundInterrupt(2)      | enable=0x0, assert=0x0       |&#13;&#10;| 1221 | ECGM_CGM_REP_AROUND_McPdSpTc10UnderflowRepAroundInterrupt(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1222 | ECGM_CGM_REP_AROUND_McPdSpTc11UnderflowRepAroundInterrupt(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1223 | ECGM_CGM_REP_AROUND_McPdSpTc12UnderflowRepAroundInterrupt(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1224 | ECGM_CGM_REP_AROUND_McPdSpTc13UnderflowRepAroundInterrupt(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1225 | ECGM_CGM_REP_AROUND_McPdSpTc14UnderflowRepAroundInterrupt(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1226 | ECGM_CGM_REP_AROUND_McPdSpTc15UnderflowRepAroundInterrupt(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1227 | ECGM_CGM_REP_AROUND_PdcmUnderflowRepAroundInterrupt(2)           | enable=0x0, assert=0x0       |&#13;&#10;| 1228 | ECGM_CGM_REP_AROUND_PdcmOverflowRepAroundInterrupt(2)            | enable=0x0, assert=0x0       |&#13;&#10;| 1229 | ECGM_CGM_REP_AROUND_QdcmUnderflowRepAroundInterrupt(2)           | enable=0x0, assert=0x0       |&#13;&#10;| 1230 | ECGM_CGM_REP_AROUND_QdcmOverflowRepAroundInterrupt(2)            | enable=0x0, assert=0x0       |&#13;&#10;| 1231 | ECGM_CGM_REP_AROUND_PqsmUnderflowRepAroundInterrupt(2)           | enable=0x0, assert=0x0       |&#13;&#10;| 1232 | ECGM_CGM_REP_AROUND_PqsmOverflowRepAroundInterrupt(2)            | enable=0x0, assert=0x0       |&#13;&#10;| 1233 | ECGM_CGM_REP_AROUND_QqsmUnderflowRepAroundInterrupt(2)           | enable=0x0, assert=0x0       |&#13;&#10;| 1234 | ECGM_CGM_REP_AROUND_QqsmOverflowRepAroundInterrupt(2)            | enable=0x0, assert=0x0       |&#13;&#10;| 1235 | ECGM_CGM_REP_AROUND_FqsmUnderflowRepAroundInterrupt(2)           | enable=0x0, assert=0x0       |&#13;&#10;| 1236 | ECGM_CGM_REP_AROUND_FqsmOverflowRepAroundInterrupt(2)            | enable=0x0, assert=0x0       |&#13;&#10;| 1237 | ECGM_CGM_REP_AROUND_FdcmUnderflowRepAroundInterrupt(2)           | enable=0x0, assert=0x0       |&#13;&#10;| 1238 | ECGM_CGM_REP_AROUND_FdcmOverflowRepAroundInterrupt(2)            | enable=0x0, assert=0x0       |&#13;&#10;| 1239 | MACT_ErrorEcc(1)                                                 | enable=0x1, assert=0x0       |&#13;&#10;| 1240 | MACT_LocalMactInt(1)                                             | enable=0x1, assert=0x0       |&#13;&#10;| 1241 | MACT_LARGE_EM_MactErrorLearnRequestOverStronger(1)               | enable=0x0, assert=0x0       |&#13;&#10;| 1242 | MACT_LARGE_EM_MactWarningLearnOverExisting(1)                    | enable=0x0, assert=0x0       |&#13;&#10;| 1243 | MACT_LARGE_EM_MactErrorDeleteNonExist(1)                         | enable=0x0, assert=0x0       |&#13;&#10;| 1244 | MACT_LARGE_EM_MactErrorTransplantRequestOverStronger(1)          | enable=0x0, assert=0x0       |&#13;&#10;| 1245 | MACT_LARGE_EM_MactErrorRefreshRequestOverStronger(1)             | enable=0x0, assert=0x0       |&#13;&#10;| 1246 | MACT_LARGE_EM_MactWarningTransplantNonExist(1)                   | enable=0x0, assert=0x0       |&#13;&#10;| 1247 | MACT_LARGE_EM_MactWarningRefreshNonExist(1)                      | enable=0x0, assert=0x1       |&#13;&#10;| 1248 | MACT_LARGE_EM_MactMngmntReqFidExceedLimit(1)                     | enable=0x0, assert=0x0       |&#13;&#10;| 1249 | MACT_LARGE_EM_MactMngmntReqFidExceedLimitAllowed(1)              | enable=0x0, assert=0x0       |&#13;&#10;| 1250 | MACT_LARGE_EM_MactEventReady(1)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 1252 | MACT_LARGE_EM_MactEventFifoHighThresholdReached(1)               | enable=0x0, assert=0x0       |&#13;&#10;| 1253 | MACT_LARGE_EM_MactReplyReady(1)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 1254 | MACT_LARGE_EM_MactReplyFifoReplyDrop(1)                          | enable=0x0, assert=0x0       |&#13;&#10;| 1255 | MACT_LARGE_EM_MactFidCounterOverflow(1)                          | enable=0x0, assert=0x0       |&#13;&#10;| 1256 | MACT_LARGE_EM_MactMngmntReqMactDbExceedLimit(1)                  | enable=0x0, assert=0x0       |&#13;&#10;| 1257 | MACT_LARGE_EM_MactMngmntReqMactDbExceedLimitAllowed(1)           | enable=0x0, assert=0x0       |&#13;&#10;| 1258 | MACT_LARGE_EM_EmpNonMactEventDrop(1)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1259 | MACT_ECC_Ecc_1bErrInt(1)                                         | enable=0x1, assert=0x0       |&#13;&#10;| 1260 | MACT_ECC_Ecc_2bErrInt(1)                                         | enable=0x1, assert=0x0       |&#13;&#10;| 1261 | EPNI_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 1262 | EPNI_SatOvfInt(2)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 1263 | EPNI_OlpOvfInt(2)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 1264 | EPNI_OamOvfInt(2)                                                | enable=0x0, assert=0x0       |&#13;&#10;| 1265 | EPNI_EventorOvfInt(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1266 | EPNI_EtppIncAboveThInt(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1267 | EPNI_EtppDecAboveThInt(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1268 | EPNI_EtppTotalIncAboveThInt(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 1269 | EPNI_EtppTotalDecAboveThInt(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 1270 | EPNI_EtppTailAboveIncInt(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1271 | EPNI_EtppEbtrErrInt(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1272 | EPNI_EtppTotalDecAbovePktSizeInt(2)                              | enable=0x0, assert=0x0       |&#13;&#10;| 1273 | EPNI_EtppCropTwoNullInt(2)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1274 | EPNI_EtppPktIncAboveMaxPktSizeInt(2)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1275 | EPNI_EtppIllegalCropTypeInt(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 1276 | EPNI_EtppMirrAdditionalInfoAboveThInt(2)                         | enable=0x0, assert=0x0       |&#13;&#10;| 1277 | EPNI_EtppMirrUnknownPriorityInt(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 1278 | EPNI_AlignerTransmitSizeAboveThInt(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 1279 | EPNI_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1280 | EPNI_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1281 | DDP_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1282 | DDP_ErrorPacketOversize(2)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1283 | DDP_ErrorDramBundleOversize(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 1284 | DDP_ErrorSram16bCntOvrf(2)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1285 | DDP_ErrorOmacCntOvrf(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1286 | DDP_ErrorExternalMem(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1288 | DDP_DeleteBdbFifoFull(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1289 | DDP_DeleteBdbFifoNotEmpty(2)                                     | enable=0x3, assert=0x0       |&#13;&#10;| 1290 | DDP_PkupRxCfifUnderflow(2)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1291 | DDP_PkupRxCfifOverflow(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1292 | DDP_BecPtrFifoOverflow(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1293 | DDP_ErrorIte(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1294 | DDP_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1295 | DDP_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1296 | DDP_EXT_MEM_ERR_PkupCpydatEcc_1bErrInt(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 1297 | DDP_EXT_MEM_ERR_PkupCpydatEcc_2bErrInt(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 1298 | DDP_EXT_MEM_ERR_PkupCpydatCrcErrInt(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 1299 | DDP_EXT_MEM_ERR_PkupPacketCrcErrInt(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 1300 | DDP_ITE_ErrFtmhPktSizeIsNotStampped(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 1301 | DDP_ITE_ErrFtmhIsNotStampped(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 1302 | DDP_ITE_ErrBytesToAddAboveMax(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 1303 | DDP_ITE_ErrBytesToRemoveAbovePsize(2)                            | enable=0x0, assert=0x0       |&#13;&#10;| 1304 | DDP_ITE_ErrFtmhPsizeMismatch(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 1305 | DDP_ITE_ErrPsizeMismatch(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1306 | DDP_ITE_ErrExpectedItppDeltaMismatch(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 1307 | DDP_ITE_ErrNegativeDelta(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1308 | PEM_ErrorEcc(8)                                                  | enable=0xff, assert=0x0      |&#13;&#10;| 1309 | PEM_ECC_Ecc_1bErrInt(8)                                          | enable=0xff, assert=0x0      |&#13;&#10;| 1310 | PEM_ECC_Ecc_2bErrInt(8)                                          | enable=0xff, assert=0x0      |&#13;&#10;| 1311 | CRPS_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 1312 | CRPS_ErrorLmCollide(2)                                           | enable=0x3, assert=0x0       |&#13;&#10;| 1313 | CRPS_ErrorCounterOvf(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1314 | CRPS_Dma0FullnessEvent(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 1315 | CRPS_Dma1FullnessEvent(2)                                        | enable=0x3, assert=0x0       |&#13;&#10;| 1316 | CRPS_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1317 | CRPS_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1318 | CRPS_LM_COLLISION_ERROR_LmCollisionError_0(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 1319 | CRPS_LM_COLLISION_ERROR_LmCollisionError_1(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 1320 | CRPS_LM_COLLISION_ERROR_LmCollisionError_2(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 1321 | CRPS_LM_COLLISION_ERROR_LmCollisionError_3(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 1322 | CRPS_LM_COLLISION_ERROR_LmCollisionError_4(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 1323 | CRPS_LM_COLLISION_ERROR_LmCollisionError_5(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 1324 | CRPS_LM_COLLISION_ERROR_LmCollisionError_6(2)                    | enable=0x0, assert=0x0       |&#13;&#10;| 1325 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_0(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1326 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_1(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1327 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_2(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1328 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_3(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1329 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_4(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1330 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_5(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1331 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_6(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1332 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_7(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1333 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_8(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1334 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_9(2)                | enable=0x0, assert=0x0       |&#13;&#10;| 1335 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_10(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 1336 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_11(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 1337 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_12(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 1338 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_13(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 1339 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_14(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 1340 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_15(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 1341 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_16(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 1342 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_17(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 1343 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_18(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 1344 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_19(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 1345 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_20(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 1346 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_21(2)               | enable=0x0, assert=0x0       |&#13;&#10;| 1347 | CRPS_DMA_0_FULLNESS_Dma0NotEmptyEvent(2)                         | enable=0x0, assert=0x3       |&#13;&#10;| 1348 | CRPS_DMA_0_FULLNESS_Dma0AlmostFullEvent(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1349 | CRPS_DMA_0_FULLNESS_Dma0FullEvent(2)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1350 | CRPS_DMA_1_FULLNESS_Dma1NotEmptyEvent(2)                         | enable=0x0, assert=0x3       |&#13;&#10;| 1351 | CRPS_DMA_1_FULLNESS_Dma1AlmostFullEvent(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1352 | CRPS_DMA_1_FULLNESS_Dma1FullEvent(2)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1353 | CDUM_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 1354 | CDUM_TxFifoOverflowInt(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1355 | CDUM_RxFifoOverflowInt(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1356 | CDUM_WrongWordFromMac0Int(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 1357 | CDUM_WrongWordFromMac1Int(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 1358 | CDUM_TxMissingSobInt(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1359 | CDUM_TxDoubleSobInt(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1360 | CDUM_RxNumDroppedEopsInt(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1361 | CDUM_RxNumDroppedEops_75pInt(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 1362 | CDUM_NbiPktDropCounters0_75pInterrupt(2)                         | enable=0x3, assert=0x0       |&#13;&#10;| 1363 | CDUM_LinkStatusChangeInt(2)                                      | enable=0x3, assert=0x0       |&#13;&#10;| 1364 | CDUM_AlignerFifoMac0OvfInt(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 1365 | CDUM_AlignerFifoMac1OvfInt(2)                                    | enable=0x0, assert=0x0       |&#13;&#10;| 1366 | CDUM_PfcDeadlockBreakingMechanismInt(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 1367 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_0(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1368 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_1(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1369 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_2(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1370 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_3(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1371 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_4(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1372 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_5(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1373 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_6(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1374 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_7(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1375 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort0Int(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1376 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort1Int(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1377 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort2Int(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1378 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort3Int(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1379 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort4Int(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1380 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort5Int(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1381 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort6Int(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1382 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort7Int(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1383 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort8Int(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1384 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort9Int(2)     | enable=0x0, assert=0x0       |&#13;&#10;| 1385 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort10Int(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1386 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort11Int(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1387 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort12Int(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1388 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort13Int(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1389 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort14Int(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1390 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort15Int(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1391 | CDUM_ECC_ParityErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1392 | CDUM_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1393 | CDUM_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1394 | MESH_TOPOLOGY_MESH_INTERRUPTS_SyncLoss(1)                        | enable=0x0, assert=0x0       |&#13;&#10;| 1395 | MESH_TOPOLOGY_MESH_INTERRUPTS_SyncTimeOut(1)                     | enable=0x0, assert=0x1       |&#13;&#10;| 1396 | IPPA_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 1397 | IPPA_ECC_ParityErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1398 | IPPA_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1399 | IPPA_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1400 | ITPP_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 1401 | ITPP_ErrItppPsizeType0Mismatch(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1402 | ITPP_ErrItppPsizeType1Mismatch(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1403 | ITPP_ErrItppPsizeType2Mismatch(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1404 | ITPP_ErrItppPsizeType3Mismatch(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1405 | ITPP_ErrItppPsizeType4Mismatch(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1406 | ITPP_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1407 | ITPP_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1408 | MRPS_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 1409 | MRPS_IngressEngWrapErrInt(2)                                     | enable=0x3, assert=0x0       |&#13;&#10;| 1410 | MRPS_EgressEngWrapErrInt(2)                                      | enable=0x3, assert=0x0       |&#13;&#10;| 1411 | MRPS_IngressEngRxFifoFullErrInt(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 1412 | MRPS_EgressEngRxFifoFullErrInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1413 | MRPS_IngressEngOopFifoNotEmptyInt(2)                             | enable=0x3, assert=0x0       |&#13;&#10;| 1414 | MRPS_EgressEngOopFifoNotEmptyInt(2)                              | enable=0x3, assert=0x0       |&#13;&#10;| 1415 | MRPS_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1416 | MRPS_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1417 | MRPS_EGR_ENG_WRAP_EgrEng0_WrapErrInt(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 1418 | MRPS_EGR_ENG_WRAP_EgrEng1_WrapErrInt(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 1419 | MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_IngGlblEngOopFifoNotEmptyInt(2)  | enable=0x0, assert=0x0       |&#13;&#10;| 1420 | MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_IngEng0_OopFifoNotEmptyInt(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1421 | MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_IngEng1_OopFifoNotEmptyInt(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1422 | MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_IngEng2_OopFifoNotEmptyInt(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1423 | MRPS_EGR_ENG_OOP_FIFO_NOT_EMPTY_EgrEng0_OopFifoNotEmptyInt(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1424 | MRPS_EGR_ENG_OOP_FIFO_NOT_EMPTY_EgrEng1_OopFifoNotEmptyInt(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1425 | MRPS_ING_ENG_WRAP_IngGlblEngWrapErrInt(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 1426 | MRPS_ING_ENG_WRAP_IngEng0_WrapErrInt(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 1427 | MRPS_ING_ENG_WRAP_IngEng1_WrapErrInt(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 1428 | MRPS_ING_ENG_WRAP_IngEng2_WrapErrInt(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 1429 | FCT_ErrorEcc(1)                                                  | enable=0x1, assert=0x0       |&#13;&#10;| 1430 | FCT_UnrchDestEvent(1)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1431 | FCT_ECC_Ecc_1bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 1432 | FCT_ECC_Ecc_2bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 1433 | DDHA_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 1434 | DDHA_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1435 | DDHA_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1436 | EPS_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1437 | EPS_QpAccOverflow(2)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 1438 | EPS_QpDeqOverflow(2)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 1439 | EPS_TcgAccOverflow(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1440 | EPS_TcgDeqOverflow(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1441 | EPS_OtmAccHpOverflow(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1442 | EPS_OtmDeqHpOverflow(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1443 | EPS_OtmAccLpOverflow(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1444 | EPS_OtmDeqLpOverflow(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1445 | EPS_CalAccHpOverflow(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1446 | EPS_CalDeqHpOverflow(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1447 | EPS_CalAccLpOverflow(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1448 | EPS_CalDeqLpOverflow(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1449 | EPS_McUcWfqAccOverflow(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1450 | EPS_McUcWfqDeqOverflow(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1451 | EPS_TcgWfqAccOverflow(2)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 1452 | EPS_TcgWfqDeqOverflow(2)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 1453 | EPS_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1454 | EPS_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1455 | IPPB_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 1456 | IPPB_FlpPacketsRejectedByEgwInt(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 1457 | IPPB_FlpPacketsRejectedByEgwIOpcode(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 1458 | IPPB_LelInterruptRegisterOne(2)                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1459 | IPPB_LEL_ONE_LelBurstFifoDrop(2)                                 | enable=0x0, assert=0x0       |&#13;&#10;| 1460 | IPPB_LEL_ONE_EgressOpportunisticFifoDrop(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 1461 | IPPB_LEL_ONE_OpportunisticLookupDrop(2)                          | enable=0x0, assert=0x0       |&#13;&#10;| 1462 | IPPB_LEL_ONE_LelErrDataValid(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 1463 | IPPB_LEL_ONE_LelControlFifoDrop(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 1464 | IPPB_LEL_ONE_LelTxiDrop(2)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1465 | IPPB_ECC_ParityErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1466 | IPPB_ECC_Ecc_1bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1467 | IPPB_ECC_Ecc_2bErrInt(2)                                         | enable=0x3, assert=0x0       |&#13;&#10;| 1468 | NMG_ErrBitsFromEgqInt(2)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 1469 | NMG_WrongEgqWordInt(2)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1470 | NMG_SyncEth0Int(2)                                               | enable=0x0, assert=0x0       |&#13;&#10;| 1471 | NMG_SyncEth1Int(2)                                               | enable=0x0, assert=0x0       |&#13;&#10;| 1472 | NMG_LinkStatusChange(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1473 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_0(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1474 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_1(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1475 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_2(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1476 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_3(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1477 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_4(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1478 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_5(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1479 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_6(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1480 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_7(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1481 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_8(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1482 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_9(2)    | enable=0x0, assert=0x0       |&#13;&#10;| 1483 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_10(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1484 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_11(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1485 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_12(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1486 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_13(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1487 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_14(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1488 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_15(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1489 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_16(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1490 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_17(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1491 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_18(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1492 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_19(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1493 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_20(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1494 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_21(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1495 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_22(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1496 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_23(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1497 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_24(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1498 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_25(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1499 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_26(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1500 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_27(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1501 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_28(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1502 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_29(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1503 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_30(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1504 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_31(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1505 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_32(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1506 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_33(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1507 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_34(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1508 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_35(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1509 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_36(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1510 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_37(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1511 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_38(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1512 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_39(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1513 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_40(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1514 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_41(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1515 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_42(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1516 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_43(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1517 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_44(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1518 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_45(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1519 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_46(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1520 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_47(2)   | enable=0x0, assert=0x0       |&#13;&#10;| 1521 | DQM_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1522 | DQM_HeadUpdtInLastErrInt(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1523 | DQM_HeadUpdtInEmptyErrInt(2)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 1524 | DQM_DeqCmdToEmptyErrInt(2)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1525 | DQM_TxFifosErrInt(2)                                             | enable=0x3, assert=0x0       |&#13;&#10;| 1526 | DQM_AllocatedBdmBdbRangeErr(2)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 1527 | DQM_AllocatedWhenBdbFifoEmptyErr(2)                              | enable=0x0, assert=0x0       |&#13;&#10;| 1528 | DQM_TX_FIFO_ERR_TxBdFifoOvfInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1529 | DQM_TX_FIFO_ERR_TxBdFifoUnfInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1530 | DQM_TX_FIFO_ERR_TxBbFifoOvfInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1531 | DQM_TX_FIFO_ERR_TxBbFifoUnfInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1532 | DQM_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1533 | DQM_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1534 | RQP_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1535 | RQP_PktReasIntVec(2)                                             | enable=0x3, assert=0x0       |&#13;&#10;| 1536 | RQP_TdmPacketSizeInt(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1537 | RQP_AllDataBuffersAllocatedInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1538 | RQP_DbfUsedSameBankInt(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1539 | RQP_UcFifoFullInt(2)                                             | enable=0x0, assert=0x0       |&#13;&#10;| 1540 | RQP_TdmFifoFullInt(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1541 | RQP_MchFifoFullInt(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1542 | RQP_MclFifoFullInt(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1543 | RQP_UcPktPortFf(2)                                               | enable=0x0, assert=0x0       |&#13;&#10;| 1544 | RQP_IllegalPktSizeInt(2)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 1545 | RQP_IllegalBierOffset(2)                                         | enable=0x0, assert=0x3       |&#13;&#10;| 1546 | RQP_PrsIntVec(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 1547 | RQP_ECC_ParityErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1548 | RQP_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1549 | RQP_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1550 | RQP_PACKET_REASSEMBLY_CdcPktSizeErr(2)                           | enable=0x0, assert=0x0       |&#13;&#10;| 1551 | RQP_PACKET_REASSEMBLY_CdcFragNumZeroErr(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1552 | RQP_PACKET_REASSEMBLY_CdcPcpLocNotInCellErr(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 1553 | RQP_PACKET_REASSEMBLY_CdcNoEopOnEocErr(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 1554 | RQP_PACKET_REASSEMBLY_CdcFdrErr(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 1555 | RQP_PACKET_REASSEMBLY_CdcPairFragNumErr(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1556 | RQP_PACKET_REASSEMBLY_CdcCell0LastEopPsizeErr(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 1557 | RQP_PACKET_REASSEMBLY_CdcSingleCellSrcErr(2)                     | enable=0x0, assert=0x0       |&#13;&#10;| 1558 | RQP_PACKET_REASSEMBLY_CdcSopCellSizeErr(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1559 | RQP_PACKET_REASSEMBLY_CdcSopCellOversizeErr(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 1560 | RQP_PACKET_REASSEMBLY_CupMissingSopErr(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 1561 | RQP_PACKET_REASSEMBLY_CupMissingEopErr(2)                        | enable=0x0, assert=0x0       |&#13;&#10;| 1562 | RQP_PACKET_REASSEMBLY_CupMissingCellErr(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1563 | RQP_PACKET_REASSEMBLY_CupTdmMismatchErr(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1564 | RQP_PACKET_REASSEMBLY_CupPktSizeMismatchErr(2)                   | enable=0x0, assert=0x0       |&#13;&#10;| 1565 | RQP_PACKET_REASSEMBLY_CupMopCellSizeErr(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1566 | RQP_PACKET_REASSEMBLY_CupCell0LastEopPsizeErr(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 1567 | RQP_PACKET_REASSEMBLY_CrcErr(2)                                  | enable=0x0, assert=0x0       |&#13;&#10;| 1568 | RQP_PACKET_REASSEMBLY_RcmAllContextsTakenErr(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 1569 | RQP_PACKET_REASSEMBLY_RcmAllContextsTakenDiscardErr(2)           | enable=0x0, assert=0x0       |&#13;&#10;| 1570 | RQP_PACKET_REASSEMBLY_RcmDynamicMissingSopErr(2)                 | enable=0x0, assert=0x0       |&#13;&#10;| 1571 | RQP_PACKET_REASSEMBLY_RcmStaticMissConfigErr(2)                  | enable=0x0, assert=0x0       |&#13;&#10;| 1572 | RQP_PRS_PrsOriginErr(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1573 | RQP_PRS_PrsSourceErr(2)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1574 | RQP_PRS_PrsTdmAndCell1(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1575 | RQP_PRS_PrsPrdFull(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1576 | RQP_PRS_PrsPrfFull(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1577 | MCP_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1578 | MCP_EngDb_A_Bank0_AccessErrInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1579 | MCP_EngDb_A_Bank1_AccessErrInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1580 | MCP_EngDb_C_Bank0_AccessErrInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1581 | MCP_EngDb_C_Bank1_AccessErrInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1582 | MCP_EngDb_C_Bank2_AccessErrInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1583 | MCP_EngDb_C_Bank3_AccessErrInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1584 | MCP_EngDb_C_Bank4_AccessErrInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1585 | MCP_EngDb_C_Bank5_AccessErrInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1586 | MCP_EngDb_C_Bank6_AccessErrInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1587 | MCP_EngDb_C_Bank7_AccessErrInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1588 | MCP_EngDb_C_Bank8_AccessErrInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1589 | MCP_EngDb_C_Bank9_AccessErrInt(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1590 | MCP_EngDb_C_Bank10_AccessErrInt(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 1591 | MCP_EngDb_C_Bank11_AccessErrInt(2)                               | enable=0x0, assert=0x0       |&#13;&#10;| 1592 | MCP_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1593 | MCP_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1594 | ECI_ErrorEcc(1)                                                  | enable=0x1, assert=0x0       |&#13;&#10;| 1595 | ECI_MbuInt(1)                                                    | enable=0x0, assert=0x0       |&#13;&#10;| 1596 | ECI_UcPllLockedLost(1)                                           | enable=0x0, assert=0x0       |&#13;&#10;| 1597 | ECI_CorePllLockedLost(1)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 1598 | ECI_MiscPll0LockedLost(1)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1599 | ECI_MiscPll1LockedLost(1)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1600 | ECI_MiscPll2LockedLost(1)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1601 | ECI_MiscPll3LockedLost(1)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1602 | ECI_MiscPll4LockedLost(1)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1603 | ECI_MiscPll5LockedLost(1)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1604 | ECI_NsTimerAsyncFifoFull(1)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1605 | ECI_NtpTimerAsyncFifoFull(1)                                     | enable=0x0, assert=0x0       |&#13;&#10;| 1606 | ECI_Ieee1588TimerAsyncFifoFull(1)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1607 | ECI_ECC_Ecc_1bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 1608 | ECI_ECC_Ecc_2bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 1609 | HBMC_ErrorEcc(2)                                                 | enable=0x3, assert=0x0       |&#13;&#10;| 1610 | HBMC_HbmCattrip(2)                                               | enable=0x0, assert=0x0       |&#13;&#10;| 1611 | ILE_ErrorEcc(2)                                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1612 | ILE_IlknRxPort0StatusChangeInt(2)                                | enable=0x3, assert=0x0       |&#13;&#10;| 1613 | ILE_IlknRxPort1StatusChangeInt(2)                                | enable=0x3, assert=0x0       |&#13;&#10;| 1614 | ILE_IlknLinkPartnerStatusChangeIlkn0Int(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1615 | ILE_IlknLinkPartnerStatusChangeIlkn1Int(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1616 | ILE_IlknCoreRx0Int(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1617 | ILE_IlknCoreRx0SecondInt(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1618 | ILE_IlknCoreTx0Int(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1619 | ILE_IlknCoreTx0SecondInt(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1620 | ILE_IlknCoreRx1Int(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1621 | ILE_IlknCoreRx1SecondInt(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1622 | ILE_IlknCoreTx1Int(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1623 | ILE_IlknCoreTx1SecondInt(2)                                      | enable=0x0, assert=0x0       |&#13;&#10;| 1624 | ILE_RxElkOvfInt(2)                                               | enable=0x0, assert=0x0       |&#13;&#10;| 1625 | ILE_ECC_Ecc_1bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1626 | ILE_ECC_Ecc_2bErrInt(2)                                          | enable=0x3, assert=0x0       |&#13;&#10;| 1627 | MDB_ErrorEcc(1)                                                  | enable=0x1, assert=0x0       |&#13;&#10;| 1628 | MDB_Isem_1_EmCuckooFail(1)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1629 | MDB_Isem_2_EmCuckooFail(1)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1630 | MDB_Isem_3_EmCuckooFail(1)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1631 | MDB_Lem_EmCuckooFail(1)                                          | enable=0x0, assert=0x0       |&#13;&#10;| 1632 | MDB_Ioem_EmCuckooFail_0(1)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1633 | MDB_Ioem_EmCuckooFail_1(1)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1634 | MDB_McId_EmCuckooFail(1)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 1635 | MDB_Glem_EmCuckooFail_0(1)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1636 | MDB_Glem_EmCuckooFail_1(1)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1637 | MDB_Eoem_EmCuckooFail_0(1)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1638 | MDB_Eoem_EmCuckooFail_1(1)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1639 | MDB_Esem_EmCuckooFail(1)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 1640 | MDB_Exem_1_EmCuckooFail(1)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1641 | MDB_Exem_2_EmCuckooFail(1)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1642 | MDB_Exem_3_EmCuckooFail(1)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1643 | MDB_Exem_4_EmCuckooFail(1)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1644 | MDB_Rmep_EmCuckooFail(1)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 1645 | MDB_ECC_ParityErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 1646 | MDB_ECC_Ecc_1bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 1647 | MDB_ECC_Ecc_2bErrInt(1)                                          | enable=0x1, assert=0x0       |&#13;&#10;| 1648 | EVNT_EVENTOR_EventorTxBinningWrpInterruptBit(1)                  | enable=0x0, assert=0x0       |&#13;&#10;| 1649 | HBC_DSI_ReadDataPrefetchFifoUnderflow0(16)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1650 | HBC_DSI_ReadDataPrefetchFifoUnderflow1(16)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1651 | IRE_NIF_ERROR_NifErrSopLessThan_144Bytes(2)                      | enable=0x0, assert=0x0       |&#13;&#10;| 1652 | ECGM_CgmRepAroundIntRegister(2)                                  | enable=0x3, assert=0x0       |&#13;&#10;| 1653 | MACT_LARGE_EM_MactLelaFidExceedLimit(1)                          | enable=0x0, assert=0x0       |&#13;&#10;| 1654 | MACT_LARGE_EM_MactLelaMactDbExceedLimit(1)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1655 | MACT_LARGE_EM_MactLelbFidExceedLimit(1)                          | enable=0x0, assert=0x0       |&#13;&#10;| 1656 | MACT_LARGE_EM_MactLelbMactDbExceedLimit(1)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1657 | DDP_ErrorUnpackPacketSizeError(2)                                | enable=0x0, assert=0x0       |&#13;&#10;| 1658 | DDP_PkpOutFifOverflow(2)                                         | enable=0x0, assert=0x0       |&#13;&#10;| 1659 | DDP_BecEnqFifoOverflow(2)                                        | enable=0x0, assert=0x0       |&#13;&#10;| 1660 | DDP_BecWaitFifoOverflow(2)                                       | enable=0x0, assert=0x0       |&#13;&#10;| 1661 | DDP_EXT_MEM_ERR_BtcTduEcc1bErrInt(2)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1662 | DDP_EXT_MEM_ERR_BtcTduEcc2bErrInt(2)                             | enable=0x0, assert=0x0       |&#13;&#10;| 1663 | MRPS_EgressEngTxFifoReadWhenEmptyErrInt(2)                       | enable=0x0, assert=0x0       |&#13;&#10;| 1664 | HBMC_HbmTempChange(2)                                            | enable=0x0, assert=0x0       |&#13;&#10;| 1665 | MDB_Lem_EmpPulseScanDone(1)                                      | enable=0x0, assert=0x1       |&#13;&#10;| 1666 | MDB_Exem_3_EmpPulseScanDone(1)                                   | enable=0x0, assert=0x0       |&#13;&#10;| 1667 | MDB_Exem_4_EmpPulseScanDone(1)                                   | enable=0x0, assert=0x0       |&#13;&#10;==========================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER INTeRrupt DuMP storm">SER INTeRrupt DuMP storm</a></h5>
        <textarea cols='180' rows='1655' >===========================================================================================================&#13;&#10;|                                                           Interrupt                                     |&#13;&#10;===========================================================================================================&#13;&#10;| ID   | Interrupt Name                                                   | Storms-config                 |&#13;&#10;===========================================================================================================&#13;&#10;| 0    | OCB_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1    | OCB_ErrorFreeInt                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 2    | OCB_ErrorFbcBank                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 3    | OCB_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 4    | OCB_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 5    | OCB_FBC_BANK_ErrorFbcBank0                                       | storm_count=0, storm_period=0 |&#13;&#10;| 6    | OCB_FBC_BANK_ErrorFbcBank1                                       | storm_count=0, storm_period=0 |&#13;&#10;| 7    | OCB_FBC_BANK_ErrorFbcBank2                                       | storm_count=0, storm_period=0 |&#13;&#10;| 8    | OCB_FBC_BANK_ErrorFbcBank3                                       | storm_count=0, storm_period=0 |&#13;&#10;| 9    | OCB_FBC_BANK_ErrorFbcBank4                                       | storm_count=0, storm_period=0 |&#13;&#10;| 10   | OCB_FBC_BANK_ErrorFbcBank5                                       | storm_count=0, storm_period=0 |&#13;&#10;| 11   | OCB_FBC_BANK_ErrorFbcBank6                                       | storm_count=0, storm_period=0 |&#13;&#10;| 12   | OCB_FBC_BANK_ErrorFbcBank7                                       | storm_count=0, storm_period=0 |&#13;&#10;| 13   | OCB_FBC_BANK_ErrorFbcBank8                                       | storm_count=0, storm_period=0 |&#13;&#10;| 14   | OCB_FBC_BANK_ErrorFbcBank9                                       | storm_count=0, storm_period=0 |&#13;&#10;| 15   | OCB_FBC_BANK_ErrorFbcBank10                                      | storm_count=0, storm_period=0 |&#13;&#10;| 16   | OCB_FBC_BANK_ErrorFbcBank11                                      | storm_count=0, storm_period=0 |&#13;&#10;| 17   | OCB_FBC_BANK_ErrorFbcBank12                                      | storm_count=0, storm_period=0 |&#13;&#10;| 18   | OCB_FBC_BANK_ErrorFbcBank13                                      | storm_count=0, storm_period=0 |&#13;&#10;| 19   | OCB_FBC_BANK_ErrorFbcBank14                                      | storm_count=0, storm_period=0 |&#13;&#10;| 20   | OCB_FBC_BANK_ErrorFbcBank15                                      | storm_count=0, storm_period=0 |&#13;&#10;| 21   | OLP_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 22   | OLP_ErrorEgressPipeCfg                                           | storm_count=0, storm_period=0 |&#13;&#10;| 23   | OLP_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 24   | OLP_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 25   | FDA_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 26   | FDA_WfqIntReg                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 27   | FDA_Prio0DropInt                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 28   | FDA_Prio1DropInt                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 29   | FDA_Prio2DropInt                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 30   | FDA_Prio3DropInt                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 31   | FDA_Egq0Meshmc0OvfDropInt                                        | storm_count=0, storm_period=0 |&#13;&#10;| 32   | FDA_Egq1Meshmc0OvfDropInt                                        | storm_count=0, storm_period=0 |&#13;&#10;| 33   | FDA_Egq0Meshmc1OvfDropInt                                        | storm_count=0, storm_period=0 |&#13;&#10;| 34   | FDA_Egq1Meshmc1OvfDropInt                                        | storm_count=0, storm_period=0 |&#13;&#10;| 35   | FDA_Egq0TdmOvfDrop                                               | storm_count=0, storm_period=0 |&#13;&#10;| 36   | FDA_Egq1TdmOvfDrop                                               | storm_count=0, storm_period=0 |&#13;&#10;| 37   | FDA_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 38   | FDA_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 39   | EPRE_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 40   | EPRE_RcyOvfInt                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 41   | EPRE_CpuOvfInt                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 42   | EPRE_LmmOvfInt                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 43   | EPRE_HpmOvfInt                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 44   | EPRE_HpmDropInt                                                  | storm_count=0, storm_period=0 |&#13;&#10;| 45   | EPRE_LmmDropInt                                                  | storm_count=0, storm_period=0 |&#13;&#10;| 46   | EPRE_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 47   | EPRE_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 48   | SPB_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 49   | SPB_ErrorTimeout                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 50   | SPB_ErrorReassembly                                              | storm_count=0, storm_period=0 |&#13;&#10;| 51   | SPB_ErrorFifo                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 52   | SPB_ErrorReassemblyContext                                       | storm_count=0, storm_period=0 |&#13;&#10;| 53   | SPB_ErrorByteNum                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 54   | SPB_ErrorPktCrc                                                  | storm_count=0, storm_period=0 |&#13;&#10;| 55   | SPB_ErrorS2dPktCrc                                               | storm_count=0, storm_period=0 |&#13;&#10;| 56   | SPB_ECC_ParityErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 57   | SPB_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 58   | SPB_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 59   | SPB_REASSEMBLY_ReassemblyErrorMinimumOriginalSize                | storm_count=0, storm_period=0 |&#13;&#10;| 60   | SPB_REASSEMBLY_ReassemblyErrorMinimumSize                        | storm_count=0, storm_period=0 |&#13;&#10;| 61   | SPB_REASSEMBLY_ReassemblyErrorMaximumOriginalSize                | storm_count=0, storm_period=0 |&#13;&#10;| 62   | SPB_REASSEMBLY_ReassemblyErrorMaximumSize                        | storm_count=0, storm_period=0 |&#13;&#10;| 63   | SPB_REASSEMBLY_ReassemblyErrorMaximumBuff                        | storm_count=0, storm_period=0 |&#13;&#10;| 64   | SPB_REASSEMBLY_ReassemblyErrorNoBuff                             | storm_count=0, storm_period=0 |&#13;&#10;| 65   | SPB_REASSEMBLY_ReassemblyErrorUnexpectedMop                      | storm_count=0, storm_period=0 |&#13;&#10;| 66   | SPB_REASSEMBLY_ReassemblyErrorUnexpectedSop                      | storm_count=0, storm_period=0 |&#13;&#10;| 67   | SPB_REASSEMBLY_ReassemblyErrorGeneralMop                         | storm_count=0, storm_period=0 |&#13;&#10;| 68   | SPB_REASSEMBLY_ReassemblyErrorGeneralSop                         | storm_count=0, storm_period=0 |&#13;&#10;| 69   | SPB_REASSEMBLY_ReassemblyErrorPacketReject                       | storm_count=0, storm_period=0 |&#13;&#10;| 70   | SPB_FIFO_ErrorS2fRpcSrotFifoOverflow_0                           | storm_count=0, storm_period=0 |&#13;&#10;| 71   | SPB_FIFO_ErrorS2fRpcSrotFifoOverflow_1                           | storm_count=0, storm_period=0 |&#13;&#10;| 72   | SPB_FIFO_ErrorS2fRpcSrotFifoOverflow_2                           | storm_count=0, storm_period=0 |&#13;&#10;| 73   | SPB_FIFO_ErrorS2fRpcSrotFifoUnderflow_0                          | storm_count=0, storm_period=0 |&#13;&#10;| 74   | SPB_FIFO_ErrorS2fRpcSrotFifoUnderflow_1                          | storm_count=0, storm_period=0 |&#13;&#10;| 75   | SPB_FIFO_ErrorS2fRpcSrotFifoUnderflow_2                          | storm_count=0, storm_period=0 |&#13;&#10;| 76   | SPB_FIFO_ErrorS2dRpcSrotFifoOverflow_0                           | storm_count=0, storm_period=0 |&#13;&#10;| 77   | SPB_FIFO_ErrorS2dRpcSrotFifoOverflow_1                           | storm_count=0, storm_period=0 |&#13;&#10;| 78   | SPB_FIFO_ErrorS2dRpcSrotFifoUnderflow_0                          | storm_count=0, storm_period=0 |&#13;&#10;| 79   | SPB_FIFO_ErrorS2dRpcSrotFifoUnderflow_1                          | storm_count=0, storm_period=0 |&#13;&#10;| 80   | PQP_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 81   | PQP_DeleteFifoFull                                               | storm_count=0, storm_period=0 |&#13;&#10;| 82   | PQP_LcdFifoFull                                                  | storm_count=0, storm_period=0 |&#13;&#10;| 83   | PQP_TcMappingMissConfig                                          | storm_count=0, storm_period=0 |&#13;&#10;| 84   | PQP_McMaxReplicationOverflowInt                                  | storm_count=0, storm_period=0 |&#13;&#10;| 85   | PQP_EbtrIllegalValue                                             | storm_count=0, storm_period=0 |&#13;&#10;| 86   | PQP_InvalidOtmInt                                                | storm_count=0, storm_period=0 |&#13;&#10;| 87   | PQP_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 88   | PQP_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 89   | DDHB_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 90   | DDHB_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 91   | DDHB_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 92   | ETPPA_ErrorEcc                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 93   | ETPPA_EtppPrpIntVec                                              | storm_count=0, storm_period=0 |&#13;&#10;| 94   | ETPPA_EtppaIntVec                                                | storm_count=0, storm_period=0 |&#13;&#10;| 95   | ETPPA_ECC_ParityErrInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 96   | ETPPA_ECC_Ecc_1bErrInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 97   | ETPPA_ECC_Ecc_2bErrInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 98   | ETPPA_ETPPA_BypassFifoAlmostFullInt                              | storm_count=0, storm_period=0 |&#13;&#10;| 99   | ETPPA_ETPPA_BypassBtcReadWithoutSopInt                           | storm_count=0, storm_period=0 |&#13;&#10;| 100  | ETPPA_ETPPA_AppAndPipeCollision                                  | storm_count=0, storm_period=0 |&#13;&#10;| 101  | ETPPA_ETPPA_TmFieldsFifoAlmostFullInt                            | storm_count=0, storm_period=0 |&#13;&#10;| 102  | ETPPA_ETPPA_NetworkHeadersFifoAlmostFullInt                      | storm_count=0, storm_period=0 |&#13;&#10;| 103  | ETPPA_ETPPA_SystemHeadersContainerFifoAlmostFullInt              | storm_count=0, storm_period=0 |&#13;&#10;| 104  | ETPPA_ETPPA_MplsBosParsingDataFifoAlmostFullInt                  | storm_count=0, storm_period=0 |&#13;&#10;| 105  | ETPPA_ETPPA_PsgHeaderSizeErrInt                                  | storm_count=0, storm_period=0 |&#13;&#10;| 106  | ETPPA_ETPPA_PesHeaderSizeErrInt                                  | storm_count=0, storm_period=0 |&#13;&#10;| 107  | ETPPA_ETPPA_PsgQualifierSizeErrInt0                              | storm_count=0, storm_period=0 |&#13;&#10;| 108  | ETPPA_ETPPA_PsgQualifierSizeErrInt1                              | storm_count=0, storm_period=0 |&#13;&#10;| 109  | ETPPA_ETPPA_PsgQualifierSizeErrInt2                              | storm_count=0, storm_period=0 |&#13;&#10;| 110  | ETPPA_ETPPA_PsgQualifierSizeErrInt3                              | storm_count=0, storm_period=0 |&#13;&#10;| 111  | ETPPA_ETPPA_PesQualifierSizeErrInt0                              | storm_count=0, storm_period=0 |&#13;&#10;| 112  | ETPPA_ETPPA_PesQualifierSizeErrInt1                              | storm_count=0, storm_period=0 |&#13;&#10;| 113  | ETPPA_ETPPA_PesQualifierSizeErrInt2                              | storm_count=0, storm_period=0 |&#13;&#10;| 114  | ETPPA_ETPPA_PesQualifierSizeErrInt3                              | storm_count=0, storm_period=0 |&#13;&#10;| 115  | ETPPA_ETPPA_PesQualifierSizeErrInt4                              | storm_count=0, storm_period=0 |&#13;&#10;| 116  | ETPPA_ETPPA_PesQualifierSizeErrInt5                              | storm_count=0, storm_period=0 |&#13;&#10;| 117  | ETPPA_ETPPA_PesQualifierSizeErrInt6                              | storm_count=0, storm_period=0 |&#13;&#10;| 118  | ETPPA_ETPPA_PesQualifierSizeErrInt7                              | storm_count=0, storm_period=0 |&#13;&#10;| 119  | ETPPA_ETPP_PRP_PrpAcceptableFrameTypeInt                         | storm_count=0, storm_period=0 |&#13;&#10;| 120  | ETPPA_ETPP_PRP_PrpGlemErrorInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 121  | ETPPA_ETPP_PRP_PrpSystemHeaderFifoAlmostFullInt                  | storm_count=0, storm_period=0 |&#13;&#10;| 122  | ETPPA_ETPP_PRP_PrpNetworkHeaderFifoAlmostFullInt                 | storm_count=0, storm_period=0 |&#13;&#10;| 123  | BDM_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 124  | BDM_Fpc0FreeError                                                | storm_count=0, storm_period=0 |&#13;&#10;| 125  | BDM_Fpc1FreeError                                                | storm_count=0, storm_period=0 |&#13;&#10;| 126  | BDM_Fpc2FreeError                                                | storm_count=0, storm_period=0 |&#13;&#10;| 127  | BDM_Fpc3FreeError                                                | storm_count=0, storm_period=0 |&#13;&#10;| 128  | BDM_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 129  | BDM_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 130  | FDTL_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 131  | FDTL_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 132  | FDTL_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 133  | ERPP_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 134  | ERPP_ErppDiscardIntVec                                           | storm_count=0, storm_period=0 |&#13;&#10;| 135  | ERPP_ErppDiscardIntVec2                                          | storm_count=0, storm_period=0 |&#13;&#10;| 136  | ERPP_ECC_ParityErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 137  | ERPP_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 138  | ERPP_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 139  | ERPP_ERPP_DISCARD_InvalidOtmInt                                  | storm_count=0, storm_period=0 |&#13;&#10;| 140  | ERPP_ERPP_DISCARD_DssStackingInt                                 | storm_count=0, storm_period=0 |&#13;&#10;| 141  | ERPP_ERPP_DISCARD_ExcludeSrcInt                                  | storm_count=0, storm_period=0 |&#13;&#10;| 142  | ERPP_ERPP_DISCARD_LagMulticastInt                                | storm_count=0, storm_period=0 |&#13;&#10;| 143  | ERPP_ERPP_DISCARD_UnacceptableFrameTypeInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 144  | ERPP_ERPP_DISCARD_SrcEqualDestInt                                | storm_count=0, storm_period=0 |&#13;&#10;| 145  | ERPP_ERPP_DISCARD_UnknownDaInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 146  | ERPP_ERPP_DISCARD_SplitHorizonInt                                | storm_count=0, storm_period=0 |&#13;&#10;| 147  | ERPP_ERPP_DISCARD_GlemPpTrapInt                                  | storm_count=0, storm_period=0 |&#13;&#10;| 148  | ERPP_ERPP_DISCARD_GlemNonPpTrapInt                               | storm_count=0, storm_period=0 |&#13;&#10;| 149  | ERPP_ERPP_DISCARD_TtlScopeInt                                    | storm_count=0, storm_period=0 |&#13;&#10;| 150  | ERPP_ERPP_DISCARD_MtuViolationInt                                | storm_count=0, storm_period=0 |&#13;&#10;| 151  | ERPP_ERPP_DISCARD_Ipv4VersionErrorInt                            | storm_count=0, storm_period=0 |&#13;&#10;| 152  | ERPP_ERPP_DISCARD_Ipv6VersionErrorInt                            | storm_count=0, storm_period=0 |&#13;&#10;| 153  | ERPP_ERPP_DISCARD_Ipv4ChecksumErrorInt                           | storm_count=0, storm_period=0 |&#13;&#10;| 154  | ERPP_ERPP_DISCARD_Ipv4HeaderLengthErrorInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 155  | ERPP_ERPP_DISCARD_Ipv4TotalLengthErrorInt                        | storm_count=0, storm_period=0 |&#13;&#10;| 156  | ERPP_ERPP_DISCARD_TtlEqualsOneInt                                | storm_count=0, storm_period=0 |&#13;&#10;| 157  | ERPP_ERPP_DISCARD_Ipv4OptionsInt                                 | storm_count=0, storm_period=0 |&#13;&#10;| 158  | ERPP_ERPP_DISCARD_TtlEqualsZeroInt                               | storm_count=0, storm_period=0 |&#13;&#10;| 159  | ERPP_ERPP_DISCARD_Ipv4SipEqualsDipInt                            | storm_count=0, storm_period=0 |&#13;&#10;| 160  | ERPP_ERPP_DISCARD_Ipv4DipEqualsZeroInt                           | storm_count=0, storm_period=0 |&#13;&#10;| 161  | ERPP_ERPP_DISCARD_Ipv4SipIsMcInt                                 | storm_count=0, storm_period=0 |&#13;&#10;| 162  | ERPP_ERPP_DISCARD_Ipv6SipIsMcInt                                 | storm_count=0, storm_period=0 |&#13;&#10;| 163  | ERPP_ERPP_DISCARD_Ipv6UnspecifiedDstInt                          | storm_count=0, storm_period=0 |&#13;&#10;| 164  | ERPP_ERPP_DISCARD_Ipv6UnspecifiedSrcInt                          | storm_count=0, storm_period=0 |&#13;&#10;| 165  | ERPP_ERPP_DISCARD_Ipv6LoopbackInt                                | storm_count=0, storm_period=0 |&#13;&#10;| 166  | ERPP_ERPP_DISCARD_Ipv6HopByHopInt                                | storm_count=0, storm_period=0 |&#13;&#10;| 167  | ERPP_ERPP_DISCARD_Ipv6LinkLocalDstInt                            | storm_count=0, storm_period=0 |&#13;&#10;| 168  | ERPP_ERPP_DISCARD_Ipv6SiteLocalDstInt                            | storm_count=0, storm_period=0 |&#13;&#10;| 169  | ERPP_ERPP_DISCARD_AppAndPipeCollision                            | storm_count=0, storm_period=0 |&#13;&#10;| 170  | ERPP_ERPP_DISCARD_2_Ipv6LinkLocalSrcInt                          | storm_count=0, storm_period=0 |&#13;&#10;| 171  | ERPP_ERPP_DISCARD_2_Ipv6SiteLocalSrcInt                          | storm_count=0, storm_period=0 |&#13;&#10;| 172  | ERPP_ERPP_DISCARD_2_Ipv6Ipv4CompatibleDstInt                     | storm_count=0, storm_period=0 |&#13;&#10;| 173  | ERPP_ERPP_DISCARD_2_Ipv6Ipv4MappedDstInt                         | storm_count=0, storm_period=0 |&#13;&#10;| 174  | ERPP_ERPP_DISCARD_2_Ipv6DipIsMcInt                               | storm_count=0, storm_period=0 |&#13;&#10;| 175  | ERPP_ERPP_DISCARD_2_TdmWrongPortInt                              | storm_count=0, storm_period=0 |&#13;&#10;| 176  | ERPP_ERPP_DISCARD_2_TcpSequenceNumberAndFlagsAreZeroInt          | storm_count=0, storm_period=0 |&#13;&#10;| 177  | ERPP_ERPP_DISCARD_2_TcpSequenceNumberIsZeroAndFinOrUrgOrPshIsSet | storm_count=0, storm_period=0 |&#13;&#10;| 178  | ERPP_ERPP_DISCARD_2_TcpSynAndFinAreSetInt                        | storm_count=0, storm_period=0 |&#13;&#10;| 179  | ERPP_ERPP_DISCARD_2_TcpSrcPortEqualsDstPortInt                   | storm_count=0, storm_period=0 |&#13;&#10;| 180  | ERPP_ERPP_DISCARD_2_TcpFragmentWithIncompleteTcpHeaderInt        | storm_count=0, storm_period=0 |&#13;&#10;| 181  | ERPP_ERPP_DISCARD_2_TcpFragmentWithOffsetLessThan8Int            | storm_count=0, storm_period=0 |&#13;&#10;| 182  | ERPP_ERPP_DISCARD_2_UdpSrcPortEqualsDstPortInt                   | storm_count=0, storm_period=0 |&#13;&#10;| 183  | ERPP_ERPP_DISCARD_2_TmFieldsFifoAlmostFullInt                    | storm_count=0, storm_period=0 |&#13;&#10;| 184  | ERPP_ERPP_DISCARD_2_NetworkHeadersFifoAlmostFullInt              | storm_count=0, storm_period=0 |&#13;&#10;| 185  | ERPP_ERPP_DISCARD_2_SystemHeadersContainerFifoAlmostFullInt      | storm_count=0, storm_period=0 |&#13;&#10;| 186  | ERPP_ERPP_DISCARD_2_MplsBosParsingDataFifoAlmostFullInt          | storm_count=0, storm_period=0 |&#13;&#10;| 187  | ERPP_ERPP_DISCARD_2_PsgHeaderSizeErrInt                          | storm_count=0, storm_period=0 |&#13;&#10;| 188  | ERPP_ERPP_DISCARD_2_PesHeaderSizeErrInt                          | storm_count=0, storm_period=0 |&#13;&#10;| 189  | ERPP_ERPP_DISCARD_2_TmDataBypassFifoAlmostFullInt                | storm_count=0, storm_period=0 |&#13;&#10;| 190  | ERPP_ERPP_DISCARD_2_PrpWaitForGlemFifoAlmostFullInt              | storm_count=0, storm_period=0 |&#13;&#10;| 191  | ERPP_ERPP_DISCARD_2_PrpWaitForNetworkHeaderFifoAlmostFullLowInt  | storm_count=0, storm_period=0 |&#13;&#10;| 192  | ERPP_ERPP_DISCARD_2_PrpWaitForNetworkHeaderFifoAlmostFullHighInt | storm_count=0, storm_period=0 |&#13;&#10;| 193  | ERPP_ERPP_DISCARD_2_PrpSaveNetworkHeaderFifoAlmostFullInt        | storm_count=0, storm_period=0 |&#13;&#10;| 194  | ERPP_ERPP_DISCARD_2_PmfInitialActionsFifoAlmostFullInt           | storm_count=0, storm_period=0 |&#13;&#10;| 195  | ERPP_ERPP_DISCARD_2_PsgQualifierSizeErrInt0                      | storm_count=0, storm_period=0 |&#13;&#10;| 196  | ERPP_ERPP_DISCARD_2_PsgQualifierSizeErrInt1                      | storm_count=0, storm_period=0 |&#13;&#10;| 197  | ERPP_ERPP_DISCARD_2_PsgQualifierSizeErrInt2                      | storm_count=0, storm_period=0 |&#13;&#10;| 198  | ERPP_ERPP_DISCARD_2_PsgQualifierSizeErrInt3                      | storm_count=0, storm_period=0 |&#13;&#10;| 199  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt0                      | storm_count=0, storm_period=0 |&#13;&#10;| 200  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt1                      | storm_count=0, storm_period=0 |&#13;&#10;| 201  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt2                      | storm_count=0, storm_period=0 |&#13;&#10;| 202  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt3                      | storm_count=0, storm_period=0 |&#13;&#10;| 203  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt4                      | storm_count=0, storm_period=0 |&#13;&#10;| 204  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt5                      | storm_count=0, storm_period=0 |&#13;&#10;| 205  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt6                      | storm_count=0, storm_period=0 |&#13;&#10;| 206  | ERPP_ERPP_DISCARD_2_PesQualifierSizeErrInt7                      | storm_count=0, storm_period=0 |&#13;&#10;| 207  | ERPP_ERPP_DISCARD_2_DiscardInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 208  | IPT_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 209  | IPT_ErrorFifos                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 210  | IPT_ErrorIte                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 211  | IPT_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 212  | IPT_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 213  | IPT_FIFO_ErrorRrfOverflow_0                                      | storm_count=0, storm_period=0 |&#13;&#10;| 214  | IPT_FIFO_ErrorRrfOverflow_1                                      | storm_count=0, storm_period=0 |&#13;&#10;| 215  | IPT_FIFO_ErrorRrfOverflow_2                                      | storm_count=0, storm_period=0 |&#13;&#10;| 216  | IPT_FIFO_ErrorRrfUnderflow_0                                     | storm_count=0, storm_period=0 |&#13;&#10;| 217  | IPT_FIFO_ErrorRrfUnderflow_1                                     | storm_count=0, storm_period=0 |&#13;&#10;| 218  | IPT_FIFO_ErrorRrfUnderflow_2                                     | storm_count=0, storm_period=0 |&#13;&#10;| 219  | IPT_FIFO_ErrorRrfMisconfig_0                                     | storm_count=0, storm_period=0 |&#13;&#10;| 220  | IPT_FIFO_ErrorRrfMisconfig_1                                     | storm_count=0, storm_period=0 |&#13;&#10;| 221  | IPT_FIFO_ErrorRrfMisconfig_2                                     | storm_count=0, storm_period=0 |&#13;&#10;| 222  | IPT_FIFO_ErrorRrfOversize                                        | storm_count=0, storm_period=0 |&#13;&#10;| 223  | IPT_FIFO_ErrorRdfCrdtOverflow_0                                  | storm_count=0, storm_period=0 |&#13;&#10;| 224  | IPT_FIFO_ErrorRdfCrdtOverflow_1                                  | storm_count=0, storm_period=0 |&#13;&#10;| 225  | IPT_FIFO_ErrorRdfCrdtOverflow_2                                  | storm_count=0, storm_period=0 |&#13;&#10;| 226  | IPT_FIFO_ErrorRdfSramOverflow_0                                  | storm_count=0, storm_period=0 |&#13;&#10;| 227  | IPT_FIFO_ErrorRdfSramOverflow_1                                  | storm_count=0, storm_period=0 |&#13;&#10;| 228  | IPT_FIFO_ErrorRdfSramOverflow_2                                  | storm_count=0, storm_period=0 |&#13;&#10;| 229  | IPT_FIFO_ErrorRdfSramUnderflow_0                                 | storm_count=0, storm_period=0 |&#13;&#10;| 230  | IPT_FIFO_ErrorRdfSramUnderflow_1                                 | storm_count=0, storm_period=0 |&#13;&#10;| 231  | IPT_FIFO_ErrorRdfSramUnderflow_2                                 | storm_count=0, storm_period=0 |&#13;&#10;| 232  | IPT_FIFO_ErrorRdfSramOversize                                    | storm_count=0, storm_period=0 |&#13;&#10;| 233  | IPT_FIFO_ErrorDqcfOverflow                                       | storm_count=0, storm_period=0 |&#13;&#10;| 234  | IPT_FIFO_ErrorDqcfUnderflow                                      | storm_count=0, storm_period=0 |&#13;&#10;| 235  | IPT_FIFO_ErrorDqcfOversize                                       | storm_count=0, storm_period=0 |&#13;&#10;| 236  | IPT_FIFO_ErrorDBlfOverflow                                       | storm_count=0, storm_period=0 |&#13;&#10;| 237  | IPT_FIFO_ErrorDBlfUnderflow                                      | storm_count=0, storm_period=0 |&#13;&#10;| 238  | IPT_FIFO_ErrorPbfOverflow                                        | storm_count=0, storm_period=0 |&#13;&#10;| 239  | IPT_FIFO_ErrorPbfUnderflow                                       | storm_count=0, storm_period=0 |&#13;&#10;| 240  | IPT_FIFO_ErrorPbfMisconfig                                       | storm_count=0, storm_period=0 |&#13;&#10;| 241  | IPT_FIFO_ErrorPbfOversize                                        | storm_count=0, storm_period=0 |&#13;&#10;| 242  | IPT_FIFO_ErrorS2dDqcfOverflow                                    | storm_count=0, storm_period=0 |&#13;&#10;| 243  | IPT_FIFO_ErrorS2dDqcfUnderflow                                   | storm_count=0, storm_period=0 |&#13;&#10;| 244  | IPT_FIFO_ErrorS2dDqcfOversize                                    | storm_count=0, storm_period=0 |&#13;&#10;| 245  | IPT_FIFO_ErrorS2dDBlfOverflow                                    | storm_count=0, storm_period=0 |&#13;&#10;| 246  | IPT_FIFO_ErrorS2dDBlfUnderflow                                   | storm_count=0, storm_period=0 |&#13;&#10;| 247  | IPT_FIFO_ErrorS2dDBlfMisconfig                                   | storm_count=0, storm_period=0 |&#13;&#10;| 248  | IPT_FIFO_ErrorS2dPbfOverflow                                     | storm_count=0, storm_period=0 |&#13;&#10;| 249  | IPT_FIFO_ErrorS2dPbfUnderflow                                    | storm_count=0, storm_period=0 |&#13;&#10;| 250  | IPT_FIFO_ErrorS2dPbfMisconfig                                    | storm_count=0, storm_period=0 |&#13;&#10;| 251  | IPT_FIFO_ErrorS2dPbfOversize                                     | storm_count=0, storm_period=0 |&#13;&#10;| 252  | IPT_FIFO_CompCntUnderflow                                        | storm_count=0, storm_period=0 |&#13;&#10;| 253  | IPT_FIFO_CompCntOverflow                                         | storm_count=0, storm_period=0 |&#13;&#10;| 254  | IPT_FIFO_ScsUnderflow                                            | storm_count=0, storm_period=0 |&#13;&#10;| 255  | IPT_ITE_ErrFtmhPktSizeIsNotStampped                              | storm_count=0, storm_period=0 |&#13;&#10;| 256  | IPT_ITE_ErrFtmhIsNotStampped                                     | storm_count=0, storm_period=0 |&#13;&#10;| 257  | IPT_ITE_ErrBytesToAddAboveMax                                    | storm_count=0, storm_period=0 |&#13;&#10;| 258  | IPT_ITE_ErrBytesToRemoveAbovePsize                               | storm_count=0, storm_period=0 |&#13;&#10;| 259  | IPT_ITE_ErrFtmhPsizeMismatch                                     | storm_count=0, storm_period=0 |&#13;&#10;| 260  | IPT_ITE_ErrPsizeMismatch                                         | storm_count=0, storm_period=0 |&#13;&#10;| 261  | IPT_ITE_ErrExpectedItppDeltaMismatch                             | storm_count=0, storm_period=0 |&#13;&#10;| 262  | IPT_ITE_ErrNegativeDelta                                         | storm_count=0, storm_period=0 |&#13;&#10;| 263  | EVNT_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 264  | EVNT_EventorInterrupt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 265  | EVNT_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 266  | EVNT_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 267  | EVNT_EVENTOR_EventorInterruptBit                                 | storm_count=0, storm_period=0 |&#13;&#10;| 268  | EVNT_EVENTOR_EventorRxCmicErrorInterruptBit                      | storm_count=0, storm_period=0 |&#13;&#10;| 269  | EVNT_EVENTOR_EventorTxCmicErrorInterruptBit                      | storm_count=0, storm_period=0 |&#13;&#10;| 270  | TCAM_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 271  | TCAM_TcamProtectionError1bitEcc                                  | storm_count=0, storm_period=0 |&#13;&#10;| 272  | TCAM_TcamProtectionError2bitEcc                                  | storm_count=0, storm_period=0 |&#13;&#10;| 273  | TCAM_TcamQueryFailureValid                                       | storm_count=0, storm_period=0 |&#13;&#10;| 274  | TCAM_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 275  | TCAM_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 276  | FDR_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 277  | FDR_IntRegP1Mac0                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 278  | FDR_IntRegP1Mac1                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 279  | FDR_IntRegP1Mac2                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 280  | FDR_IntRegP1Mac3                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 281  | FDR_IntRegP1Mac4                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 282  | FDR_IntRegP1Mac5                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 283  | FDR_IntRegP1Mac6                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 284  | FDR_IntRegP1Mac7                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 285  | FDR_IntRegP2Mac0                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 286  | FDR_IntRegP2Mac1                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 287  | FDR_IntRegP2Mac2                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 288  | FDR_IntRegP2Mac3                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 289  | FDR_IntRegP2Mac4                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 290  | FDR_IntRegP2Mac5                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 291  | FDR_IntRegP2Mac6                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 292  | FDR_IntRegP2Mac7                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 293  | FDR_IntRegP3Mac0                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 294  | FDR_IntRegP3Mac1                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 295  | FDR_IntRegP3Mac2                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 296  | FDR_IntRegP3Mac3                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 297  | FDR_IntRegP3Mac4                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 298  | FDR_IntRegP3Mac5                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 299  | FDR_IntRegP3Mac6                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 300  | FDR_IntRegP3Mac7                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 301  | FDR_IntRegGeneral                                                | storm_count=0, storm_period=0 |&#13;&#10;| 302  | FDR_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 303  | FDR_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 304  | FDR_FDR_P_1_MAC_0_P1_LinkOrgTimeErrMac0                          | storm_count=0, storm_period=0 |&#13;&#10;| 305  | FDR_FDR_P_1_MAC_0_P1_OrgTimeErrMac0                              | storm_count=0, storm_period=0 |&#13;&#10;| 306  | FDR_FDR_P_1_MAC_0_P1_FdrGckFilterDropIntMac0                     | storm_count=0, storm_period=0 |&#13;&#10;| 307  | FDR_FDR_P_1_MAC_0_P1_IfmfoMac0                                   | storm_count=0, storm_period=0 |&#13;&#10;| 308  | FDR_FDR_P_1_MAC_0_P1_AltoMac0                                    | storm_count=0, storm_period=0 |&#13;&#10;| 309  | FDR_FDR_P_1_MAC_0_P1_ErrFilterDropIntMac0                        | storm_count=0, storm_period=0 |&#13;&#10;| 310  | FDR_FDR_P_1_MAC_0_P1_DropFilterDropIntMac0                       | storm_count=0, storm_period=0 |&#13;&#10;| 311  | FDR_FDR_P_1_MAC_1_P1_LinkOrgTimeErrMac1                          | storm_count=0, storm_period=0 |&#13;&#10;| 312  | FDR_FDR_P_1_MAC_1_P1_OrgTimeErrMac1                              | storm_count=0, storm_period=0 |&#13;&#10;| 313  | FDR_FDR_P_1_MAC_1_P1_FdrGckFilterDropIntMac1                     | storm_count=0, storm_period=0 |&#13;&#10;| 314  | FDR_FDR_P_1_MAC_1_P1_IfmfoMac1                                   | storm_count=0, storm_period=0 |&#13;&#10;| 315  | FDR_FDR_P_1_MAC_1_P1_AltoMac1                                    | storm_count=0, storm_period=0 |&#13;&#10;| 316  | FDR_FDR_P_1_MAC_1_P1_ErrFilterDropIntMac1                        | storm_count=0, storm_period=0 |&#13;&#10;| 317  | FDR_FDR_P_1_MAC_1_P1_DropFilterDropIntMac1                       | storm_count=0, storm_period=0 |&#13;&#10;| 318  | FDR_FDR_P_1_MAC_2_P1_LinkOrgTimeErrMac2                          | storm_count=0, storm_period=0 |&#13;&#10;| 319  | FDR_FDR_P_1_MAC_2_P1_OrgTimeErrMac2                              | storm_count=0, storm_period=0 |&#13;&#10;| 320  | FDR_FDR_P_1_MAC_2_P1_FdrGckFilterDropIntMac2                     | storm_count=0, storm_period=0 |&#13;&#10;| 321  | FDR_FDR_P_1_MAC_2_P1_IfmfoMac2                                   | storm_count=0, storm_period=0 |&#13;&#10;| 322  | FDR_FDR_P_1_MAC_2_P1_AltoMac2                                    | storm_count=0, storm_period=0 |&#13;&#10;| 323  | FDR_FDR_P_1_MAC_2_P1_ErrFilterDropIntMac2                        | storm_count=0, storm_period=0 |&#13;&#10;| 324  | FDR_FDR_P_1_MAC_2_P1_DropFilterDropIntMac2                       | storm_count=0, storm_period=0 |&#13;&#10;| 325  | FDR_FDR_P_1_MAC_3_P1_LinkOrgTimeErrMac3                          | storm_count=0, storm_period=0 |&#13;&#10;| 326  | FDR_FDR_P_1_MAC_3_P1_OrgTimeErrMac3                              | storm_count=0, storm_period=0 |&#13;&#10;| 327  | FDR_FDR_P_1_MAC_3_P1_FdrGckFilterDropIntMac3                     | storm_count=0, storm_period=0 |&#13;&#10;| 328  | FDR_FDR_P_1_MAC_3_P1_IfmfoMac3                                   | storm_count=0, storm_period=0 |&#13;&#10;| 329  | FDR_FDR_P_1_MAC_3_P1_AltoMac3                                    | storm_count=0, storm_period=0 |&#13;&#10;| 330  | FDR_FDR_P_1_MAC_3_P1_ErrFilterDropIntMac3                        | storm_count=0, storm_period=0 |&#13;&#10;| 331  | FDR_FDR_P_1_MAC_3_P1_DropFilterDropIntMac3                       | storm_count=0, storm_period=0 |&#13;&#10;| 332  | FDR_FDR_P_1_MAC_4_P1_LinkOrgTimeErrMac4                          | storm_count=0, storm_period=0 |&#13;&#10;| 333  | FDR_FDR_P_1_MAC_4_P1_OrgTimeErrMac4                              | storm_count=0, storm_period=0 |&#13;&#10;| 334  | FDR_FDR_P_1_MAC_4_P1_FdrGckFilterDropIntMac4                     | storm_count=0, storm_period=0 |&#13;&#10;| 335  | FDR_FDR_P_1_MAC_4_P1_IfmfoMac4                                   | storm_count=0, storm_period=0 |&#13;&#10;| 336  | FDR_FDR_P_1_MAC_4_P1_AltoMac4                                    | storm_count=0, storm_period=0 |&#13;&#10;| 337  | FDR_FDR_P_1_MAC_4_P1_ErrFilterDropIntMac4                        | storm_count=0, storm_period=0 |&#13;&#10;| 338  | FDR_FDR_P_1_MAC_4_P1_DropFilterDropIntMac4                       | storm_count=0, storm_period=0 |&#13;&#10;| 339  | FDR_FDR_P_1_MAC_5_P1_LinkOrgTimeErrMac5                          | storm_count=0, storm_period=0 |&#13;&#10;| 340  | FDR_FDR_P_1_MAC_5_P1_OrgTimeErrMac5                              | storm_count=0, storm_period=0 |&#13;&#10;| 341  | FDR_FDR_P_1_MAC_5_P1_FdrGckFilterDropIntMac5                     | storm_count=0, storm_period=0 |&#13;&#10;| 342  | FDR_FDR_P_1_MAC_5_P1_IfmfoMac5                                   | storm_count=0, storm_period=0 |&#13;&#10;| 343  | FDR_FDR_P_1_MAC_5_P1_AltoMac5                                    | storm_count=0, storm_period=0 |&#13;&#10;| 344  | FDR_FDR_P_1_MAC_5_P1_ErrFilterDropIntMac5                        | storm_count=0, storm_period=0 |&#13;&#10;| 345  | FDR_FDR_P_1_MAC_5_P1_DropFilterDropIntMac5                       | storm_count=0, storm_period=0 |&#13;&#10;| 346  | FDR_FDR_P_1_MAC_6_P1_LinkOrgTimeErrMac6                          | storm_count=0, storm_period=0 |&#13;&#10;| 347  | FDR_FDR_P_1_MAC_6_P1_OrgTimeErrMac6                              | storm_count=0, storm_period=0 |&#13;&#10;| 348  | FDR_FDR_P_1_MAC_6_P1_FdrGckFilterDropIntMac6                     | storm_count=0, storm_period=0 |&#13;&#10;| 349  | FDR_FDR_P_1_MAC_6_P1_IfmfoMac6                                   | storm_count=0, storm_period=0 |&#13;&#10;| 350  | FDR_FDR_P_1_MAC_6_P1_AltoMac6                                    | storm_count=0, storm_period=0 |&#13;&#10;| 351  | FDR_FDR_P_1_MAC_6_P1_ErrFilterDropIntMac6                        | storm_count=0, storm_period=0 |&#13;&#10;| 352  | FDR_FDR_P_1_MAC_6_P1_DropFilterDropIntMac6                       | storm_count=0, storm_period=0 |&#13;&#10;| 353  | FDR_FDR_P_1_MAC_7_P1_LinkOrgTimeErrMac7                          | storm_count=0, storm_period=0 |&#13;&#10;| 354  | FDR_FDR_P_1_MAC_7_P1_OrgTimeErrMac7                              | storm_count=0, storm_period=0 |&#13;&#10;| 355  | FDR_FDR_P_1_MAC_7_P1_FdrGckFilterDropIntMac7                     | storm_count=0, storm_period=0 |&#13;&#10;| 356  | FDR_FDR_P_1_MAC_7_P1_IfmfoMac7                                   | storm_count=0, storm_period=0 |&#13;&#10;| 357  | FDR_FDR_P_1_MAC_7_P1_AltoMac7                                    | storm_count=0, storm_period=0 |&#13;&#10;| 358  | FDR_FDR_P_1_MAC_7_P1_ErrFilterDropIntMac7                        | storm_count=0, storm_period=0 |&#13;&#10;| 359  | FDR_FDR_P_1_MAC_7_P1_DropFilterDropIntMac7                       | storm_count=0, storm_period=0 |&#13;&#10;| 360  | FDR_FDR_P_2_MAC_0_P2_LinkOrgTimeErrMac0                          | storm_count=0, storm_period=0 |&#13;&#10;| 361  | FDR_FDR_P_2_MAC_0_P2_OrgTimeErrMac0                              | storm_count=0, storm_period=0 |&#13;&#10;| 362  | FDR_FDR_P_2_MAC_0_P2_FdrGckFilterDropIntMac0                     | storm_count=0, storm_period=0 |&#13;&#10;| 363  | FDR_FDR_P_2_MAC_0_P2_IfmfoMac0                                   | storm_count=0, storm_period=0 |&#13;&#10;| 364  | FDR_FDR_P_2_MAC_0_P2_AltoMac0                                    | storm_count=0, storm_period=0 |&#13;&#10;| 365  | FDR_FDR_P_2_MAC_0_P2_ErrFilterDropIntMac0                        | storm_count=0, storm_period=0 |&#13;&#10;| 366  | FDR_FDR_P_2_MAC_0_P2_DropFilterDropIntMac0                       | storm_count=0, storm_period=0 |&#13;&#10;| 367  | FDR_FDR_P_2_MAC_1_P2_LinkOrgTimeErrMac1                          | storm_count=0, storm_period=0 |&#13;&#10;| 368  | FDR_FDR_P_2_MAC_1_P2_OrgTimeErrMac1                              | storm_count=0, storm_period=0 |&#13;&#10;| 369  | FDR_FDR_P_2_MAC_1_P2_FdrGckFilterDropIntMac1                     | storm_count=0, storm_period=0 |&#13;&#10;| 370  | FDR_FDR_P_2_MAC_1_P2_IfmfoMac1                                   | storm_count=0, storm_period=0 |&#13;&#10;| 371  | FDR_FDR_P_2_MAC_1_P2_AltoMac1                                    | storm_count=0, storm_period=0 |&#13;&#10;| 372  | FDR_FDR_P_2_MAC_1_P2_ErrFilterDropIntMac1                        | storm_count=0, storm_period=0 |&#13;&#10;| 373  | FDR_FDR_P_2_MAC_1_P2_DropFilterDropIntMac1                       | storm_count=0, storm_period=0 |&#13;&#10;| 374  | FDR_FDR_P_2_MAC_2_P2_LinkOrgTimeErrMac2                          | storm_count=0, storm_period=0 |&#13;&#10;| 375  | FDR_FDR_P_2_MAC_2_P2_OrgTimeErrMac2                              | storm_count=0, storm_period=0 |&#13;&#10;| 376  | FDR_FDR_P_2_MAC_2_P2_FdrGckFilterDropIntMac2                     | storm_count=0, storm_period=0 |&#13;&#10;| 377  | FDR_FDR_P_2_MAC_2_P2_IfmfoMac2                                   | storm_count=0, storm_period=0 |&#13;&#10;| 378  | FDR_FDR_P_2_MAC_2_P2_AltoMac2                                    | storm_count=0, storm_period=0 |&#13;&#10;| 379  | FDR_FDR_P_2_MAC_2_P2_ErrFilterDropIntMac2                        | storm_count=0, storm_period=0 |&#13;&#10;| 380  | FDR_FDR_P_2_MAC_2_P2_DropFilterDropIntMac2                       | storm_count=0, storm_period=0 |&#13;&#10;| 381  | FDR_FDR_P_2_MAC_3_P2_LinkOrgTimeErrMac3                          | storm_count=0, storm_period=0 |&#13;&#10;| 382  | FDR_FDR_P_2_MAC_3_P2_OrgTimeErrMac3                              | storm_count=0, storm_period=0 |&#13;&#10;| 383  | FDR_FDR_P_2_MAC_3_P2_FdrGckFilterDropIntMac3                     | storm_count=0, storm_period=0 |&#13;&#10;| 384  | FDR_FDR_P_2_MAC_3_P2_IfmfoMac3                                   | storm_count=0, storm_period=0 |&#13;&#10;| 385  | FDR_FDR_P_2_MAC_3_P2_AltoMac3                                    | storm_count=0, storm_period=0 |&#13;&#10;| 386  | FDR_FDR_P_2_MAC_3_P2_ErrFilterDropIntMac3                        | storm_count=0, storm_period=0 |&#13;&#10;| 387  | FDR_FDR_P_2_MAC_3_P2_DropFilterDropIntMac3                       | storm_count=0, storm_period=0 |&#13;&#10;| 388  | FDR_FDR_P_2_MAC_4_P2_LinkOrgTimeErrMac4                          | storm_count=0, storm_period=0 |&#13;&#10;| 389  | FDR_FDR_P_2_MAC_4_P2_OrgTimeErrMac4                              | storm_count=0, storm_period=0 |&#13;&#10;| 390  | FDR_FDR_P_2_MAC_4_P2_FdrGckFilterDropIntMac4                     | storm_count=0, storm_period=0 |&#13;&#10;| 391  | FDR_FDR_P_2_MAC_4_P2_IfmfoMac4                                   | storm_count=0, storm_period=0 |&#13;&#10;| 392  | FDR_FDR_P_2_MAC_4_P2_AltoMac4                                    | storm_count=0, storm_period=0 |&#13;&#10;| 393  | FDR_FDR_P_2_MAC_4_P2_ErrFilterDropIntMac4                        | storm_count=0, storm_period=0 |&#13;&#10;| 394  | FDR_FDR_P_2_MAC_4_P2_DropFilterDropIntMac4                       | storm_count=0, storm_period=0 |&#13;&#10;| 395  | FDR_FDR_P_2_MAC_5_P2_LinkOrgTimeErrMac5                          | storm_count=0, storm_period=0 |&#13;&#10;| 396  | FDR_FDR_P_2_MAC_5_P2_OrgTimeErrMac5                              | storm_count=0, storm_period=0 |&#13;&#10;| 397  | FDR_FDR_P_2_MAC_5_P2_FdrGckFilterDropIntMac5                     | storm_count=0, storm_period=0 |&#13;&#10;| 398  | FDR_FDR_P_2_MAC_5_P2_IfmfoMac5                                   | storm_count=0, storm_period=0 |&#13;&#10;| 399  | FDR_FDR_P_2_MAC_5_P2_AltoMac5                                    | storm_count=0, storm_period=0 |&#13;&#10;| 400  | FDR_FDR_P_2_MAC_5_P2_ErrFilterDropIntMac5                        | storm_count=0, storm_period=0 |&#13;&#10;| 401  | FDR_FDR_P_2_MAC_5_P2_DropFilterDropIntMac5                       | storm_count=0, storm_period=0 |&#13;&#10;| 402  | FDR_FDR_P_2_MAC_6_P2_LinkOrgTimeErrMac6                          | storm_count=0, storm_period=0 |&#13;&#10;| 403  | FDR_FDR_P_2_MAC_6_P2_OrgTimeErrMac6                              | storm_count=0, storm_period=0 |&#13;&#10;| 404  | FDR_FDR_P_2_MAC_6_P2_FdrGckFilterDropIntMac6                     | storm_count=0, storm_period=0 |&#13;&#10;| 405  | FDR_FDR_P_2_MAC_6_P2_IfmfoMac6                                   | storm_count=0, storm_period=0 |&#13;&#10;| 406  | FDR_FDR_P_2_MAC_6_P2_AltoMac6                                    | storm_count=0, storm_period=0 |&#13;&#10;| 407  | FDR_FDR_P_2_MAC_6_P2_ErrFilterDropIntMac6                        | storm_count=0, storm_period=0 |&#13;&#10;| 408  | FDR_FDR_P_2_MAC_6_P2_DropFilterDropIntMac6                       | storm_count=0, storm_period=0 |&#13;&#10;| 409  | FDR_FDR_P_2_MAC_7_P2_LinkOrgTimeErrMac7                          | storm_count=0, storm_period=0 |&#13;&#10;| 410  | FDR_FDR_P_2_MAC_7_P2_OrgTimeErrMac7                              | storm_count=0, storm_period=0 |&#13;&#10;| 411  | FDR_FDR_P_2_MAC_7_P2_FdrGckFilterDropIntMac7                     | storm_count=0, storm_period=0 |&#13;&#10;| 412  | FDR_FDR_P_2_MAC_7_P2_IfmfoMac7                                   | storm_count=0, storm_period=0 |&#13;&#10;| 413  | FDR_FDR_P_2_MAC_7_P2_AltoMac7                                    | storm_count=0, storm_period=0 |&#13;&#10;| 414  | FDR_FDR_P_2_MAC_7_P2_ErrFilterDropIntMac7                        | storm_count=0, storm_period=0 |&#13;&#10;| 415  | FDR_FDR_P_2_MAC_7_P2_DropFilterDropIntMac7                       | storm_count=0, storm_period=0 |&#13;&#10;| 416  | FDR_FDR_P_3_MAC_0_P3_LinkOrgTimeErrMac0                          | storm_count=0, storm_period=0 |&#13;&#10;| 417  | FDR_FDR_P_3_MAC_0_P3_OrgTimeErrMac0                              | storm_count=0, storm_period=0 |&#13;&#10;| 418  | FDR_FDR_P_3_MAC_0_P3_FdrGckFilterDropIntMac0                     | storm_count=0, storm_period=0 |&#13;&#10;| 419  | FDR_FDR_P_3_MAC_0_P3_IfmfoMac0                                   | storm_count=0, storm_period=0 |&#13;&#10;| 420  | FDR_FDR_P_3_MAC_0_P3_AltoMac0                                    | storm_count=0, storm_period=0 |&#13;&#10;| 421  | FDR_FDR_P_3_MAC_0_P3_ErrFilterDropIntMac0                        | storm_count=0, storm_period=0 |&#13;&#10;| 422  | FDR_FDR_P_3_MAC_0_P3_DropFilterDropIntMac0                       | storm_count=0, storm_period=0 |&#13;&#10;| 423  | FDR_FDR_P_3_MAC_1_P3_LinkOrgTimeErrMac1                          | storm_count=0, storm_period=0 |&#13;&#10;| 424  | FDR_FDR_P_3_MAC_1_P3_OrgTimeErrMac1                              | storm_count=0, storm_period=0 |&#13;&#10;| 425  | FDR_FDR_P_3_MAC_1_P3_FdrGckFilterDropIntMac1                     | storm_count=0, storm_period=0 |&#13;&#10;| 426  | FDR_FDR_P_3_MAC_1_P3_IfmfoMac1                                   | storm_count=0, storm_period=0 |&#13;&#10;| 427  | FDR_FDR_P_3_MAC_1_P3_AltoMac1                                    | storm_count=0, storm_period=0 |&#13;&#10;| 428  | FDR_FDR_P_3_MAC_1_P3_ErrFilterDropIntMac1                        | storm_count=0, storm_period=0 |&#13;&#10;| 429  | FDR_FDR_P_3_MAC_1_P3_DropFilterDropIntMac1                       | storm_count=0, storm_period=0 |&#13;&#10;| 430  | FDR_FDR_P_3_MAC_2_P3_LinkOrgTimeErrMac2                          | storm_count=0, storm_period=0 |&#13;&#10;| 431  | FDR_FDR_P_3_MAC_2_P3_OrgTimeErrMac2                              | storm_count=0, storm_period=0 |&#13;&#10;| 432  | FDR_FDR_P_3_MAC_2_P3_FdrGckFilterDropIntMac2                     | storm_count=0, storm_period=0 |&#13;&#10;| 433  | FDR_FDR_P_3_MAC_2_P3_IfmfoMac2                                   | storm_count=0, storm_period=0 |&#13;&#10;| 434  | FDR_FDR_P_3_MAC_2_P3_AltoMac2                                    | storm_count=0, storm_period=0 |&#13;&#10;| 435  | FDR_FDR_P_3_MAC_2_P3_ErrFilterDropIntMac2                        | storm_count=0, storm_period=0 |&#13;&#10;| 436  | FDR_FDR_P_3_MAC_2_P3_DropFilterDropIntMac2                       | storm_count=0, storm_period=0 |&#13;&#10;| 437  | FDR_FDR_P_3_MAC_3_P3_LinkOrgTimeErrMac3                          | storm_count=0, storm_period=0 |&#13;&#10;| 438  | FDR_FDR_P_3_MAC_3_P3_OrgTimeErrMac3                              | storm_count=0, storm_period=0 |&#13;&#10;| 439  | FDR_FDR_P_3_MAC_3_P3_FdrGckFilterDropIntMac3                     | storm_count=0, storm_period=0 |&#13;&#10;| 440  | FDR_FDR_P_3_MAC_3_P3_IfmfoMac3                                   | storm_count=0, storm_period=0 |&#13;&#10;| 441  | FDR_FDR_P_3_MAC_3_P3_AltoMac3                                    | storm_count=0, storm_period=0 |&#13;&#10;| 442  | FDR_FDR_P_3_MAC_3_P3_ErrFilterDropIntMac3                        | storm_count=0, storm_period=0 |&#13;&#10;| 443  | FDR_FDR_P_3_MAC_3_P3_DropFilterDropIntMac3                       | storm_count=0, storm_period=0 |&#13;&#10;| 444  | FDR_FDR_P_3_MAC_4_P3_LinkOrgTimeErrMac4                          | storm_count=0, storm_period=0 |&#13;&#10;| 445  | FDR_FDR_P_3_MAC_4_P3_OrgTimeErrMac4                              | storm_count=0, storm_period=0 |&#13;&#10;| 446  | FDR_FDR_P_3_MAC_4_P3_FdrGckFilterDropIntMac4                     | storm_count=0, storm_period=0 |&#13;&#10;| 447  | FDR_FDR_P_3_MAC_4_P3_IfmfoMac4                                   | storm_count=0, storm_period=0 |&#13;&#10;| 448  | FDR_FDR_P_3_MAC_4_P3_AltoMac4                                    | storm_count=0, storm_period=0 |&#13;&#10;| 449  | FDR_FDR_P_3_MAC_4_P3_ErrFilterDropIntMac4                        | storm_count=0, storm_period=0 |&#13;&#10;| 450  | FDR_FDR_P_3_MAC_4_P3_DropFilterDropIntMac4                       | storm_count=0, storm_period=0 |&#13;&#10;| 451  | FDR_FDR_P_3_MAC_5_P3_LinkOrgTimeErrMac5                          | storm_count=0, storm_period=0 |&#13;&#10;| 452  | FDR_FDR_P_3_MAC_5_P3_OrgTimeErrMac5                              | storm_count=0, storm_period=0 |&#13;&#10;| 453  | FDR_FDR_P_3_MAC_5_P3_FdrGckFilterDropIntMac5                     | storm_count=0, storm_period=0 |&#13;&#10;| 454  | FDR_FDR_P_3_MAC_5_P3_IfmfoMac5                                   | storm_count=0, storm_period=0 |&#13;&#10;| 455  | FDR_FDR_P_3_MAC_5_P3_AltoMac5                                    | storm_count=0, storm_period=0 |&#13;&#10;| 456  | FDR_FDR_P_3_MAC_5_P3_ErrFilterDropIntMac5                        | storm_count=0, storm_period=0 |&#13;&#10;| 457  | FDR_FDR_P_3_MAC_5_P3_DropFilterDropIntMac5                       | storm_count=0, storm_period=0 |&#13;&#10;| 458  | FDR_FDR_P_3_MAC_6_P3_LinkOrgTimeErrMac6                          | storm_count=0, storm_period=0 |&#13;&#10;| 459  | FDR_FDR_P_3_MAC_6_P3_OrgTimeErrMac6                              | storm_count=0, storm_period=0 |&#13;&#10;| 460  | FDR_FDR_P_3_MAC_6_P3_FdrGckFilterDropIntMac6                     | storm_count=0, storm_period=0 |&#13;&#10;| 461  | FDR_FDR_P_3_MAC_6_P3_IfmfoMac6                                   | storm_count=0, storm_period=0 |&#13;&#10;| 462  | FDR_FDR_P_3_MAC_6_P3_AltoMac6                                    | storm_count=0, storm_period=0 |&#13;&#10;| 463  | FDR_FDR_P_3_MAC_6_P3_ErrFilterDropIntMac6                        | storm_count=0, storm_period=0 |&#13;&#10;| 464  | FDR_FDR_P_3_MAC_6_P3_DropFilterDropIntMac6                       | storm_count=0, storm_period=0 |&#13;&#10;| 465  | FDR_FDR_P_3_MAC_7_P3_LinkOrgTimeErrMac7                          | storm_count=0, storm_period=0 |&#13;&#10;| 466  | FDR_FDR_P_3_MAC_7_P3_OrgTimeErrMac7                              | storm_count=0, storm_period=0 |&#13;&#10;| 467  | FDR_FDR_P_3_MAC_7_P3_FdrGckFilterDropIntMac7                     | storm_count=0, storm_period=0 |&#13;&#10;| 468  | FDR_FDR_P_3_MAC_7_P3_IfmfoMac7                                   | storm_count=0, storm_period=0 |&#13;&#10;| 469  | FDR_FDR_P_3_MAC_7_P3_AltoMac7                                    | storm_count=0, storm_period=0 |&#13;&#10;| 470  | FDR_FDR_P_3_MAC_7_P3_ErrFilterDropIntMac7                        | storm_count=0, storm_period=0 |&#13;&#10;| 471  | FDR_FDR_P_3_MAC_7_P3_DropFilterDropIntMac7                       | storm_count=0, storm_period=0 |&#13;&#10;| 472  | FDR_FDR_GENERAL_InBandFifoFull                                   | storm_count=0, storm_period=0 |&#13;&#10;| 473  | FDR_FDR_GENERAL_OfmMemContentionInt                              | storm_count=0, storm_period=0 |&#13;&#10;| 474  | FDR_FDR_GENERAL_P1_OfmFifoTrafficClassDropInt                    | storm_count=0, storm_period=0 |&#13;&#10;| 475  | FDR_FDR_GENERAL_P2_OfmFifoTrafficClassDropInt                    | storm_count=0, storm_period=0 |&#13;&#10;| 476  | FDR_FDR_GENERAL_P3_OfmFifoTrafficClassDropInt                    | storm_count=0, storm_period=0 |&#13;&#10;| 477  | FDR_FDR_GENERAL_P1_OfmFifoOvflwDropInt                           | storm_count=0, storm_period=0 |&#13;&#10;| 478  | FDR_FDR_GENERAL_P2_OfmFifoOvflwDropInt                           | storm_count=0, storm_period=0 |&#13;&#10;| 479  | FDR_FDR_GENERAL_P3_OfmFifoOvflwDropInt                           | storm_count=0, storm_period=0 |&#13;&#10;| 480  | FDR_FDR_GENERAL_P1_LatencyFilterDropInt                          | storm_count=0, storm_period=0 |&#13;&#10;| 481  | FDR_FDR_GENERAL_P2_LatencyFilterDropInt                          | storm_count=0, storm_period=0 |&#13;&#10;| 482  | FDR_FDR_GENERAL_P3_LatencyFilterDropInt                          | storm_count=0, storm_period=0 |&#13;&#10;| 483  | FDR_FDR_GENERAL_CpudatacellfneMac0                               | storm_count=0, storm_period=0 |&#13;&#10;| 484  | FDR_FDR_GENERAL_CpudatacellfneMac1                               | storm_count=0, storm_period=0 |&#13;&#10;| 485  | FDR_FDR_GENERAL_CpudatacellfneMac2                               | storm_count=0, storm_period=0 |&#13;&#10;| 486  | FDR_FDR_GENERAL_CpudatacellfneMac3                               | storm_count=0, storm_period=0 |&#13;&#10;| 487  | FDR_FDR_GENERAL_CpudatacellfneMac4                               | storm_count=0, storm_period=0 |&#13;&#10;| 488  | FDR_FDR_GENERAL_CpudatacellfneMac5                               | storm_count=0, storm_period=0 |&#13;&#10;| 489  | FDR_FDR_GENERAL_CpudatacellfneMac6                               | storm_count=0, storm_period=0 |&#13;&#10;| 490  | FDR_FDR_GENERAL_CpudatacellfneMac7                               | storm_count=0, storm_period=0 |&#13;&#10;| 491  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac0                       | storm_count=0, storm_period=0 |&#13;&#10;| 492  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac1                       | storm_count=0, storm_period=0 |&#13;&#10;| 493  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac2                       | storm_count=0, storm_period=0 |&#13;&#10;| 494  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac3                       | storm_count=0, storm_period=0 |&#13;&#10;| 495  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac4                       | storm_count=0, storm_period=0 |&#13;&#10;| 496  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac5                       | storm_count=0, storm_period=0 |&#13;&#10;| 497  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac6                       | storm_count=0, storm_period=0 |&#13;&#10;| 498  | FDR_FDR_GENERAL_CpuDataCellFifoOflwIntMac7                       | storm_count=0, storm_period=0 |&#13;&#10;| 499  | DHC_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 500  | DHC_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 501  | DHC_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 502  | FMAC_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 503  | FMAC_IntReg1                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 504  | FMAC_IntReg2                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 505  | FMAC_IntReg3                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 506  | FMAC_IntReg4                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 507  | FMAC_IntReg5                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 508  | FMAC_IntReg6                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 509  | FMAC_IntReg7                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 510  | FMAC_IntReg8                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 511  | FMAC_rx_rrr_data_ovf_drop_int_0                                  | storm_count=0, storm_period=0 |&#13;&#10;| 512  | FMAC_rx_rrr_data_ovf_drop_int_1                                  | storm_count=0, storm_period=0 |&#13;&#10;| 513  | FMAC_rx_rrr_data_ovf_drop_int_2                                  | storm_count=0, storm_period=0 |&#13;&#10;| 514  | FMAC_rx_rrr_data_ovf_drop_int_3                                  | storm_count=0, storm_period=0 |&#13;&#10;| 515  | FMAC_rx_rrr_crl_ovf_drop_int_0                                   | storm_count=0, storm_period=0 |&#13;&#10;| 516  | FMAC_rx_rrr_crl_ovf_drop_int_1                                   | storm_count=0, storm_period=0 |&#13;&#10;| 517  | FMAC_rx_rrr_crl_ovf_drop_int_2                                   | storm_count=0, storm_period=0 |&#13;&#10;| 518  | FMAC_rx_rrr_crl_ovf_drop_int_3                                   | storm_count=0, storm_period=0 |&#13;&#10;| 519  | FMAC_rx_retimer_data_ovf_drop_int_0                              | storm_count=0, storm_period=0 |&#13;&#10;| 520  | FMAC_rx_retimer_data_ovf_drop_int_1                              | storm_count=0, storm_period=0 |&#13;&#10;| 521  | FMAC_rx_retimer_data_ovf_drop_int_2                              | storm_count=0, storm_period=0 |&#13;&#10;| 522  | FMAC_rx_retimer_data_ovf_drop_int_3                              | storm_count=0, storm_period=0 |&#13;&#10;| 523  | FMAC_tx_retimer_data_ovf_drop_int_0                              | storm_count=0, storm_period=0 |&#13;&#10;| 524  | FMAC_tx_retimer_data_ovf_drop_int_1                              | storm_count=0, storm_period=0 |&#13;&#10;| 525  | FMAC_tx_retimer_data_ovf_drop_int_2                              | storm_count=0, storm_period=0 |&#13;&#10;| 526  | FMAC_tx_retimer_data_ovf_drop_int_3                              | storm_count=0, storm_period=0 |&#13;&#10;| 527  | FMAC_tx_retimer_data_prefetch_ovf_drop_int_0                     | storm_count=0, storm_period=0 |&#13;&#10;| 528  | FMAC_tx_retimer_data_prefetch_ovf_drop_int_1                     | storm_count=0, storm_period=0 |&#13;&#10;| 529  | FMAC_tx_retimer_data_prefetch_ovf_drop_int_2                     | storm_count=0, storm_period=0 |&#13;&#10;| 530  | FMAC_tx_retimer_data_prefetch_ovf_drop_int_3                     | storm_count=0, storm_period=0 |&#13;&#10;| 531  | FMAC_tx_retimer_control_ovf_drop_int_0                           | storm_count=0, storm_period=0 |&#13;&#10;| 532  | FMAC_tx_retimer_control_ovf_drop_int_1                           | storm_count=0, storm_period=0 |&#13;&#10;| 533  | FMAC_tx_retimer_control_ovf_drop_int_2                           | storm_count=0, storm_period=0 |&#13;&#10;| 534  | FMAC_tx_retimer_control_ovf_drop_int_3                           | storm_count=0, storm_period=0 |&#13;&#10;| 535  | FMAC_tx_retimer_control_underrun_int_0                           | storm_count=0, storm_period=0 |&#13;&#10;| 536  | FMAC_tx_retimer_control_underrun_int_1                           | storm_count=0, storm_period=0 |&#13;&#10;| 537  | FMAC_tx_retimer_control_underrun_int_2                           | storm_count=0, storm_period=0 |&#13;&#10;| 538  | FMAC_tx_retimer_control_underrun_int_3                           | storm_count=0, storm_period=0 |&#13;&#10;| 539  | FMAC_tx_simple_unpacking_fragnum_int_0                           | storm_count=0, storm_period=0 |&#13;&#10;| 540  | FMAC_tx_simple_unpacking_fragnum_int_1                           | storm_count=0, storm_period=0 |&#13;&#10;| 541  | FMAC_tx_simple_unpacking_fragnum_int_2                           | storm_count=0, storm_period=0 |&#13;&#10;| 542  | FMAC_tx_simple_unpacking_fragnum_int_3                           | storm_count=0, storm_period=0 |&#13;&#10;| 543  | FMAC_tx_simple_unpacking_multicast_int_0                         | storm_count=0, storm_period=0 |&#13;&#10;| 544  | FMAC_tx_simple_unpacking_multicast_int_1                         | storm_count=0, storm_period=0 |&#13;&#10;| 545  | FMAC_tx_simple_unpacking_multicast_int_2                         | storm_count=0, storm_period=0 |&#13;&#10;| 546  | FMAC_tx_simple_unpacking_multicast_int_3                         | storm_count=0, storm_period=0 |&#13;&#10;| 547  | FMAC_tx_simple_unpacking_size_int_0                              | storm_count=0, storm_period=0 |&#13;&#10;| 548  | FMAC_tx_simple_unpacking_size_int_1                              | storm_count=0, storm_period=0 |&#13;&#10;| 549  | FMAC_tx_simple_unpacking_size_int_2                              | storm_count=0, storm_period=0 |&#13;&#10;| 550  | FMAC_tx_simple_unpacking_size_int_3                              | storm_count=0, storm_period=0 |&#13;&#10;| 551  | FMAC_rx_rsf_berlkamp_ovf_int_0                                   | storm_count=0, storm_period=0 |&#13;&#10;| 552  | FMAC_rx_rsf_berlkamp_ovf_int_1                                   | storm_count=0, storm_period=0 |&#13;&#10;| 553  | FMAC_rx_rsf_berlkamp_ovf_int_2                                   | storm_count=0, storm_period=0 |&#13;&#10;| 554  | FMAC_rx_rsf_berlkamp_ovf_int_3                                   | storm_count=0, storm_period=0 |&#13;&#10;| 555  | FMAC_tx_ilkn_overflow_int_0                                      | storm_count=0, storm_period=0 |&#13;&#10;| 556  | FMAC_tx_ilkn_overflow_int_1                                      | storm_count=0, storm_period=0 |&#13;&#10;| 557  | FMAC_tx_ilkn_overflow_int_2                                      | storm_count=0, storm_period=0 |&#13;&#10;| 558  | FMAC_tx_ilkn_overflow_int_3                                      | storm_count=0, storm_period=0 |&#13;&#10;| 559  | FMAC_tx_ilkn_underrun_int_0                                      | storm_count=0, storm_period=0 |&#13;&#10;| 560  | FMAC_tx_ilkn_underrun_int_1                                      | storm_count=0, storm_period=0 |&#13;&#10;| 561  | FMAC_tx_ilkn_underrun_int_2                                      | storm_count=0, storm_period=0 |&#13;&#10;| 562  | FMAC_tx_ilkn_underrun_int_3                                      | storm_count=0, storm_period=0 |&#13;&#10;| 564  | FMAC_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 565  | FMAC_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 566  | FMAC_FMAC_1_RxCRCErrN_Int_0                                      | storm_count=0, storm_period=0 |&#13;&#10;| 567  | FMAC_FMAC_1_RxCRCErrN_Int_1                                      | storm_count=0, storm_period=0 |&#13;&#10;| 568  | FMAC_FMAC_1_RxCRCErrN_Int_2                                      | storm_count=0, storm_period=0 |&#13;&#10;| 569  | FMAC_FMAC_1_RxCRCErrN_Int_3                                      | storm_count=0, storm_period=0 |&#13;&#10;| 570  | FMAC_FMAC_1_WrongSize_Int_0                                      | storm_count=0, storm_period=0 |&#13;&#10;| 571  | FMAC_FMAC_1_WrongSize_Int_1                                      | storm_count=0, storm_period=0 |&#13;&#10;| 572  | FMAC_FMAC_1_WrongSize_Int_2                                      | storm_count=0, storm_period=0 |&#13;&#10;| 573  | FMAC_FMAC_1_WrongSize_Int_3                                      | storm_count=0, storm_period=0 |&#13;&#10;| 574  | FMAC_FMAC_2_LOS_Int_0                                            | storm_count=0, storm_period=0 |&#13;&#10;| 575  | FMAC_FMAC_2_LOS_Int_1                                            | storm_count=0, storm_period=0 |&#13;&#10;| 576  | FMAC_FMAC_2_LOS_Int_2                                            | storm_count=0, storm_period=0 |&#13;&#10;| 577  | FMAC_FMAC_2_LOS_Int_3                                            | storm_count=0, storm_period=0 |&#13;&#10;| 578  | FMAC_FMAC_2_RxLostOfSync_0                                       | storm_count=0, storm_period=0 |&#13;&#10;| 579  | FMAC_FMAC_2_RxLostOfSync_1                                       | storm_count=0, storm_period=0 |&#13;&#10;| 580  | FMAC_FMAC_2_RxLostOfSync_2                                       | storm_count=0, storm_period=0 |&#13;&#10;| 581  | FMAC_FMAC_2_RxLostOfSync_3                                       | storm_count=0, storm_period=0 |&#13;&#10;| 582  | FMAC_FMAC_3_LnklvlAgeN_Int_0                                     | storm_count=0, storm_period=0 |&#13;&#10;| 583  | FMAC_FMAC_3_LnklvlAgeN_Int_1                                     | storm_count=0, storm_period=0 |&#13;&#10;| 584  | FMAC_FMAC_3_LnklvlAgeN_Int_2                                     | storm_count=0, storm_period=0 |&#13;&#10;| 585  | FMAC_FMAC_3_LnklvlAgeN_Int_3                                     | storm_count=0, storm_period=0 |&#13;&#10;| 586  | FMAC_FMAC_3_LnklvlHaltN_Int_0                                    | storm_count=0, storm_period=0 |&#13;&#10;| 587  | FMAC_FMAC_3_LnklvlHaltN_Int_1                                    | storm_count=0, storm_period=0 |&#13;&#10;| 588  | FMAC_FMAC_3_LnklvlHaltN_Int_2                                    | storm_count=0, storm_period=0 |&#13;&#10;| 589  | FMAC_FMAC_3_LnklvlHaltN_Int_3                                    | storm_count=0, storm_period=0 |&#13;&#10;| 590  | FMAC_FMAC_4_OOF_Int_0                                            | storm_count=0, storm_period=0 |&#13;&#10;| 591  | FMAC_FMAC_4_OOF_Int_1                                            | storm_count=0, storm_period=0 |&#13;&#10;| 592  | FMAC_FMAC_4_OOF_Int_2                                            | storm_count=0, storm_period=0 |&#13;&#10;| 593  | FMAC_FMAC_4_OOF_Int_3                                            | storm_count=0, storm_period=0 |&#13;&#10;| 594  | FMAC_FMAC_4_DecErr_Int_0                                         | storm_count=0, storm_period=0 |&#13;&#10;| 595  | FMAC_FMAC_4_DecErr_Int_1                                         | storm_count=0, storm_period=0 |&#13;&#10;| 596  | FMAC_FMAC_4_DecErr_Int_2                                         | storm_count=0, storm_period=0 |&#13;&#10;| 597  | FMAC_FMAC_4_DecErr_Int_3                                         | storm_count=0, storm_period=0 |&#13;&#10;| 598  | FMAC_FMAC_5_TransmitErr_Int_0                                    | storm_count=0, storm_period=0 |&#13;&#10;| 599  | FMAC_FMAC_5_TransmitErr_Int_1                                    | storm_count=0, storm_period=0 |&#13;&#10;| 600  | FMAC_FMAC_5_TransmitErr_Int_2                                    | storm_count=0, storm_period=0 |&#13;&#10;| 601  | FMAC_FMAC_5_TransmitErr_Int_3                                    | storm_count=0, storm_period=0 |&#13;&#10;| 602  | FMAC_FMAC_6_LnklvlAgeCtxBN_Int_0                                 | storm_count=0, storm_period=0 |&#13;&#10;| 603  | FMAC_FMAC_6_LnklvlAgeCtxBN_Int_1                                 | storm_count=0, storm_period=0 |&#13;&#10;| 604  | FMAC_FMAC_6_LnklvlAgeCtxBN_Int_2                                 | storm_count=0, storm_period=0 |&#13;&#10;| 605  | FMAC_FMAC_6_LnklvlAgeCtxBN_Int_3                                 | storm_count=0, storm_period=0 |&#13;&#10;| 606  | FMAC_FMAC_6_LnklvlHaltCtxBN_Int_0                                | storm_count=0, storm_period=0 |&#13;&#10;| 607  | FMAC_FMAC_6_LnklvlHaltCtxBN_Int_1                                | storm_count=0, storm_period=0 |&#13;&#10;| 608  | FMAC_FMAC_6_LnklvlHaltCtxBN_Int_2                                | storm_count=0, storm_period=0 |&#13;&#10;| 609  | FMAC_FMAC_6_LnklvlHaltCtxBN_Int_3                                | storm_count=0, storm_period=0 |&#13;&#10;| 610  | FMAC_FMAC_7_LnklvlAgeCtxCN_Int_0                                 | storm_count=0, storm_period=0 |&#13;&#10;| 611  | FMAC_FMAC_7_LnklvlAgeCtxCN_Int_1                                 | storm_count=0, storm_period=0 |&#13;&#10;| 612  | FMAC_FMAC_7_LnklvlAgeCtxCN_Int_2                                 | storm_count=0, storm_period=0 |&#13;&#10;| 613  | FMAC_FMAC_7_LnklvlAgeCtxCN_Int_3                                 | storm_count=0, storm_period=0 |&#13;&#10;| 614  | FMAC_FMAC_7_LnklvlHaltCtxCN_Int_0                                | storm_count=0, storm_period=0 |&#13;&#10;| 615  | FMAC_FMAC_7_LnklvlHaltCtxCN_Int_1                                | storm_count=0, storm_period=0 |&#13;&#10;| 616  | FMAC_FMAC_7_LnklvlHaltCtxCN_Int_2                                | storm_count=0, storm_period=0 |&#13;&#10;| 617  | FMAC_FMAC_7_LnklvlHaltCtxCN_Int_3                                | storm_count=0, storm_period=0 |&#13;&#10;| 618  | FMAC_FMAC_8_TxFdrcIfCrc_Int_0                                    | storm_count=0, storm_period=0 |&#13;&#10;| 619  | FMAC_FMAC_8_TxFdrcIfCrc_Int_1                                    | storm_count=0, storm_period=0 |&#13;&#10;| 620  | FMAC_FMAC_8_TxFdrcIfCrc_Int_2                                    | storm_count=0, storm_period=0 |&#13;&#10;| 621  | FMAC_FMAC_8_TxFdrcIfCrc_Int_3                                    | storm_count=0, storm_period=0 |&#13;&#10;| 622  | FMAC_FMAC_8_TxFdrcIfParity_Int_0                                 | storm_count=0, storm_period=0 |&#13;&#10;| 623  | FMAC_FMAC_8_TxFdrcIfParity_Int_1                                 | storm_count=0, storm_period=0 |&#13;&#10;| 624  | FMAC_FMAC_8_TxFdrcIfParity_Int_2                                 | storm_count=0, storm_period=0 |&#13;&#10;| 625  | FMAC_FMAC_8_TxFdrcIfParity_Int_3                                 | storm_count=0, storm_period=0 |&#13;&#10;| 626  | FMAC_FMAC_8_TxFdrcIfFault_Int_0                                  | storm_count=0, storm_period=0 |&#13;&#10;| 627  | FMAC_FMAC_8_TxFdrcIfFault_Int_1                                  | storm_count=0, storm_period=0 |&#13;&#10;| 628  | FMAC_FMAC_8_TxFdrcIfFault_Int_2                                  | storm_count=0, storm_period=0 |&#13;&#10;| 629  | FMAC_FMAC_8_TxFdrcIfFault_Int_3                                  | storm_count=0, storm_period=0 |&#13;&#10;| 630  | ITPPD_ErrorEcc                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 631  | ITPPD_ErrItppPsizeType0Mismatch                                  | storm_count=0, storm_period=0 |&#13;&#10;| 632  | ITPPD_ErrItppPsizeType1Mismatch                                  | storm_count=0, storm_period=0 |&#13;&#10;| 633  | ITPPD_ErrItppPsizeType2Mismatch                                  | storm_count=0, storm_period=0 |&#13;&#10;| 634  | ITPPD_ErrItppPsizeType3Mismatch                                  | storm_count=0, storm_period=0 |&#13;&#10;| 635  | ITPPD_ErrItppPsizeType4Mismatch                                  | storm_count=0, storm_period=0 |&#13;&#10;| 636  | ITPPD_ECC_Ecc_1bErrInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 637  | ITPPD_ECC_Ecc_2bErrInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 638  | FDT_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 639  | FDT_UnrchDestInt0                                                | storm_count=0, storm_period=0 |&#13;&#10;| 640  | FDT_UnrchDestInt1                                                | storm_count=0, storm_period=0 |&#13;&#10;| 641  | FDT_IlegalIrePacketSizeInt                                       | storm_count=0, storm_period=0 |&#13;&#10;| 642  | FDT_InBandLastReadCntZeroInt                                     | storm_count=0, storm_period=0 |&#13;&#10;| 643  | FDT_inband_ack_drop                                              | storm_count=0, storm_period=0 |&#13;&#10;| 644  | FDT_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 645  | FDT_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 646  | TDU_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 647  | TDU_CoherencyWriteOverflow                                       | storm_count=0, storm_period=0 |&#13;&#10;| 648  | TDU_CoherencyWriteUnderflow                                      | storm_count=0, storm_period=0 |&#13;&#10;| 649  | TDU_CoherencyReadOverflow                                        | storm_count=0, storm_period=0 |&#13;&#10;| 650  | TDU_CoherencyReadUnderflow                                       | storm_count=0, storm_period=0 |&#13;&#10;| 651  | TDU_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 652  | TDU_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 653  | CFC_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 654  | CFC_SpiOobRxFrmErr                                               | storm_count=0, storm_period=0 |&#13;&#10;| 655  | CFC_SpiOobRxDip2Err                                              | storm_count=0, storm_period=0 |&#13;&#10;| 656  | CFC_SpiOobRxWdErr                                                | storm_count=0, storm_period=0 |&#13;&#10;| 657  | CFC_SynceMasterPllLockLost                                       | storm_count=0, storm_period=0 |&#13;&#10;| 658  | CFC_SynceSlavePllLockLost                                        | storm_count=0, storm_period=0 |&#13;&#10;| 659  | CFC_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 660  | CFC_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 661  | IPPC_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 662  | IPPC_ECC_ParityErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 663  | IPPC_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 664  | IPPC_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 665  | RTP_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 666  | RTP_LinkMaskChange                                               | storm_count=0, storm_period=0 |&#13;&#10;| 667  | RTP_TableChange                                                  | storm_count=0, storm_period=0 |&#13;&#10;| 668  | RTP_DisconnectInt                                                | storm_count=0, storm_period=0 |&#13;&#10;| 669  | RTP_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 670  | RTP_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 671  | IPPF_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 672  | IPPF_ECC_ParityErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 673  | IPPF_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 674  | IPPF_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 675  | SQM_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 676  | SQM_HeadUpdtInLastErrInt                                         | storm_count=0, storm_period=0 |&#13;&#10;| 677  | SQM_HeadUpdtInEmptyErrInt                                        | storm_count=0, storm_period=0 |&#13;&#10;| 678  | SQM_DeqCmdToEmptyErrInt                                          | storm_count=0, storm_period=0 |&#13;&#10;| 679  | SQM_TxFifosErrInt                                                | storm_count=0, storm_period=0 |&#13;&#10;| 680  | SQM_QdmInternalCacheError                                        | storm_count=0, storm_period=0 |&#13;&#10;| 681  | SQM_AllocatedPdmPdbRangeErr                                      | storm_count=0, storm_period=0 |&#13;&#10;| 682  | SQM_AllocatedWhenPdbFifoEmptyErr                                 | storm_count=0, storm_period=0 |&#13;&#10;| 683  | SQM_ReleasedWhenPdbFifoFullErr                                   | storm_count=0, storm_period=0 |&#13;&#10;| 684  | SQM_TX_FIFO_ERR_ToDramTxPdFifoOvfInt                             | storm_count=0, storm_period=0 |&#13;&#10;| 685  | SQM_TX_FIFO_ERR_ToDramTxPdFifoUnfInt                             | storm_count=0, storm_period=0 |&#13;&#10;| 686  | SQM_TX_FIFO_ERR_ToDramTxBundleFifoOvfInt                         | storm_count=0, storm_period=0 |&#13;&#10;| 687  | SQM_TX_FIFO_ERR_ToDramTxBundleFifoUnfInt                         | storm_count=0, storm_period=0 |&#13;&#10;| 688  | SQM_TX_FIFO_ERR_ToFabricTxPdFifoOvfInt                           | storm_count=0, storm_period=0 |&#13;&#10;| 689  | SQM_TX_FIFO_ERR_ToFabricTxPdFifoUnfInt                           | storm_count=0, storm_period=0 |&#13;&#10;| 690  | SQM_TX_FIFO_ERR_ToFabricTxBundleFifoOvfInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 691  | SQM_TX_FIFO_ERR_ToFabricTxBundleFifoUnfInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 692  | SQM_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 693  | SQM_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 694  | IPPE_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 695  | IPPE_QualifierSizeError0                                         | storm_count=0, storm_period=0 |&#13;&#10;| 696  | IPPE_QualifierSizeError1                                         | storm_count=0, storm_period=0 |&#13;&#10;| 697  | IPPE_QualifierSizeError2                                         | storm_count=0, storm_period=0 |&#13;&#10;| 698  | IPPE_QualifierSizeError3                                         | storm_count=0, storm_period=0 |&#13;&#10;| 699  | IPPE_QualifierSizeError4                                         | storm_count=0, storm_period=0 |&#13;&#10;| 700  | IPPE_QualifierSizeError5                                         | storm_count=0, storm_period=0 |&#13;&#10;| 701  | IPPE_QualifierSizeError6                                         | storm_count=0, storm_period=0 |&#13;&#10;| 702  | IPPE_QualifierSizeError7                                         | storm_count=0, storm_period=0 |&#13;&#10;| 703  | IPPE_QualifierSizeError8                                         | storm_count=0, storm_period=0 |&#13;&#10;| 704  | IPPE_QualifierSizeError9                                         | storm_count=0, storm_period=0 |&#13;&#10;| 705  | IPPE_QualifierSizeError10                                        | storm_count=0, storm_period=0 |&#13;&#10;| 706  | IPPE_QualifierSizeError11                                        | storm_count=0, storm_period=0 |&#13;&#10;| 707  | IPPE_QualifierSizeError12                                        | storm_count=0, storm_period=0 |&#13;&#10;| 708  | IPPE_QualifierSizeError13                                        | storm_count=0, storm_period=0 |&#13;&#10;| 709  | IPPE_QualifierSizeError14                                        | storm_count=0, storm_period=0 |&#13;&#10;| 710  | IPPE_AppAndPipeCollision                                         | storm_count=0, storm_period=0 |&#13;&#10;| 711  | IPPE_ECC_ParityErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 712  | IPPE_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 713  | IPPE_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 714  | HBC_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 715  | HBC_HbmEccDetectedError                                          | storm_count=0, storm_period=0 |&#13;&#10;| 716  | HBC_HbmEccCorrectedError                                         | storm_count=0, storm_period=0 |&#13;&#10;| 717  | HBC_DsiError                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 718  | HBC_RdrError                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 719  | HBC_PipelinesError                                               | storm_count=0, storm_period=0 |&#13;&#10;| 720  | HBC_ECC_ParityErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 721  | HBC_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 722  | HBC_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 723  | HBC_DSI_CoherencyWriteOverflow0                                  | storm_count=0, storm_period=0 |&#13;&#10;| 724  | HBC_DSI_CoherencyWriteOverflow1                                  | storm_count=0, storm_period=0 |&#13;&#10;| 725  | HBC_DSI_CoherencyWriteUnderflow0                                 | storm_count=0, storm_period=0 |&#13;&#10;| 726  | HBC_DSI_CoherencyWriteUnderflow1                                 | storm_count=0, storm_period=0 |&#13;&#10;| 727  | HBC_DSI_CoherencyReadOverflow0                                   | storm_count=0, storm_period=0 |&#13;&#10;| 728  | HBC_DSI_CoherencyReadOverflow1                                   | storm_count=0, storm_period=0 |&#13;&#10;| 729  | HBC_DSI_CoherencyReadUnderflow0                                  | storm_count=0, storm_period=0 |&#13;&#10;| 730  | HBC_DSI_CoherencyReadUnderflow1                                  | storm_count=0, storm_period=0 |&#13;&#10;| 731  | HBC_DSI_CoherencyWriteOutSynchronizerOverflow0                   | storm_count=0, storm_period=0 |&#13;&#10;| 732  | HBC_DSI_CoherencyWriteOutSynchronizerOverflow1                   | storm_count=0, storm_period=0 |&#13;&#10;| 733  | HBC_DSI_CoherencyPassedSynchronizerOverflow0                     | storm_count=0, storm_period=0 |&#13;&#10;| 734  | HBC_DSI_CoherencyPassedSynchronizerOverflow1                     | storm_count=0, storm_period=0 |&#13;&#10;| 735  | HBC_DSI_CoherencyPassedSynchronizerUnderflow0                    | storm_count=0, storm_period=0 |&#13;&#10;| 736  | HBC_DSI_CoherencyPassedSynchronizerUnderflow1                    | storm_count=0, storm_period=0 |&#13;&#10;| 737  | HBC_DSI_BankOrderFifoOverflow0                                   | storm_count=0, storm_period=0 |&#13;&#10;| 738  | HBC_DSI_BankOrderFifoOverflow1                                   | storm_count=0, storm_period=0 |&#13;&#10;| 739  | HBC_DSI_BankOrderFifoUnderflow0                                  | storm_count=0, storm_period=0 |&#13;&#10;| 740  | HBC_DSI_BankOrderFifoUnderflow1                                  | storm_count=0, storm_period=0 |&#13;&#10;| 749  | HBC_DSI_WrReqAsyncRxiOverflow0                                   | storm_count=0, storm_period=0 |&#13;&#10;| 750  | HBC_DSI_WrReqAsyncRxiOverflow1                                   | storm_count=0, storm_period=0 |&#13;&#10;| 753  | HBC_DSI_WriteDataAsyncFifoOverflow0                              | storm_count=0, storm_period=0 |&#13;&#10;| 754  | HBC_DSI_WriteDataAsyncFifoOverflow1                              | storm_count=0, storm_period=0 |&#13;&#10;| 755  | HBC_DSI_RdReqAsyncRxiOverflow0                                   | storm_count=0, storm_period=0 |&#13;&#10;| 756  | HBC_DSI_RdReqAsyncRxiOverflow1                                   | storm_count=0, storm_period=0 |&#13;&#10;| 759  | HBC_RDR_RdrInfoFifoOverflow                                      | storm_count=0, storm_period=0 |&#13;&#10;| 760  | HBC_RDR_RdrInfoFifoUnderflow                                     | storm_count=0, storm_period=0 |&#13;&#10;| 761  | HBC_PIPELINES_ReadDataQueueDword0Ui0Overflow                     | storm_count=0, storm_period=0 |&#13;&#10;| 762  | HBC_PIPELINES_ReadDataQueueDword0Ui1Overflow                     | storm_count=0, storm_period=0 |&#13;&#10;| 763  | HBC_PIPELINES_ReadDataQueueDword1Ui0Overflow                     | storm_count=0, storm_period=0 |&#13;&#10;| 764  | HBC_PIPELINES_ReadDataQueueDword1Ui1Overflow                     | storm_count=0, storm_period=0 |&#13;&#10;| 765  | HBC_PIPELINES_ReadDataQueueDword2Ui0Overflow                     | storm_count=0, storm_period=0 |&#13;&#10;| 766  | HBC_PIPELINES_ReadDataQueueDword2Ui1Overflow                     | storm_count=0, storm_period=0 |&#13;&#10;| 767  | HBC_PIPELINES_ReadDataQueueDword3Ui0Overflow                     | storm_count=0, storm_period=0 |&#13;&#10;| 768  | HBC_PIPELINES_ReadDataQueueDword3Ui1Overflow                     | storm_count=0, storm_period=0 |&#13;&#10;| 769  | HBC_PIPELINES_RowCommandContention                               | storm_count=0, storm_period=0 |&#13;&#10;| 770  | HBC_PIPELINES_ColumnCommandContention                            | storm_count=0, storm_period=0 |&#13;&#10;| 771  | HBC_PIPELINES_EccInfoQueueOverflow                               | storm_count=0, storm_period=0 |&#13;&#10;| 772  | HBC_PIPELINES_EccInfoQueueUnderflow                              | storm_count=0, storm_period=0 |&#13;&#10;| 773  | HBC_PIPELINES_PipelinesMuxReadDataSelectorFifoOverflow           | storm_count=0, storm_period=0 |&#13;&#10;| 774  | HBC_PIPELINES_PipelinesMuxReadDataSelectorFifoUnderflow          | storm_count=0, storm_period=0 |&#13;&#10;| 775  | CDU_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 776  | CDU_TxFifoOverflowInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 777  | CDU_RxFifoOverflowInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 778  | CDU_WrongWordFromMac0Int                                         | storm_count=0, storm_period=0 |&#13;&#10;| 779  | CDU_WrongWordFromMac1Int                                         | storm_count=0, storm_period=0 |&#13;&#10;| 780  | CDU_TxMissingSobInt                                              | storm_count=0, storm_period=0 |&#13;&#10;| 781  | CDU_TxDoubleSobInt                                               | storm_count=0, storm_period=0 |&#13;&#10;| 782  | CDU_RxNumDroppedEopsInt                                          | storm_count=0, storm_period=0 |&#13;&#10;| 783  | CDU_RxNumDroppedEops_75pInt                                      | storm_count=0, storm_period=0 |&#13;&#10;| 784  | CDU_NbiPktDropCounters0_75pInterrupt                             | storm_count=0, storm_period=0 |&#13;&#10;| 785  | CDU_LinkStatusChangeInt                                          | storm_count=0, storm_period=0 |&#13;&#10;| 786  | CDU_AlignerFifoMac0OvfInt                                        | storm_count=0, storm_period=0 |&#13;&#10;| 787  | CDU_AlignerFifoMac1OvfInt                                        | storm_count=0, storm_period=0 |&#13;&#10;| 788  | CDU_PfcDeadlockBreakingMechanismInt                              | storm_count=0, storm_period=0 |&#13;&#10;| 789  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_0       | storm_count=0, storm_period=0 |&#13;&#10;| 790  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_1       | storm_count=0, storm_period=0 |&#13;&#10;| 791  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_2       | storm_count=0, storm_period=0 |&#13;&#10;| 792  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_3       | storm_count=0, storm_period=0 |&#13;&#10;| 793  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_4       | storm_count=0, storm_period=0 |&#13;&#10;| 794  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_5       | storm_count=0, storm_period=0 |&#13;&#10;| 795  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_6       | storm_count=0, storm_period=0 |&#13;&#10;| 796  | CDU_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_7       | storm_count=0, storm_period=0 |&#13;&#10;| 797  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort0Int         | storm_count=0, storm_period=0 |&#13;&#10;| 798  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort1Int         | storm_count=0, storm_period=0 |&#13;&#10;| 799  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort2Int         | storm_count=0, storm_period=0 |&#13;&#10;| 800  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort3Int         | storm_count=0, storm_period=0 |&#13;&#10;| 801  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort4Int         | storm_count=0, storm_period=0 |&#13;&#10;| 802  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort5Int         | storm_count=0, storm_period=0 |&#13;&#10;| 803  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort6Int         | storm_count=0, storm_period=0 |&#13;&#10;| 804  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort7Int         | storm_count=0, storm_period=0 |&#13;&#10;| 805  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort8Int         | storm_count=0, storm_period=0 |&#13;&#10;| 806  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort9Int         | storm_count=0, storm_period=0 |&#13;&#10;| 807  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort10Int        | storm_count=0, storm_period=0 |&#13;&#10;| 808  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort11Int        | storm_count=0, storm_period=0 |&#13;&#10;| 809  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort12Int        | storm_count=0, storm_period=0 |&#13;&#10;| 810  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort13Int        | storm_count=0, storm_period=0 |&#13;&#10;| 811  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort14Int        | storm_count=0, storm_period=0 |&#13;&#10;| 812  | CDU_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort15Int        | storm_count=0, storm_period=0 |&#13;&#10;| 813  | CDU_ECC_ParityErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 814  | CDU_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 815  | CDU_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 816  | CGM_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 817  | CGM_VoqOccupancyErrInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 818  | CGM_VsqOccupancyErrInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 819  | CGM_VoqTotalOccupancyErrInt                                      | storm_count=0, storm_period=0 |&#13;&#10;| 820  | CGM_VsqTotalOccupancyErrInt                                      | storm_count=0, storm_period=0 |&#13;&#10;| 821  | CGM_CongestionInt                                                | storm_count=0, storm_period=0 |&#13;&#10;| 822  | CGM_MicroBurstStatuRdy                                           | storm_count=0, storm_period=0 |&#13;&#10;| 823  | CGM_UsrCntDecValErrInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 824  | CGM_ErrFlowIdIsOver_64k                                          | storm_count=0, storm_period=0 |&#13;&#10;| 825  | CGM_ErrQueueIsOver_64k                                           | storm_count=0, storm_period=0 |&#13;&#10;| 826  | CGM_DramBoundRecoveryStatusErrInt                                | storm_count=0, storm_period=0 |&#13;&#10;| 827  | CGM_VoqStateInternalCacheErrInt                                  | storm_count=0, storm_period=0 |&#13;&#10;| 828  | CGM_LowPriorityInt                                               | storm_count=0, storm_period=0 |&#13;&#10;| 829  | CGM_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 830  | CGM_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 831  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqWordsGrntdPool0OcErrInt             | storm_count=0, storm_period=0 |&#13;&#10;| 832  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqWordsGrntdPool1OcErrInt             | storm_count=0, storm_period=0 |&#13;&#10;| 833  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqWordsShrdPool0OcErrInt              | storm_count=0, storm_period=0 |&#13;&#10;| 834  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqWordsShrdPool1OcErrInt              | storm_count=0, storm_period=0 |&#13;&#10;| 835  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqWordsHdrmOcErrInt                   | storm_count=0, storm_period=0 |&#13;&#10;| 836  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramBuffersGrntdPool0OcErrInt       | storm_count=0, storm_period=0 |&#13;&#10;| 837  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramBuffersGrntdPool1OcErrInt       | storm_count=0, storm_period=0 |&#13;&#10;| 838  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramBuffersShrdPool0OcErrInt        | storm_count=0, storm_period=0 |&#13;&#10;| 839  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramBuffersShrdPool1OcErrInt        | storm_count=0, storm_period=0 |&#13;&#10;| 840  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramBuffersHdrmOcErrInt             | storm_count=0, storm_period=0 |&#13;&#10;| 841  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramBuffersHdrmExtPool0OcErrInt     | storm_count=0, storm_period=0 |&#13;&#10;| 842  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramBuffersHdrmExtPool1OcErrInt     | storm_count=0, storm_period=0 |&#13;&#10;| 843  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramPdsGrntdPool0OcErrInt           | storm_count=0, storm_period=0 |&#13;&#10;| 844  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramPdsGrntdPool1OcErrInt           | storm_count=0, storm_period=0 |&#13;&#10;| 845  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramPdsShrdPool0OcErrInt            | storm_count=0, storm_period=0 |&#13;&#10;| 846  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramPdsShrdPool1OcErrInt            | storm_count=0, storm_period=0 |&#13;&#10;| 847  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramPdsHdrmOcErrInt                 | storm_count=0, storm_period=0 |&#13;&#10;| 848  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramPdsHdrmExtPool0OcErrInt         | storm_count=0, storm_period=0 |&#13;&#10;| 849  | CGM_TOTAL_PB_VSQ_OC_ERR_PbVsqSramPdsHdrmExtPool1OcErrInt         | storm_count=0, storm_period=0 |&#13;&#10;| 850  | CGM_VOQ_CTR_ERR_VoqCtrErrWordsErrInt                             | storm_count=0, storm_period=0 |&#13;&#10;| 851  | CGM_VOQ_CTR_ERR_VoqCtrErrSramWordsErrInt                         | storm_count=0, storm_period=0 |&#13;&#10;| 852  | CGM_VOQ_CTR_ERR_VoqCtrErrSramBuffersErrInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 853  | CGM_VOQ_CTR_ERR_VoqCtrErrSramPdsErrInt                           | storm_count=0, storm_period=0 |&#13;&#10;| 854  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqaWordsErrInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 855  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqaSramBuffersErrInt                 | storm_count=0, storm_period=0 |&#13;&#10;| 856  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqaSramPdsErrInt                     | storm_count=0, storm_period=0 |&#13;&#10;| 857  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqbWordsErrInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 858  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqbSramBuffersErrInt                 | storm_count=0, storm_period=0 |&#13;&#10;| 859  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqbSramPdsErrInt                     | storm_count=0, storm_period=0 |&#13;&#10;| 860  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqcWordsErrInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 861  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqcSramBuffersErrInt                 | storm_count=0, storm_period=0 |&#13;&#10;| 862  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqcSramPdsErrInt                     | storm_count=0, storm_period=0 |&#13;&#10;| 863  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqdWordsErrInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 864  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqdSramBuffersErrInt                 | storm_count=0, storm_period=0 |&#13;&#10;| 865  | CGM_VSQ_CTR_ERR_QbVsqCtrErrVsqdSramPdsErrInt                     | storm_count=0, storm_period=0 |&#13;&#10;| 866  | CGM_VSQ_CTR_ERR_PbVsqCtrErrVsqeWordsErrInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 867  | CGM_VSQ_CTR_ERR_PbVsqCtrErrVsqeSramBuffersErrInt                 | storm_count=0, storm_period=0 |&#13;&#10;| 868  | CGM_VSQ_CTR_ERR_PbVsqCtrErrVsqeSramPdsErrInt                     | storm_count=0, storm_period=0 |&#13;&#10;| 869  | CGM_VSQ_CTR_ERR_PbVsqCtrErrVsqfWordsErrInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 870  | CGM_VSQ_CTR_ERR_PbVsqCtrErrVsqfSramBuffersErrInt                 | storm_count=0, storm_period=0 |&#13;&#10;| 871  | CGM_VSQ_CTR_ERR_PbVsqCtrErrVsqfSramPdsErrInt                     | storm_count=0, storm_period=0 |&#13;&#10;| 872  | CGM_CONGESTION_PbVsqPgCongestionFifoOrdy                         | storm_count=0, storm_period=0 |&#13;&#10;| 873  | CGM_CONGESTION_PbVsqLlfcCongestionFifoOrdy                       | storm_count=0, storm_period=0 |&#13;&#10;| 874  | CGM_CONGESTION_VoqCongestionFifoOrdy                             | storm_count=0, storm_period=0 |&#13;&#10;| 875  | CGM_CONGESTION_GlblSramBuffersFcInt                              | storm_count=0, storm_period=0 |&#13;&#10;| 876  | CGM_CONGESTION_GlblSramPdbsFcInt                                 | storm_count=0, storm_period=0 |&#13;&#10;| 877  | CGM_CONGESTION_GlblDramBdbsFcInt                                 | storm_count=0, storm_period=0 |&#13;&#10;| 878  | CGM_CONGESTION_PbVsqSramBuffersPool0FcInt                        | storm_count=0, storm_period=0 |&#13;&#10;| 879  | CGM_CONGESTION_PbVsqSramBuffersPool1FcInt                        | storm_count=0, storm_period=0 |&#13;&#10;| 880  | CGM_CONGESTION_PbVsqSramPdsPool0FcInt                            | storm_count=0, storm_period=0 |&#13;&#10;| 881  | CGM_CONGESTION_PbVsqSramPdsPool1FcInt                            | storm_count=0, storm_period=0 |&#13;&#10;| 882  | CGM_CONGESTION_PbVsqWordsPool0FcInt                              | storm_count=0, storm_period=0 |&#13;&#10;| 883  | CGM_CONGESTION_PbVsqWordsPool1FcInt                              | storm_count=0, storm_period=0 |&#13;&#10;| 884  | CGM_LOW_PRIORITY_GlblSramBuffersFcLpInt                          | storm_count=0, storm_period=0 |&#13;&#10;| 885  | CGM_LOW_PRIORITY_GlblSramPdbsFcLpInt                             | storm_count=0, storm_period=0 |&#13;&#10;| 886  | CGM_LOW_PRIORITY_GlblDramBdbsFcLpInt                             | storm_count=0, storm_period=0 |&#13;&#10;| 887  | CGM_LOW_PRIORITY_PbVsqSramBuffersPool0FcLpInt                    | storm_count=0, storm_period=0 |&#13;&#10;| 888  | CGM_LOW_PRIORITY_PbVsqSramBuffersPool1FcLpInt                    | storm_count=0, storm_period=0 |&#13;&#10;| 889  | CGM_LOW_PRIORITY_PbVsqSramPdsPool0FcLpInt                        | storm_count=0, storm_period=0 |&#13;&#10;| 890  | CGM_LOW_PRIORITY_PbVsqSramPdsPool1FcLpInt                        | storm_count=0, storm_period=0 |&#13;&#10;| 891  | CGM_LOW_PRIORITY_PbVsqWordsPool0FcLpInt                          | storm_count=0, storm_period=0 |&#13;&#10;| 892  | CGM_LOW_PRIORITY_PbVsqWordsPool1FcLpInt                          | storm_count=0, storm_period=0 |&#13;&#10;| 893  | CGM_TOTAL_VOQ_OC_ERR_VoqWordsGrntdOcErrInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 894  | CGM_TOTAL_VOQ_OC_ERR_VoqWordsShrdOcErrInt                        | storm_count=0, storm_period=0 |&#13;&#10;| 895  | CGM_TOTAL_VOQ_OC_ERR_VoqSramBuffersGrntdOcErrInt                 | storm_count=0, storm_period=0 |&#13;&#10;| 896  | CGM_TOTAL_VOQ_OC_ERR_VoqSramBuffersShrdOcErrInt                  | storm_count=0, storm_period=0 |&#13;&#10;| 897  | CGM_TOTAL_VOQ_OC_ERR_VoqSramWordsGrntdOcErrInt                   | storm_count=0, storm_period=0 |&#13;&#10;| 898  | CGM_TOTAL_VOQ_OC_ERR_VoqSramWordsShrdOcErrInt                    | storm_count=0, storm_period=0 |&#13;&#10;| 899  | CGM_TOTAL_VOQ_OC_ERR_VoqSramPdsGrntdOcErrInt                     | storm_count=0, storm_period=0 |&#13;&#10;| 900  | CGM_TOTAL_VOQ_OC_ERR_VoqSramPdsShrdOcErrInt                      | storm_count=0, storm_period=0 |&#13;&#10;| 901  | ETPPC_ErrorEcc                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 902  | ETPPC_EtppTermIntVec                                             | storm_count=0, storm_period=0 |&#13;&#10;| 903  | ETPPC_EtppcIntVec                                                | storm_count=0, storm_period=0 |&#13;&#10;| 904  | ETPPC_ECC_ParityErrInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 905  | ETPPC_ECC_Ecc_1bErrInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 906  | ETPPC_ECC_Ecc_2bErrInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 907  | ETPPC_ETPPC_BierBitMaskFifoAlmostFullInt                         | storm_count=0, storm_period=0 |&#13;&#10;| 908  | ETPPC_ETPPC_BierBitMaskFifoFullInt                               | storm_count=0, storm_period=0 |&#13;&#10;| 909  | ETPPC_ETPPC_Encapsulation1DataFifoAlmostFullInt                  | storm_count=0, storm_period=0 |&#13;&#10;| 910  | ETPPC_ETPP_TERM_TermPipeFifo1AlmostFullInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 911  | ETPPC_ETPP_TERM_VsdResultFifoAlmostFullInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 912  | ETPPC_ETPP_TERM_EsemResultFifoAlmostFullInt                      | storm_count=0, storm_period=0 |&#13;&#10;| 913  | ETPPC_ETPP_TERM_ExemResultFifoAlmostFullInt                      | storm_count=0, storm_period=0 |&#13;&#10;| 914  | ETPPC_ETPP_TERM_OemResultFifoAlmostFullInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 915  | ETPPC_ETPP_TERM_TermPipeFifo2AlmostFullInt                       | storm_count=0, storm_period=0 |&#13;&#10;| 916  | ETPPC_ETPP_TERM_CrpsResultFifoFullInt                            | storm_count=0, storm_period=0 |&#13;&#10;| 917  | ETPPC_ETPP_TERM_MrpsResultFifoFullInt                            | storm_count=0, storm_period=0 |&#13;&#10;| 918  | ETPPC_ETPP_TERM_TermSplitHorizonInt                              | storm_count=0, storm_period=0 |&#13;&#10;| 919  | ETPPC_ETPP_TERM_ProtectionTrapInt                                | storm_count=0, storm_period=0 |&#13;&#10;| 920  | ETPPC_ETPP_TERM_LatencyTrapInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 921  | ETPPC_ETPP_TERM_ActionTrapInt                                    | storm_count=0, storm_period=0 |&#13;&#10;| 922  | OAMP_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 923  | OAMP_PendingEvent                                                | storm_count=0, storm_period=0 |&#13;&#10;| 924  | OAMP_StatPendingEvent                                            | storm_count=0, storm_period=0 |&#13;&#10;| 925  | OAMP_RxStatsDone                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 926  | OAMP_Rfc6374PktDropped                                           | storm_count=0, storm_period=0 |&#13;&#10;| 927  | OAMP_TxoMessageSent                                              | storm_count=0, storm_period=0 |&#13;&#10;| 928  | OAMP_TxoReqFifoEmpty                                             | storm_count=0, storm_period=0 |&#13;&#10;| 929  | OAMP_Mdb_0_Err                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 930  | OAMP_Mdb_1_Err                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 931  | OAMP_RxpFifoWriteFull                                            | storm_count=0, storm_period=0 |&#13;&#10;| 932  | OAMP_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 933  | OAMP_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 934  | FQP_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 935  | FQP_TxqOvfInt                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 936  | FQP_TxqReadConjestedInt                                          | storm_count=0, storm_period=0 |&#13;&#10;| 937  | FQP_TxqWriteConjestedInt                                         | storm_count=0, storm_period=0 |&#13;&#10;| 938  | FQP_McdbFifoUnderFlowInt                                         | storm_count=0, storm_period=0 |&#13;&#10;| 939  | FQP_McdbFifoOverFlowInt                                          | storm_count=0, storm_period=0 |&#13;&#10;| 940  | FQP_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 941  | FQP_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 942  | FCR_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 943  | FCR_SrcDvCngLinkEv                                               | storm_count=0, storm_period=0 |&#13;&#10;| 944  | FCR_CPUCntCellFNE                                                | storm_count=0, storm_period=0 |&#13;&#10;| 945  | FCR_LocalRoutFsOvf                                               | storm_count=0, storm_period=0 |&#13;&#10;| 946  | FCR_LocalRoutrcOvf                                               | storm_count=0, storm_period=0 |&#13;&#10;| 947  | FCR_ReachFifoOvf                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 948  | FCR_FlowFifoOvf                                                  | storm_count=0, storm_period=0 |&#13;&#10;| 949  | FCR_CreditFifoOvf                                                | storm_count=0, storm_period=0 |&#13;&#10;| 950  | FCR_GckFifoOvf                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 951  | FCR_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 952  | FCR_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 953  | SCH_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 954  | SCH_ShaperMaxDistOvf                                             | storm_count=0, storm_period=0 |&#13;&#10;| 955  | SCH_ActFlowBadParams                                             | storm_count=0, storm_period=0 |&#13;&#10;| 956  | SCH_ShpFlowBadParams                                             | storm_count=0, storm_period=0 |&#13;&#10;| 957  | SCH_RestartFlowEvent                                             | storm_count=0, storm_period=0 |&#13;&#10;| 958  | SCH_SmpThrowSclMsg                                               | storm_count=0, storm_period=0 |&#13;&#10;| 959  | SCH_SmpFullLevel1                                                | storm_count=0, storm_period=0 |&#13;&#10;| 960  | SCH_SmpFullLevel2                                                | storm_count=0, storm_period=0 |&#13;&#10;| 961  | SCH_AggrFifoAf                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 962  | SCH_DvsFifoAf                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 963  | SCH_UpCreditFifoAf                                               | storm_count=0, storm_period=0 |&#13;&#10;| 964  | SCH_ReturnedCreditFifoAf                                         | storm_count=0, storm_period=0 |&#13;&#10;| 965  | SCH_McastCreditFifoAf                                            | storm_count=0, storm_period=0 |&#13;&#10;| 966  | SCH_IngShapeCreditFifoAf                                         | storm_count=0, storm_period=0 |&#13;&#10;| 967  | SCH_FctFifoOvf                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 968  | SCH_SclGroupChanged                                              | storm_count=0, storm_period=0 |&#13;&#10;| 969  | SCH_ReboundFifoCrLoss                                            | storm_count=0, storm_period=0 |&#13;&#10;| 970  | SCH_SmpBadMsg                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 971  | SCH_SmpFabricMsgsFifoFull                                        | storm_count=0, storm_period=0 |&#13;&#10;| 972  | SCH_ECC_ParityErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 973  | SCH_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 974  | SCH_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 975  | ETPPB_ErrorEcc                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 976  | ETPPB_BtcIntVec                                                  | storm_count=0, storm_period=0 |&#13;&#10;| 977  | ETPPB_EtppbIntVec                                                | storm_count=0, storm_period=0 |&#13;&#10;| 978  | ETPPB_ECC_ParityErrInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 979  | ETPPB_ECC_Ecc_1bErrInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 980  | ETPPB_ECC_Ecc_2bErrInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 981  | ETPPB_ETPPB_PortMtuTrapInt                                       | storm_count=0, storm_period=0 |&#13;&#10;| 982  | ETPPB_ETPPB_StpTrapInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 983  | ETPPB_ETPPB_MembershipTrapInt                                    | storm_count=0, storm_period=0 |&#13;&#10;| 984  | ETPPB_ETPPB_TrapOriginalFtmhFifoAlmostFullInt                    | storm_count=0, storm_period=0 |&#13;&#10;| 985  | ETPPB_ETPPB_TrapBypassFifoAlmostFullInt                          | storm_count=0, storm_period=0 |&#13;&#10;| 986  | ETPPB_ETPPB_Encapsulation2DataFifoAlmostFullInt                  | storm_count=0, storm_period=0 |&#13;&#10;| 987  | ETPPB_ETPPB_Encapsulation3DataFifoAlmostFullInt                  | storm_count=0, storm_period=0 |&#13;&#10;| 988  | ETPPB_ETPPB_Encapsulation4DataFifoAlmostFullInt                  | storm_count=0, storm_period=0 |&#13;&#10;| 989  | ETPPB_ETPPB_Encapsulation5DataFifoAlmostFullInt                  | storm_count=0, storm_period=0 |&#13;&#10;| 990  | ETPPB_BTC_HeaderSizeExceed                                       | storm_count=0, storm_period=0 |&#13;&#10;| 991  | ETPPB_BTC_NofInstructionsExceed                                  | storm_count=0, storm_period=0 |&#13;&#10;| 992  | ETPPB_BTC_HeaderSizeNotByteAlligned                              | storm_count=0, storm_period=0 |&#13;&#10;| 993  | ETPPB_BTC_PopBeforeFifoReady                                     | storm_count=0, storm_period=0 |&#13;&#10;| 994  | MTM_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 995  | MTM_Ing0_ErrMaxReplication                                       | storm_count=0, storm_period=0 |&#13;&#10;| 996  | MTM_Ing0_ErrReplicationEmpty                                     | storm_count=0, storm_period=0 |&#13;&#10;| 997  | MTM_Ing1_ErrMaxReplication                                       | storm_count=0, storm_period=0 |&#13;&#10;| 998  | MTM_Ing1_ErrReplicationEmpty                                     | storm_count=0, storm_period=0 |&#13;&#10;| 999  | MTM_Egr0_ErrMaxReplication                                       | storm_count=0, storm_period=0 |&#13;&#10;| 1000 | MTM_Egr0_ErrReplicationEmpty                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1001 | MTM_Egr1_ErrMaxReplication                                       | storm_count=0, storm_period=0 |&#13;&#10;| 1002 | MTM_Egr1_ErrReplicationEmpty                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1003 | MTM_Ing0_BmpDirectAccess                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1004 | MTM_Ing1_BmpDirectAccess                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1005 | MTM_Egr0_BmpDirectAccess                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1006 | MTM_Egr1_BmpDirectAccess                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1007 | MTM_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1008 | MTM_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1009 | IQM_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1010 | IQM_PdqSeqNumInternalCacheError                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1011 | IQM_QmRprtFifoOvf                                                | storm_count=0, storm_period=0 |&#13;&#10;| 1012 | IQM_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1013 | IQM_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1014 | FSRD_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1015 | FSRD_IntReg0                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1018 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_0                             | storm_count=0, storm_period=0 |&#13;&#10;| 1019 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_1                             | storm_count=0, storm_period=0 |&#13;&#10;| 1020 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_2                             | storm_count=0, storm_period=0 |&#13;&#10;| 1021 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_3                             | storm_count=0, storm_period=0 |&#13;&#10;| 1022 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_4                             | storm_count=0, storm_period=0 |&#13;&#10;| 1023 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_5                             | storm_count=0, storm_period=0 |&#13;&#10;| 1024 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_6                             | storm_count=0, storm_period=0 |&#13;&#10;| 1025 | FSRD_QUAD_Fsrd[n]SyncStatusChanged_7                             | storm_count=0, storm_period=0 |&#13;&#10;| 1026 | FSRD_QUAD_Fsrd[n]RxLockChanged_0                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1027 | FSRD_QUAD_Fsrd[n]RxLockChanged_1                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1028 | FSRD_QUAD_Fsrd[n]RxLockChanged_2                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1029 | FSRD_QUAD_Fsrd[n]RxLockChanged_3                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1030 | FSRD_QUAD_Fsrd[n]RxLockChanged_4                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1031 | FSRD_QUAD_Fsrd[n]RxLockChanged_5                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1032 | FSRD_QUAD_Fsrd[n]RxLockChanged_6                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1033 | FSRD_QUAD_Fsrd[n]RxLockChanged_7                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1034 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_0                           | storm_count=0, storm_period=0 |&#13;&#10;| 1035 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_1                           | storm_count=0, storm_period=0 |&#13;&#10;| 1036 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_2                           | storm_count=0, storm_period=0 |&#13;&#10;| 1037 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_3                           | storm_count=0, storm_period=0 |&#13;&#10;| 1038 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_4                           | storm_count=0, storm_period=0 |&#13;&#10;| 1039 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_5                           | storm_count=0, storm_period=0 |&#13;&#10;| 1040 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_6                           | storm_count=0, storm_period=0 |&#13;&#10;| 1041 | FSRD_QUAD_Fsrd[n]EnergyDetectChanged_7                           | storm_count=0, storm_period=0 |&#13;&#10;| 1042 | FSRD_QUAD_Fsrd[n]Pll0LockChanged                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1043 | FSRD_QUAD_Fsrd[n]Pll1LockChanged                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1044 | IRE_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1045 | IRE_RcyInterfaceError                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1046 | IRE_InternalInterfaceError                                       | storm_count=0, storm_period=0 |&#13;&#10;| 1047 | IRE_NifError                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1048 | IRE_ErrorUnexpectedSop                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1049 | IRE_ErrorUnexpectedMop                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1050 | IRE_ErrorBadReassemblyContext                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1051 | IRE_ErrorReassemblyContext                                       | storm_count=0, storm_period=0 |&#13;&#10;| 1052 | IRE_TdmCtxtMapInvalidRdAddr                                      | storm_count=0, storm_period=0 |&#13;&#10;| 1053 | IRE_TdmDrop                                                      | storm_count=0, storm_period=0 |&#13;&#10;| 1054 | IRE_TdmErr                                                       | storm_count=0, storm_period=0 |&#13;&#10;| 1055 | IRE_TdmSizeErr                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1056 | IRE_ECC_ParityErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1057 | IRE_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1058 | IRE_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1059 | IRE_RCY_INTERFACE_ERROR_RcyhErrDataArrived                       | storm_count=0, storm_period=0 |&#13;&#10;| 1060 | IRE_RCY_INTERFACE_ERROR_RcyhErrPacketSize                        | storm_count=0, storm_period=0 |&#13;&#10;| 1061 | IRE_RCY_INTERFACE_ERROR_RcyhErrSopWordSize                       | storm_count=0, storm_period=0 |&#13;&#10;| 1062 | IRE_RCY_INTERFACE_ERROR_RcylErrDataArrived                       | storm_count=0, storm_period=0 |&#13;&#10;| 1063 | IRE_RCY_INTERFACE_ERROR_RcylErrPacketSize                        | storm_count=0, storm_period=0 |&#13;&#10;| 1064 | IRE_RCY_INTERFACE_ERROR_RcylErrSopWordSize                       | storm_count=0, storm_period=0 |&#13;&#10;| 1065 | IRE_INTERNAL_INTERFACE_ERROR_SatErrDataArrived                   | storm_count=0, storm_period=0 |&#13;&#10;| 1066 | IRE_INTERNAL_INTERFACE_ERROR_SatErrBcount                        | storm_count=0, storm_period=0 |&#13;&#10;| 1067 | IRE_INTERNAL_INTERFACE_ERROR_SatErrMissingEop                    | storm_count=0, storm_period=0 |&#13;&#10;| 1068 | IRE_INTERNAL_INTERFACE_ERROR_SatErrMissingSop                    | storm_count=0, storm_period=0 |&#13;&#10;| 1069 | IRE_INTERNAL_INTERFACE_ERROR_CpuErrDataArrived                   | storm_count=0, storm_period=0 |&#13;&#10;| 1070 | IRE_INTERNAL_INTERFACE_ERROR_CpuErrBcount                        | storm_count=0, storm_period=0 |&#13;&#10;| 1071 | IRE_INTERNAL_INTERFACE_ERROR_CpuErrMissingEop                    | storm_count=0, storm_period=0 |&#13;&#10;| 1072 | IRE_INTERNAL_INTERFACE_ERROR_CpuErrMissingSop                    | storm_count=0, storm_period=0 |&#13;&#10;| 1073 | IRE_INTERNAL_INTERFACE_ERROR_OlpErrDataArrived                   | storm_count=0, storm_period=0 |&#13;&#10;| 1074 | IRE_INTERNAL_INTERFACE_ERROR_OlpErrBcount                        | storm_count=0, storm_period=0 |&#13;&#10;| 1075 | IRE_INTERNAL_INTERFACE_ERROR_OlpErrMissingEop                    | storm_count=0, storm_period=0 |&#13;&#10;| 1076 | IRE_INTERNAL_INTERFACE_ERROR_OlpErrMissingSop                    | storm_count=0, storm_period=0 |&#13;&#10;| 1077 | IRE_INTERNAL_INTERFACE_ERROR_OampErrDataArrived                  | storm_count=0, storm_period=0 |&#13;&#10;| 1078 | IRE_INTERNAL_INTERFACE_ERROR_OampErrBcount                       | storm_count=0, storm_period=0 |&#13;&#10;| 1079 | IRE_INTERNAL_INTERFACE_ERROR_OampErrMissingEop                   | storm_count=0, storm_period=0 |&#13;&#10;| 1080 | IRE_INTERNAL_INTERFACE_ERROR_OampErrMissingSop                   | storm_count=0, storm_period=0 |&#13;&#10;| 1081 | IRE_INTERNAL_INTERFACE_ERROR_EventorErrDataArrived               | storm_count=0, storm_period=0 |&#13;&#10;| 1082 | IRE_INTERNAL_INTERFACE_ERROR_EventorErrBcount                    | storm_count=0, storm_period=0 |&#13;&#10;| 1083 | IRE_INTERNAL_INTERFACE_ERROR_EventorErrMissingEop                | storm_count=0, storm_period=0 |&#13;&#10;| 1084 | IRE_INTERNAL_INTERFACE_ERROR_EventorErrMissingSop                | storm_count=0, storm_period=0 |&#13;&#10;| 1085 | IRE_INTERNAL_INTERFACE_ERROR_RegiErrDataArrived                  | storm_count=0, storm_period=0 |&#13;&#10;| 1086 | IRE_INTERNAL_INTERFACE_ERROR_RegiErrPacketSize                   | storm_count=0, storm_period=0 |&#13;&#10;| 1088 | IRE_NIF_ERROR_NifErrDataArrived                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1089 | IRE_NIF_ERROR_NifErrPacketSize                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1090 | IPS_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1091 | IPS_SqmDqcqErr                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1092 | IPS_DqmDqcqErr                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1093 | IPS_QueueEnteredDel                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1094 | IPS_CrdtLost                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1095 | IPS_CrbalOverflow                                                | storm_count=0, storm_period=0 |&#13;&#10;| 1096 | IPS_PushQueueActive                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1097 | IPS_LostFsmEvent                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1098 | IPS_CrdtFlowIdErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1099 | IPS_ActiveQueueCountErrInt                                       | storm_count=0, storm_period=0 |&#13;&#10;| 1100 | IPS_QdescInternalCacheError                                      | storm_count=0, storm_period=0 |&#13;&#10;| 1101 | IPS_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1102 | IPS_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1103 | IPS_ACTIVE_QUEUE_COUNT_ERR_ActiveQueueCountOvfInt                | storm_count=0, storm_period=0 |&#13;&#10;| 1104 | IPS_ACTIVE_QUEUE_COUNT_ERR_ActiveQueueCountUnfInt                | storm_count=0, storm_period=0 |&#13;&#10;| 1105 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCountOvfInt             | storm_count=0, storm_period=0 |&#13;&#10;| 1106 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCountUnfInt             | storm_count=0, storm_period=0 |&#13;&#10;| 1107 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_A_OvfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1108 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_A_UnfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1109 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_B_OvfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1110 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_B_UnfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1111 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_C_OvfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1112 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_C_UnfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1113 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_D_OvfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1114 | IPS_ACTIVE_QUEUE_COUNT_ERR_SqmActiveQueueCount_D_UnfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1115 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCountOvfInt             | storm_count=0, storm_period=0 |&#13;&#10;| 1116 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCountUnfInt             | storm_count=0, storm_period=0 |&#13;&#10;| 1117 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_A_OvfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1118 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_A_UnfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1119 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_B_OvfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1120 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_B_UnfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1121 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_C_OvfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1122 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_C_UnfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1123 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_D_OvfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1124 | IPS_ACTIVE_QUEUE_COUNT_ERR_DqmActiveQueueCount_D_UnfInt          | storm_count=0, storm_period=0 |&#13;&#10;| 1125 | KAPS_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1126 | KAPS_TeccA0_1bError                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1127 | KAPS_TeccA0_2bError                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1128 | KAPS_TeccB0_1bError                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1129 | KAPS_TeccB0_2bError                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1130 | KAPS_TeccA1_1bError                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1131 | KAPS_TeccA1_2bError                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1132 | KAPS_TeccB1_1bError                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1133 | KAPS_TeccB1_2bError                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1134 | KAPS_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1135 | KAPS_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1136 | IPPD_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1137 | IPPD_IllegalBytesToRemoveValue                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1138 | IPPD_IllegalConstructedHeaderSize                                | storm_count=0, storm_period=0 |&#13;&#10;| 1139 | IPPD_InvalidDestinationValid                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1140 | IPPD_NifPhysicalErr                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1141 | IPPD_SeqRxBigerSeqExpAndSmallerSeqTx                             | storm_count=0, storm_period=0 |&#13;&#10;| 1142 | IPPD_SeqRxSmallerSeqExpOrBiggerEqSeqTx                           | storm_count=0, storm_period=0 |&#13;&#10;| 1143 | IPPD_FlpFifoFull                                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1144 | IPPD_FlpLookupTimeout                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1145 | IPPD_NifRxFifoOvf                                                | storm_count=0, storm_period=0 |&#13;&#10;| 1146 | IPPD_CpuLookupReplyOvf                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1147 | IPPD_BadChannelNum                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1148 | IPPD_CpuInfoReplyOvf                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1149 | IPPD_BadLkpType                                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1150 | IPPD_NifTxFifoFull                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1151 | IPPD_RxBrokenRecord                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1152 | IPPD_CpuInfoReplyValid                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1153 | IPPD_CpuInfoReplyErr                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1154 | IPPD_CpuLookupReplyValid                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1155 | IPPD_CpuLookupReplyErr                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1156 | IPPD_SipTransplantDetectionInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1157 | IPPD_McExplicitRpfInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1158 | IPPD_McSipBasedRpfInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1159 | IPPD_UcLooseRpfInt                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1160 | IPPD_UcStrictRpfInt                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1161 | IPPD_SameInteraceInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1162 | IPPD_FacilityInvalidInt                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1163 | IPPD_OutlifOverFlowInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1164 | IPPD_PacketIsApplet                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1165 | IPPD_ECC_ParityErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1166 | IPPD_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1167 | IPPD_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1168 | EDB_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1169 | EDB_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1170 | EDB_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1171 | PDM_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1172 | PDM_FreeError                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1173 | PDM_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1174 | PDM_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1175 | SIF_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1176 | SIF_StatisticsBillingFifosErrInt                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1177 | SIF_StatisticsQsizeFifosErrInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1178 | SIF_StatisticsBillingOpcodeErrInt                                | storm_count=0, storm_period=0 |&#13;&#10;| 1179 | SIF_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1180 | SIF_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1181 | SIF_ST_RPRT_BILLING_RX_FIFO_ERR_StBillFifoOvfInt_0               | storm_count=0, storm_period=0 |&#13;&#10;| 1182 | SIF_ST_RPRT_BILLING_RX_FIFO_ERR_StBillFifoOvfInt_1               | storm_count=0, storm_period=0 |&#13;&#10;| 1183 | SIF_ST_RPRT_BILLING_RX_FIFO_ERR_StBillFifoOvfInt_2               | storm_count=0, storm_period=0 |&#13;&#10;| 1184 | SIF_ST_RPRT_BILLING_RX_FIFO_ERR_StBillFifoOvfInt_3               | storm_count=0, storm_period=0 |&#13;&#10;| 1185 | SIF_ST_RPRT_BILLING_RX_FIFO_ERR_StBillFifoOvfInt_4               | storm_count=0, storm_period=0 |&#13;&#10;| 1186 | SIF_ST_RPRT_BILLING_RX_FIFO_ERR_StBillFifoOvfInt_5               | storm_count=0, storm_period=0 |&#13;&#10;| 1187 | SIF_ST_RPRT_QSIZE_RX_FIFO_ERR_StQsizeFifoOvfInt_0                | storm_count=0, storm_period=0 |&#13;&#10;| 1188 | SIF_ST_RPRT_QSIZE_RX_FIFO_ERR_StQsizeFifoOvfInt_1                | storm_count=0, storm_period=0 |&#13;&#10;| 1189 | SIF_ST_RPRT_QSIZE_RX_FIFO_ERR_StQsizeFifoOvfInt_2                | storm_count=0, storm_period=0 |&#13;&#10;| 1190 | SIF_ST_RPRT_QSIZE_RX_FIFO_ERR_StQsizeFifoOvfInt_3                | storm_count=0, storm_period=0 |&#13;&#10;| 1191 | SIF_ST_BILL_OPCODE_ERR_StBillOpcodeInt_0                         | storm_count=0, storm_period=0 |&#13;&#10;| 1192 | SIF_ST_BILL_OPCODE_ERR_StBillOpcodeInt_1                         | storm_count=0, storm_period=0 |&#13;&#10;| 1193 | SIF_ST_BILL_OPCODE_ERR_StBillOpcodeInt_2                         | storm_count=0, storm_period=0 |&#13;&#10;| 1194 | SIF_ST_BILL_OPCODE_ERR_StBillOpcodeInt_3                         | storm_count=0, storm_period=0 |&#13;&#10;| 1195 | SIF_ST_BILL_OPCODE_ERR_StBillOpcodeInt_4                         | storm_count=0, storm_period=0 |&#13;&#10;| 1196 | SIF_ST_BILL_OPCODE_ERR_StBillOpcodeInt_5                         | storm_count=0, storm_period=0 |&#13;&#10;| 1197 | ECGM_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1199 | ECGM_DroppedUcPdInt                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1200 | ECGM_DroppedUcDbInt                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1201 | ECGM_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1202 | ECGM_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1203 | ECGM_CGM_REP_AROUND_TotalDbOverflowRepAroundInterrupt            | storm_count=0, storm_period=0 |&#13;&#10;| 1204 | ECGM_CGM_REP_AROUND_TotalDbUnderflowRepAroundInterrupt           | storm_count=0, storm_period=0 |&#13;&#10;| 1205 | ECGM_CGM_REP_AROUND_TotalPdOverflowRepAroundInterrupt            | storm_count=0, storm_period=0 |&#13;&#10;| 1206 | ECGM_CGM_REP_AROUND_TotalPdUnderflowRepAroundInterrupt           | storm_count=0, storm_period=0 |&#13;&#10;| 1207 | ECGM_CGM_REP_AROUND_McRsvdPdSp0RepAroundInterrupt                | storm_count=0, storm_period=0 |&#13;&#10;| 1208 | ECGM_CGM_REP_AROUND_McRsvdPdSp1RepAroundInterrupt                | storm_count=0, storm_period=0 |&#13;&#10;| 1209 | ECGM_CGM_REP_AROUND_McRsvdDbSp0RepAroundInterrupt                | storm_count=0, storm_period=0 |&#13;&#10;| 1210 | ECGM_CGM_REP_AROUND_McRsvdDbSp1RepAroundInterrupt                | storm_count=0, storm_period=0 |&#13;&#10;| 1211 | ECGM_CGM_REP_AROUND_McPdSpTc0UnderflowRepAroundInterrupt         | storm_count=0, storm_period=0 |&#13;&#10;| 1212 | ECGM_CGM_REP_AROUND_McPdSpTc1UnderflowRepAroundInterrupt         | storm_count=0, storm_period=0 |&#13;&#10;| 1213 | ECGM_CGM_REP_AROUND_McPdSpTc2UnderflowRepAroundInterrupt         | storm_count=0, storm_period=0 |&#13;&#10;| 1214 | ECGM_CGM_REP_AROUND_McPdSpTc3UnderflowRepAroundInterrupt         | storm_count=0, storm_period=0 |&#13;&#10;| 1215 | ECGM_CGM_REP_AROUND_McPdSpTc4UnderflowRepAroundInterrupt         | storm_count=0, storm_period=0 |&#13;&#10;| 1216 | ECGM_CGM_REP_AROUND_McPdSpTc5UnderflowRepAroundInterrupt         | storm_count=0, storm_period=0 |&#13;&#10;| 1217 | ECGM_CGM_REP_AROUND_McPdSpTc6UnderflowRepAroundInterrupt         | storm_count=0, storm_period=0 |&#13;&#10;| 1218 | ECGM_CGM_REP_AROUND_McPdSpTc7UnderflowRepAroundInterrupt         | storm_count=0, storm_period=0 |&#13;&#10;| 1219 | ECGM_CGM_REP_AROUND_McPdSpTc8UnderflowRepAroundInterrupt         | storm_count=0, storm_period=0 |&#13;&#10;| 1220 | ECGM_CGM_REP_AROUND_McPdSpTc9UnderflowRepAroundInterrupt         | storm_count=0, storm_period=0 |&#13;&#10;| 1221 | ECGM_CGM_REP_AROUND_McPdSpTc10UnderflowRepAroundInterrupt        | storm_count=0, storm_period=0 |&#13;&#10;| 1222 | ECGM_CGM_REP_AROUND_McPdSpTc11UnderflowRepAroundInterrupt        | storm_count=0, storm_period=0 |&#13;&#10;| 1223 | ECGM_CGM_REP_AROUND_McPdSpTc12UnderflowRepAroundInterrupt        | storm_count=0, storm_period=0 |&#13;&#10;| 1224 | ECGM_CGM_REP_AROUND_McPdSpTc13UnderflowRepAroundInterrupt        | storm_count=0, storm_period=0 |&#13;&#10;| 1225 | ECGM_CGM_REP_AROUND_McPdSpTc14UnderflowRepAroundInterrupt        | storm_count=0, storm_period=0 |&#13;&#10;| 1226 | ECGM_CGM_REP_AROUND_McPdSpTc15UnderflowRepAroundInterrupt        | storm_count=0, storm_period=0 |&#13;&#10;| 1227 | ECGM_CGM_REP_AROUND_PdcmUnderflowRepAroundInterrupt              | storm_count=0, storm_period=0 |&#13;&#10;| 1228 | ECGM_CGM_REP_AROUND_PdcmOverflowRepAroundInterrupt               | storm_count=0, storm_period=0 |&#13;&#10;| 1229 | ECGM_CGM_REP_AROUND_QdcmUnderflowRepAroundInterrupt              | storm_count=0, storm_period=0 |&#13;&#10;| 1230 | ECGM_CGM_REP_AROUND_QdcmOverflowRepAroundInterrupt               | storm_count=0, storm_period=0 |&#13;&#10;| 1231 | ECGM_CGM_REP_AROUND_PqsmUnderflowRepAroundInterrupt              | storm_count=0, storm_period=0 |&#13;&#10;| 1232 | ECGM_CGM_REP_AROUND_PqsmOverflowRepAroundInterrupt               | storm_count=0, storm_period=0 |&#13;&#10;| 1233 | ECGM_CGM_REP_AROUND_QqsmUnderflowRepAroundInterrupt              | storm_count=0, storm_period=0 |&#13;&#10;| 1234 | ECGM_CGM_REP_AROUND_QqsmOverflowRepAroundInterrupt               | storm_count=0, storm_period=0 |&#13;&#10;| 1235 | ECGM_CGM_REP_AROUND_FqsmUnderflowRepAroundInterrupt              | storm_count=0, storm_period=0 |&#13;&#10;| 1236 | ECGM_CGM_REP_AROUND_FqsmOverflowRepAroundInterrupt               | storm_count=0, storm_period=0 |&#13;&#10;| 1237 | ECGM_CGM_REP_AROUND_FdcmUnderflowRepAroundInterrupt              | storm_count=0, storm_period=0 |&#13;&#10;| 1238 | ECGM_CGM_REP_AROUND_FdcmOverflowRepAroundInterrupt               | storm_count=0, storm_period=0 |&#13;&#10;| 1239 | MACT_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1240 | MACT_LocalMactInt                                                | storm_count=0, storm_period=0 |&#13;&#10;| 1241 | MACT_LARGE_EM_MactErrorLearnRequestOverStronger                  | storm_count=0, storm_period=0 |&#13;&#10;| 1242 | MACT_LARGE_EM_MactWarningLearnOverExisting                       | storm_count=0, storm_period=0 |&#13;&#10;| 1243 | MACT_LARGE_EM_MactErrorDeleteNonExist                            | storm_count=0, storm_period=0 |&#13;&#10;| 1244 | MACT_LARGE_EM_MactErrorTransplantRequestOverStronger             | storm_count=0, storm_period=0 |&#13;&#10;| 1245 | MACT_LARGE_EM_MactErrorRefreshRequestOverStronger                | storm_count=0, storm_period=0 |&#13;&#10;| 1246 | MACT_LARGE_EM_MactWarningTransplantNonExist                      | storm_count=0, storm_period=0 |&#13;&#10;| 1247 | MACT_LARGE_EM_MactWarningRefreshNonExist                         | storm_count=0, storm_period=0 |&#13;&#10;| 1248 | MACT_LARGE_EM_MactMngmntReqFidExceedLimit                        | storm_count=0, storm_period=0 |&#13;&#10;| 1249 | MACT_LARGE_EM_MactMngmntReqFidExceedLimitAllowed                 | storm_count=0, storm_period=0 |&#13;&#10;| 1250 | MACT_LARGE_EM_MactEventReady                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1252 | MACT_LARGE_EM_MactEventFifoHighThresholdReached                  | storm_count=0, storm_period=0 |&#13;&#10;| 1253 | MACT_LARGE_EM_MactReplyReady                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1254 | MACT_LARGE_EM_MactReplyFifoReplyDrop                             | storm_count=0, storm_period=0 |&#13;&#10;| 1255 | MACT_LARGE_EM_MactFidCounterOverflow                             | storm_count=0, storm_period=0 |&#13;&#10;| 1256 | MACT_LARGE_EM_MactMngmntReqMactDbExceedLimit                     | storm_count=0, storm_period=0 |&#13;&#10;| 1257 | MACT_LARGE_EM_MactMngmntReqMactDbExceedLimitAllowed              | storm_count=0, storm_period=0 |&#13;&#10;| 1258 | MACT_LARGE_EM_EmpNonMactEventDrop                                | storm_count=0, storm_period=0 |&#13;&#10;| 1259 | MACT_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1260 | MACT_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1261 | EPNI_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1262 | EPNI_SatOvfInt                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1263 | EPNI_OlpOvfInt                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1264 | EPNI_OamOvfInt                                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1265 | EPNI_EventorOvfInt                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1266 | EPNI_EtppIncAboveThInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1267 | EPNI_EtppDecAboveThInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1268 | EPNI_EtppTotalIncAboveThInt                                      | storm_count=0, storm_period=0 |&#13;&#10;| 1269 | EPNI_EtppTotalDecAboveThInt                                      | storm_count=0, storm_period=0 |&#13;&#10;| 1270 | EPNI_EtppTailAboveIncInt                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1271 | EPNI_EtppEbtrErrInt                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1272 | EPNI_EtppTotalDecAbovePktSizeInt                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1273 | EPNI_EtppCropTwoNullInt                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1274 | EPNI_EtppPktIncAboveMaxPktSizeInt                                | storm_count=0, storm_period=0 |&#13;&#10;| 1275 | EPNI_EtppIllegalCropTypeInt                                      | storm_count=0, storm_period=0 |&#13;&#10;| 1276 | EPNI_EtppMirrAdditionalInfoAboveThInt                            | storm_count=0, storm_period=0 |&#13;&#10;| 1277 | EPNI_EtppMirrUnknownPriorityInt                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1278 | EPNI_AlignerTransmitSizeAboveThInt                               | storm_count=0, storm_period=0 |&#13;&#10;| 1279 | EPNI_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1280 | EPNI_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1281 | DDP_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1282 | DDP_ErrorPacketOversize                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1283 | DDP_ErrorDramBundleOversize                                      | storm_count=0, storm_period=0 |&#13;&#10;| 1284 | DDP_ErrorSram16bCntOvrf                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1285 | DDP_ErrorOmacCntOvrf                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1286 | DDP_ErrorExternalMem                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1288 | DDP_DeleteBdbFifoFull                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1289 | DDP_DeleteBdbFifoNotEmpty                                        | storm_count=0, storm_period=0 |&#13;&#10;| 1290 | DDP_PkupRxCfifUnderflow                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1291 | DDP_PkupRxCfifOverflow                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1292 | DDP_BecPtrFifoOverflow                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1293 | DDP_ErrorIte                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1294 | DDP_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1295 | DDP_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1296 | DDP_EXT_MEM_ERR_PkupCpydatEcc_1bErrInt                           | storm_count=0, storm_period=0 |&#13;&#10;| 1297 | DDP_EXT_MEM_ERR_PkupCpydatEcc_2bErrInt                           | storm_count=0, storm_period=0 |&#13;&#10;| 1298 | DDP_EXT_MEM_ERR_PkupCpydatCrcErrInt                              | storm_count=0, storm_period=0 |&#13;&#10;| 1299 | DDP_EXT_MEM_ERR_PkupPacketCrcErrInt                              | storm_count=0, storm_period=0 |&#13;&#10;| 1300 | DDP_ITE_ErrFtmhPktSizeIsNotStampped                              | storm_count=0, storm_period=0 |&#13;&#10;| 1301 | DDP_ITE_ErrFtmhIsNotStampped                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1302 | DDP_ITE_ErrBytesToAddAboveMax                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1303 | DDP_ITE_ErrBytesToRemoveAbovePsize                               | storm_count=0, storm_period=0 |&#13;&#10;| 1304 | DDP_ITE_ErrFtmhPsizeMismatch                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1305 | DDP_ITE_ErrPsizeMismatch                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1306 | DDP_ITE_ErrExpectedItppDeltaMismatch                             | storm_count=0, storm_period=0 |&#13;&#10;| 1307 | DDP_ITE_ErrNegativeDelta                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1308 | PEM_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1309 | PEM_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1310 | PEM_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1311 | CRPS_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1312 | CRPS_ErrorLmCollide                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1313 | CRPS_ErrorCounterOvf                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1314 | CRPS_Dma0FullnessEvent                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1315 | CRPS_Dma1FullnessEvent                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1316 | CRPS_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1317 | CRPS_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1318 | CRPS_LM_COLLISION_ERROR_LmCollisionError_0                       | storm_count=0, storm_period=0 |&#13;&#10;| 1319 | CRPS_LM_COLLISION_ERROR_LmCollisionError_1                       | storm_count=0, storm_period=0 |&#13;&#10;| 1320 | CRPS_LM_COLLISION_ERROR_LmCollisionError_2                       | storm_count=0, storm_period=0 |&#13;&#10;| 1321 | CRPS_LM_COLLISION_ERROR_LmCollisionError_3                       | storm_count=0, storm_period=0 |&#13;&#10;| 1322 | CRPS_LM_COLLISION_ERROR_LmCollisionError_4                       | storm_count=0, storm_period=0 |&#13;&#10;| 1323 | CRPS_LM_COLLISION_ERROR_LmCollisionError_5                       | storm_count=0, storm_period=0 |&#13;&#10;| 1324 | CRPS_LM_COLLISION_ERROR_LmCollisionError_6                       | storm_count=0, storm_period=0 |&#13;&#10;| 1325 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_0                   | storm_count=0, storm_period=0 |&#13;&#10;| 1326 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_1                   | storm_count=0, storm_period=0 |&#13;&#10;| 1327 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_2                   | storm_count=0, storm_period=0 |&#13;&#10;| 1328 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_3                   | storm_count=0, storm_period=0 |&#13;&#10;| 1329 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_4                   | storm_count=0, storm_period=0 |&#13;&#10;| 1330 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_5                   | storm_count=0, storm_period=0 |&#13;&#10;| 1331 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_6                   | storm_count=0, storm_period=0 |&#13;&#10;| 1332 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_7                   | storm_count=0, storm_period=0 |&#13;&#10;| 1333 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_8                   | storm_count=0, storm_period=0 |&#13;&#10;| 1334 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_9                   | storm_count=0, storm_period=0 |&#13;&#10;| 1335 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_10                  | storm_count=0, storm_period=0 |&#13;&#10;| 1336 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_11                  | storm_count=0, storm_period=0 |&#13;&#10;| 1337 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_12                  | storm_count=0, storm_period=0 |&#13;&#10;| 1338 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_13                  | storm_count=0, storm_period=0 |&#13;&#10;| 1339 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_14                  | storm_count=0, storm_period=0 |&#13;&#10;| 1340 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_15                  | storm_count=0, storm_period=0 |&#13;&#10;| 1341 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_16                  | storm_count=0, storm_period=0 |&#13;&#10;| 1342 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_17                  | storm_count=0, storm_period=0 |&#13;&#10;| 1343 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_18                  | storm_count=0, storm_period=0 |&#13;&#10;| 1344 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_19                  | storm_count=0, storm_period=0 |&#13;&#10;| 1345 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_20                  | storm_count=0, storm_period=0 |&#13;&#10;| 1346 | CRPS_ERROR_COUNTER_OVF_ERROR_CounterOvfError_21                  | storm_count=0, storm_period=0 |&#13;&#10;| 1347 | CRPS_DMA_0_FULLNESS_Dma0NotEmptyEvent                            | storm_count=0, storm_period=0 |&#13;&#10;| 1348 | CRPS_DMA_0_FULLNESS_Dma0AlmostFullEvent                          | storm_count=0, storm_period=0 |&#13;&#10;| 1349 | CRPS_DMA_0_FULLNESS_Dma0FullEvent                                | storm_count=0, storm_period=0 |&#13;&#10;| 1350 | CRPS_DMA_1_FULLNESS_Dma1NotEmptyEvent                            | storm_count=0, storm_period=0 |&#13;&#10;| 1351 | CRPS_DMA_1_FULLNESS_Dma1AlmostFullEvent                          | storm_count=0, storm_period=0 |&#13;&#10;| 1352 | CRPS_DMA_1_FULLNESS_Dma1FullEvent                                | storm_count=0, storm_period=0 |&#13;&#10;| 1353 | CDUM_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1354 | CDUM_TxFifoOverflowInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1355 | CDUM_RxFifoOverflowInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1356 | CDUM_WrongWordFromMac0Int                                        | storm_count=0, storm_period=0 |&#13;&#10;| 1357 | CDUM_WrongWordFromMac1Int                                        | storm_count=0, storm_period=0 |&#13;&#10;| 1358 | CDUM_TxMissingSobInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1359 | CDUM_TxDoubleSobInt                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1360 | CDUM_RxNumDroppedEopsInt                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1361 | CDUM_RxNumDroppedEops_75pInt                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1362 | CDUM_NbiPktDropCounters0_75pInterrupt                            | storm_count=0, storm_period=0 |&#13;&#10;| 1363 | CDUM_LinkStatusChangeInt                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1364 | CDUM_AlignerFifoMac0OvfInt                                       | storm_count=0, storm_period=0 |&#13;&#10;| 1365 | CDUM_AlignerFifoMac1OvfInt                                       | storm_count=0, storm_period=0 |&#13;&#10;| 1366 | CDUM_PfcDeadlockBreakingMechanismInt                             | storm_count=0, storm_period=0 |&#13;&#10;| 1367 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_0      | storm_count=0, storm_period=0 |&#13;&#10;| 1368 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_1      | storm_count=0, storm_period=0 |&#13;&#10;| 1369 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_2      | storm_count=0, storm_period=0 |&#13;&#10;| 1370 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_3      | storm_count=0, storm_period=0 |&#13;&#10;| 1371 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_4      | storm_count=0, storm_period=0 |&#13;&#10;| 1372 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_5      | storm_count=0, storm_period=0 |&#13;&#10;| 1373 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_6      | storm_count=0, storm_period=0 |&#13;&#10;| 1374 | CDUM_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_7      | storm_count=0, storm_period=0 |&#13;&#10;| 1375 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort0Int        | storm_count=0, storm_period=0 |&#13;&#10;| 1376 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort1Int        | storm_count=0, storm_period=0 |&#13;&#10;| 1377 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort2Int        | storm_count=0, storm_period=0 |&#13;&#10;| 1378 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort3Int        | storm_count=0, storm_period=0 |&#13;&#10;| 1379 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort4Int        | storm_count=0, storm_period=0 |&#13;&#10;| 1380 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort5Int        | storm_count=0, storm_period=0 |&#13;&#10;| 1381 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort6Int        | storm_count=0, storm_period=0 |&#13;&#10;| 1382 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort7Int        | storm_count=0, storm_period=0 |&#13;&#10;| 1383 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort8Int        | storm_count=0, storm_period=0 |&#13;&#10;| 1384 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort9Int        | storm_count=0, storm_period=0 |&#13;&#10;| 1385 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort10Int       | storm_count=0, storm_period=0 |&#13;&#10;| 1386 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort11Int       | storm_count=0, storm_period=0 |&#13;&#10;| 1387 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort12Int       | storm_count=0, storm_period=0 |&#13;&#10;| 1388 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort13Int       | storm_count=0, storm_period=0 |&#13;&#10;| 1389 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort14Int       | storm_count=0, storm_period=0 |&#13;&#10;| 1390 | CDUM_NBI_PKT_DROP_COUNTERS_75P_PktDropCounter_75pPort15Int       | storm_count=0, storm_period=0 |&#13;&#10;| 1391 | CDUM_ECC_ParityErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1392 | CDUM_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1393 | CDUM_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1394 | MESH_TOPOLOGY_MESH_INTERRUPTS_SyncLoss                           | storm_count=0, storm_period=0 |&#13;&#10;| 1395 | MESH_TOPOLOGY_MESH_INTERRUPTS_SyncTimeOut                        | storm_count=0, storm_period=0 |&#13;&#10;| 1396 | IPPA_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1397 | IPPA_ECC_ParityErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1398 | IPPA_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1399 | IPPA_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1400 | ITPP_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1401 | ITPP_ErrItppPsizeType0Mismatch                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1402 | ITPP_ErrItppPsizeType1Mismatch                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1403 | ITPP_ErrItppPsizeType2Mismatch                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1404 | ITPP_ErrItppPsizeType3Mismatch                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1405 | ITPP_ErrItppPsizeType4Mismatch                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1406 | ITPP_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1407 | ITPP_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1408 | MRPS_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1409 | MRPS_IngressEngWrapErrInt                                        | storm_count=0, storm_period=0 |&#13;&#10;| 1410 | MRPS_EgressEngWrapErrInt                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1411 | MRPS_IngressEngRxFifoFullErrInt                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1412 | MRPS_EgressEngRxFifoFullErrInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1413 | MRPS_IngressEngOopFifoNotEmptyInt                                | storm_count=0, storm_period=0 |&#13;&#10;| 1414 | MRPS_EgressEngOopFifoNotEmptyInt                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1415 | MRPS_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1416 | MRPS_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1417 | MRPS_EGR_ENG_WRAP_EgrEng0_WrapErrInt                             | storm_count=0, storm_period=0 |&#13;&#10;| 1418 | MRPS_EGR_ENG_WRAP_EgrEng1_WrapErrInt                             | storm_count=0, storm_period=0 |&#13;&#10;| 1419 | MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_IngGlblEngOopFifoNotEmptyInt     | storm_count=0, storm_period=0 |&#13;&#10;| 1420 | MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_IngEng0_OopFifoNotEmptyInt       | storm_count=0, storm_period=0 |&#13;&#10;| 1421 | MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_IngEng1_OopFifoNotEmptyInt       | storm_count=0, storm_period=0 |&#13;&#10;| 1422 | MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_IngEng2_OopFifoNotEmptyInt       | storm_count=0, storm_period=0 |&#13;&#10;| 1423 | MRPS_EGR_ENG_OOP_FIFO_NOT_EMPTY_EgrEng0_OopFifoNotEmptyInt       | storm_count=0, storm_period=0 |&#13;&#10;| 1424 | MRPS_EGR_ENG_OOP_FIFO_NOT_EMPTY_EgrEng1_OopFifoNotEmptyInt       | storm_count=0, storm_period=0 |&#13;&#10;| 1425 | MRPS_ING_ENG_WRAP_IngGlblEngWrapErrInt                           | storm_count=0, storm_period=0 |&#13;&#10;| 1426 | MRPS_ING_ENG_WRAP_IngEng0_WrapErrInt                             | storm_count=0, storm_period=0 |&#13;&#10;| 1427 | MRPS_ING_ENG_WRAP_IngEng1_WrapErrInt                             | storm_count=0, storm_period=0 |&#13;&#10;| 1428 | MRPS_ING_ENG_WRAP_IngEng2_WrapErrInt                             | storm_count=0, storm_period=0 |&#13;&#10;| 1429 | FCT_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1430 | FCT_UnrchDestEvent                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1431 | FCT_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1432 | FCT_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1433 | DDHA_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1434 | DDHA_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1435 | DDHA_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1436 | EPS_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1437 | EPS_QpAccOverflow                                                | storm_count=0, storm_period=0 |&#13;&#10;| 1438 | EPS_QpDeqOverflow                                                | storm_count=0, storm_period=0 |&#13;&#10;| 1439 | EPS_TcgAccOverflow                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1440 | EPS_TcgDeqOverflow                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1441 | EPS_OtmAccHpOverflow                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1442 | EPS_OtmDeqHpOverflow                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1443 | EPS_OtmAccLpOverflow                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1444 | EPS_OtmDeqLpOverflow                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1445 | EPS_CalAccHpOverflow                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1446 | EPS_CalDeqHpOverflow                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1447 | EPS_CalAccLpOverflow                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1448 | EPS_CalDeqLpOverflow                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1449 | EPS_McUcWfqAccOverflow                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1450 | EPS_McUcWfqDeqOverflow                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1451 | EPS_TcgWfqAccOverflow                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1452 | EPS_TcgWfqDeqOverflow                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1453 | EPS_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1454 | EPS_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1455 | IPPB_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1456 | IPPB_FlpPacketsRejectedByEgwInt                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1457 | IPPB_FlpPacketsRejectedByEgwIOpcode                              | storm_count=0, storm_period=0 |&#13;&#10;| 1458 | IPPB_LelInterruptRegisterOne                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1459 | IPPB_LEL_ONE_LelBurstFifoDrop                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1460 | IPPB_LEL_ONE_EgressOpportunisticFifoDrop                         | storm_count=0, storm_period=0 |&#13;&#10;| 1461 | IPPB_LEL_ONE_OpportunisticLookupDrop                             | storm_count=0, storm_period=0 |&#13;&#10;| 1462 | IPPB_LEL_ONE_LelErrDataValid                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1463 | IPPB_LEL_ONE_LelControlFifoDrop                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1464 | IPPB_LEL_ONE_LelTxiDrop                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1465 | IPPB_ECC_ParityErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1466 | IPPB_ECC_Ecc_1bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1467 | IPPB_ECC_Ecc_2bErrInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1468 | NMG_ErrBitsFromEgqInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1469 | NMG_WrongEgqWordInt                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1470 | NMG_SyncEth0Int                                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1471 | NMG_SyncEth1Int                                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1472 | NMG_LinkStatusChange                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1473 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_0       | storm_count=0, storm_period=0 |&#13;&#10;| 1474 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_1       | storm_count=0, storm_period=0 |&#13;&#10;| 1475 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_2       | storm_count=0, storm_period=0 |&#13;&#10;| 1476 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_3       | storm_count=0, storm_period=0 |&#13;&#10;| 1477 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_4       | storm_count=0, storm_period=0 |&#13;&#10;| 1478 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_5       | storm_count=0, storm_period=0 |&#13;&#10;| 1479 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_6       | storm_count=0, storm_period=0 |&#13;&#10;| 1480 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_7       | storm_count=0, storm_period=0 |&#13;&#10;| 1481 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_8       | storm_count=0, storm_period=0 |&#13;&#10;| 1482 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_9       | storm_count=0, storm_period=0 |&#13;&#10;| 1483 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_10      | storm_count=0, storm_period=0 |&#13;&#10;| 1484 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_11      | storm_count=0, storm_period=0 |&#13;&#10;| 1485 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_12      | storm_count=0, storm_period=0 |&#13;&#10;| 1486 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_13      | storm_count=0, storm_period=0 |&#13;&#10;| 1487 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_14      | storm_count=0, storm_period=0 |&#13;&#10;| 1488 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_15      | storm_count=0, storm_period=0 |&#13;&#10;| 1489 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_16      | storm_count=0, storm_period=0 |&#13;&#10;| 1490 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_17      | storm_count=0, storm_period=0 |&#13;&#10;| 1491 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_18      | storm_count=0, storm_period=0 |&#13;&#10;| 1492 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_19      | storm_count=0, storm_period=0 |&#13;&#10;| 1493 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_20      | storm_count=0, storm_period=0 |&#13;&#10;| 1494 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_21      | storm_count=0, storm_period=0 |&#13;&#10;| 1495 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_22      | storm_count=0, storm_period=0 |&#13;&#10;| 1496 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_23      | storm_count=0, storm_period=0 |&#13;&#10;| 1497 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_24      | storm_count=0, storm_period=0 |&#13;&#10;| 1498 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_25      | storm_count=0, storm_period=0 |&#13;&#10;| 1499 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_26      | storm_count=0, storm_period=0 |&#13;&#10;| 1500 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_27      | storm_count=0, storm_period=0 |&#13;&#10;| 1501 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_28      | storm_count=0, storm_period=0 |&#13;&#10;| 1502 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_29      | storm_count=0, storm_period=0 |&#13;&#10;| 1503 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_30      | storm_count=0, storm_period=0 |&#13;&#10;| 1504 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_31      | storm_count=0, storm_period=0 |&#13;&#10;| 1505 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_32      | storm_count=0, storm_period=0 |&#13;&#10;| 1506 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_33      | storm_count=0, storm_period=0 |&#13;&#10;| 1507 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_34      | storm_count=0, storm_period=0 |&#13;&#10;| 1508 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_35      | storm_count=0, storm_period=0 |&#13;&#10;| 1509 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_36      | storm_count=0, storm_period=0 |&#13;&#10;| 1510 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_37      | storm_count=0, storm_period=0 |&#13;&#10;| 1511 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_38      | storm_count=0, storm_period=0 |&#13;&#10;| 1512 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_39      | storm_count=0, storm_period=0 |&#13;&#10;| 1513 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_40      | storm_count=0, storm_period=0 |&#13;&#10;| 1514 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_41      | storm_count=0, storm_period=0 |&#13;&#10;| 1515 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_42      | storm_count=0, storm_period=0 |&#13;&#10;| 1516 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_43      | storm_count=0, storm_period=0 |&#13;&#10;| 1517 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_44      | storm_count=0, storm_period=0 |&#13;&#10;| 1518 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_45      | storm_count=0, storm_period=0 |&#13;&#10;| 1519 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_46      | storm_count=0, storm_period=0 |&#13;&#10;| 1520 | NMG_LINK_STATUS_CHANGE_LinkStatusChangeInterruptRegister_47      | storm_count=0, storm_period=0 |&#13;&#10;| 1521 | DQM_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1522 | DQM_HeadUpdtInLastErrInt                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1523 | DQM_HeadUpdtInEmptyErrInt                                        | storm_count=0, storm_period=0 |&#13;&#10;| 1524 | DQM_DeqCmdToEmptyErrInt                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1525 | DQM_TxFifosErrInt                                                | storm_count=0, storm_period=0 |&#13;&#10;| 1526 | DQM_AllocatedBdmBdbRangeErr                                      | storm_count=0, storm_period=0 |&#13;&#10;| 1527 | DQM_AllocatedWhenBdbFifoEmptyErr                                 | storm_count=0, storm_period=0 |&#13;&#10;| 1528 | DQM_TX_FIFO_ERR_TxBdFifoOvfInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1529 | DQM_TX_FIFO_ERR_TxBdFifoUnfInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1530 | DQM_TX_FIFO_ERR_TxBbFifoOvfInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1531 | DQM_TX_FIFO_ERR_TxBbFifoUnfInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1532 | DQM_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1533 | DQM_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1534 | RQP_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1535 | RQP_PktReasIntVec                                                | storm_count=0, storm_period=0 |&#13;&#10;| 1536 | RQP_TdmPacketSizeInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1537 | RQP_AllDataBuffersAllocatedInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1538 | RQP_DbfUsedSameBankInt                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1539 | RQP_UcFifoFullInt                                                | storm_count=0, storm_period=0 |&#13;&#10;| 1540 | RQP_TdmFifoFullInt                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1541 | RQP_MchFifoFullInt                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1542 | RQP_MclFifoFullInt                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1543 | RQP_UcPktPortFf                                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1544 | RQP_IllegalPktSizeInt                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1545 | RQP_IllegalBierOffset                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1546 | RQP_PrsIntVec                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1547 | RQP_ECC_ParityErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1548 | RQP_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1549 | RQP_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1550 | RQP_PACKET_REASSEMBLY_CdcPktSizeErr                              | storm_count=0, storm_period=0 |&#13;&#10;| 1551 | RQP_PACKET_REASSEMBLY_CdcFragNumZeroErr                          | storm_count=0, storm_period=0 |&#13;&#10;| 1552 | RQP_PACKET_REASSEMBLY_CdcPcpLocNotInCellErr                      | storm_count=0, storm_period=0 |&#13;&#10;| 1553 | RQP_PACKET_REASSEMBLY_CdcNoEopOnEocErr                           | storm_count=0, storm_period=0 |&#13;&#10;| 1554 | RQP_PACKET_REASSEMBLY_CdcFdrErr                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1555 | RQP_PACKET_REASSEMBLY_CdcPairFragNumErr                          | storm_count=0, storm_period=0 |&#13;&#10;| 1556 | RQP_PACKET_REASSEMBLY_CdcCell0LastEopPsizeErr                    | storm_count=0, storm_period=0 |&#13;&#10;| 1557 | RQP_PACKET_REASSEMBLY_CdcSingleCellSrcErr                        | storm_count=0, storm_period=0 |&#13;&#10;| 1558 | RQP_PACKET_REASSEMBLY_CdcSopCellSizeErr                          | storm_count=0, storm_period=0 |&#13;&#10;| 1559 | RQP_PACKET_REASSEMBLY_CdcSopCellOversizeErr                      | storm_count=0, storm_period=0 |&#13;&#10;| 1560 | RQP_PACKET_REASSEMBLY_CupMissingSopErr                           | storm_count=0, storm_period=0 |&#13;&#10;| 1561 | RQP_PACKET_REASSEMBLY_CupMissingEopErr                           | storm_count=0, storm_period=0 |&#13;&#10;| 1562 | RQP_PACKET_REASSEMBLY_CupMissingCellErr                          | storm_count=0, storm_period=0 |&#13;&#10;| 1563 | RQP_PACKET_REASSEMBLY_CupTdmMismatchErr                          | storm_count=0, storm_period=0 |&#13;&#10;| 1564 | RQP_PACKET_REASSEMBLY_CupPktSizeMismatchErr                      | storm_count=0, storm_period=0 |&#13;&#10;| 1565 | RQP_PACKET_REASSEMBLY_CupMopCellSizeErr                          | storm_count=0, storm_period=0 |&#13;&#10;| 1566 | RQP_PACKET_REASSEMBLY_CupCell0LastEopPsizeErr                    | storm_count=0, storm_period=0 |&#13;&#10;| 1567 | RQP_PACKET_REASSEMBLY_CrcErr                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1568 | RQP_PACKET_REASSEMBLY_RcmAllContextsTakenErr                     | storm_count=0, storm_period=0 |&#13;&#10;| 1569 | RQP_PACKET_REASSEMBLY_RcmAllContextsTakenDiscardErr              | storm_count=0, storm_period=0 |&#13;&#10;| 1570 | RQP_PACKET_REASSEMBLY_RcmDynamicMissingSopErr                    | storm_count=0, storm_period=0 |&#13;&#10;| 1571 | RQP_PACKET_REASSEMBLY_RcmStaticMissConfigErr                     | storm_count=0, storm_period=0 |&#13;&#10;| 1572 | RQP_PRS_PrsOriginErr                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1573 | RQP_PRS_PrsSourceErr                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1574 | RQP_PRS_PrsTdmAndCell1                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1575 | RQP_PRS_PrsPrdFull                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1576 | RQP_PRS_PrsPrfFull                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1577 | MCP_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1578 | MCP_EngDb_A_Bank0_AccessErrInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1579 | MCP_EngDb_A_Bank1_AccessErrInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1580 | MCP_EngDb_C_Bank0_AccessErrInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1581 | MCP_EngDb_C_Bank1_AccessErrInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1582 | MCP_EngDb_C_Bank2_AccessErrInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1583 | MCP_EngDb_C_Bank3_AccessErrInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1584 | MCP_EngDb_C_Bank4_AccessErrInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1585 | MCP_EngDb_C_Bank5_AccessErrInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1586 | MCP_EngDb_C_Bank6_AccessErrInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1587 | MCP_EngDb_C_Bank7_AccessErrInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1588 | MCP_EngDb_C_Bank8_AccessErrInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1589 | MCP_EngDb_C_Bank9_AccessErrInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1590 | MCP_EngDb_C_Bank10_AccessErrInt                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1591 | MCP_EngDb_C_Bank11_AccessErrInt                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1592 | MCP_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1593 | MCP_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1594 | ECI_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1595 | ECI_MbuInt                                                       | storm_count=0, storm_period=0 |&#13;&#10;| 1596 | ECI_UcPllLockedLost                                              | storm_count=0, storm_period=0 |&#13;&#10;| 1597 | ECI_CorePllLockedLost                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1598 | ECI_MiscPll0LockedLost                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1599 | ECI_MiscPll1LockedLost                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1600 | ECI_MiscPll2LockedLost                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1601 | ECI_MiscPll3LockedLost                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1602 | ECI_MiscPll4LockedLost                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1603 | ECI_MiscPll5LockedLost                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1604 | ECI_NsTimerAsyncFifoFull                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1605 | ECI_NtpTimerAsyncFifoFull                                        | storm_count=0, storm_period=0 |&#13;&#10;| 1606 | ECI_Ieee1588TimerAsyncFifoFull                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1607 | ECI_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1608 | ECI_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1609 | HBMC_ErrorEcc                                                    | storm_count=0, storm_period=0 |&#13;&#10;| 1610 | HBMC_HbmCattrip                                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1611 | ILE_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1612 | ILE_IlknRxPort0StatusChangeInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1613 | ILE_IlknRxPort1StatusChangeInt                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1614 | ILE_IlknLinkPartnerStatusChangeIlkn0Int                          | storm_count=0, storm_period=0 |&#13;&#10;| 1615 | ILE_IlknLinkPartnerStatusChangeIlkn1Int                          | storm_count=0, storm_period=0 |&#13;&#10;| 1616 | ILE_IlknCoreRx0Int                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1617 | ILE_IlknCoreRx0SecondInt                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1618 | ILE_IlknCoreTx0Int                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1619 | ILE_IlknCoreTx0SecondInt                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1620 | ILE_IlknCoreRx1Int                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1621 | ILE_IlknCoreRx1SecondInt                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1622 | ILE_IlknCoreTx1Int                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1623 | ILE_IlknCoreTx1SecondInt                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1624 | ILE_RxElkOvfInt                                                  | storm_count=0, storm_period=0 |&#13;&#10;| 1625 | ILE_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1626 | ILE_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1627 | MDB_ErrorEcc                                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1628 | MDB_Isem_1_EmCuckooFail                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1629 | MDB_Isem_2_EmCuckooFail                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1630 | MDB_Isem_3_EmCuckooFail                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1631 | MDB_Lem_EmCuckooFail                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1632 | MDB_Ioem_EmCuckooFail_0                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1633 | MDB_Ioem_EmCuckooFail_1                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1634 | MDB_McId_EmCuckooFail                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1635 | MDB_Glem_EmCuckooFail_0                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1636 | MDB_Glem_EmCuckooFail_1                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1637 | MDB_Eoem_EmCuckooFail_0                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1638 | MDB_Eoem_EmCuckooFail_1                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1639 | MDB_Esem_EmCuckooFail                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1640 | MDB_Exem_1_EmCuckooFail                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1641 | MDB_Exem_2_EmCuckooFail                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1642 | MDB_Exem_3_EmCuckooFail                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1643 | MDB_Exem_4_EmCuckooFail                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1644 | MDB_Rmep_EmCuckooFail                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1645 | MDB_ECC_ParityErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1646 | MDB_ECC_Ecc_1bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1647 | MDB_ECC_Ecc_2bErrInt                                             | storm_count=0, storm_period=0 |&#13;&#10;| 1648 | EVNT_EVENTOR_EventorTxBinningWrpInterruptBit                     | storm_count=0, storm_period=0 |&#13;&#10;| 1649 | HBC_DSI_ReadDataPrefetchFifoUnderflow0                           | storm_count=0, storm_period=0 |&#13;&#10;| 1650 | HBC_DSI_ReadDataPrefetchFifoUnderflow1                           | storm_count=0, storm_period=0 |&#13;&#10;| 1651 | IRE_NIF_ERROR_NifErrSopLessThan_144Bytes                         | storm_count=0, storm_period=0 |&#13;&#10;| 1652 | ECGM_CgmRepAroundIntRegister                                     | storm_count=0, storm_period=0 |&#13;&#10;| 1653 | MACT_LARGE_EM_MactLelaFidExceedLimit                             | storm_count=0, storm_period=0 |&#13;&#10;| 1654 | MACT_LARGE_EM_MactLelaMactDbExceedLimit                          | storm_count=0, storm_period=0 |&#13;&#10;| 1655 | MACT_LARGE_EM_MactLelbFidExceedLimit                             | storm_count=0, storm_period=0 |&#13;&#10;| 1656 | MACT_LARGE_EM_MactLelbMactDbExceedLimit                          | storm_count=0, storm_period=0 |&#13;&#10;| 1657 | DDP_ErrorUnpackPacketSizeError                                   | storm_count=0, storm_period=0 |&#13;&#10;| 1658 | DDP_PkpOutFifOverflow                                            | storm_count=0, storm_period=0 |&#13;&#10;| 1659 | DDP_BecEnqFifoOverflow                                           | storm_count=0, storm_period=0 |&#13;&#10;| 1660 | DDP_BecWaitFifoOverflow                                          | storm_count=0, storm_period=0 |&#13;&#10;| 1661 | DDP_EXT_MEM_ERR_BtcTduEcc1bErrInt                                | storm_count=0, storm_period=0 |&#13;&#10;| 1662 | DDP_EXT_MEM_ERR_BtcTduEcc2bErrInt                                | storm_count=0, storm_period=0 |&#13;&#10;| 1663 | MRPS_EgressEngTxFifoReadWhenEmptyErrInt                          | storm_count=0, storm_period=0 |&#13;&#10;| 1664 | HBMC_HbmTempChange                                               | storm_count=0, storm_period=0 |&#13;&#10;| 1665 | MDB_Lem_EmpPulseScanDone                                         | storm_count=0, storm_period=0 |&#13;&#10;| 1666 | MDB_Exem_3_EmpPulseScanDone                                      | storm_count=0, storm_period=0 |&#13;&#10;| 1667 | MDB_Exem_4_EmpPulseScanDone                                      | storm_count=0, storm_period=0 |&#13;&#10;===========================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER INTeRrupt DuMP stat">SER INTeRrupt DuMP stat</a></h5>
        <textarea cols='180' rows='1' >No content for table:"                      Interrupt"</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER INTeRrupt DuMP flags BLock=eci">SER INTeRrupt DuMP flags BLock=eci</a></h5>
        <textarea cols='180' rows='21' >=====================================================&#13;&#10;|                                Interrupt          |&#13;&#10;=====================================================&#13;&#10;| ID   | Interrupt Name                 | FLAGs     |&#13;&#10;=====================================================&#13;&#10;| 1594 | ECI_ErrorEcc                   | FLAGs=0x1 |&#13;&#10;| 1595 | ECI_MbuInt                     | FLAGs=0x1 |&#13;&#10;| 1596 | ECI_UcPllLockedLost            | FLAGs=0x1 |&#13;&#10;| 1597 | ECI_CorePllLockedLost          | FLAGs=0x1 |&#13;&#10;| 1598 | ECI_MiscPll0LockedLost         | FLAGs=0x1 |&#13;&#10;| 1599 | ECI_MiscPll1LockedLost         | FLAGs=0x1 |&#13;&#10;| 1600 | ECI_MiscPll2LockedLost         | FLAGs=0x1 |&#13;&#10;| 1601 | ECI_MiscPll3LockedLost         | FLAGs=0x1 |&#13;&#10;| 1602 | ECI_MiscPll4LockedLost         | FLAGs=0x1 |&#13;&#10;| 1603 | ECI_MiscPll5LockedLost         | FLAGs=0x1 |&#13;&#10;| 1604 | ECI_NsTimerAsyncFifoFull       | FLAGs=0x1 |&#13;&#10;| 1605 | ECI_NtpTimerAsyncFifoFull      | FLAGs=0x1 |&#13;&#10;| 1606 | ECI_Ieee1588TimerAsyncFifoFull | FLAGs=0x1 |&#13;&#10;| 1607 | ECI_ECC_Ecc_1bErrInt           | FLAGs=0x1 |&#13;&#10;| 1608 | ECI_ECC_Ecc_2bErrInt           | FLAGs=0x1 |&#13;&#10;=====================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="SER INTeRrupt DuMP ID=0">SER INTeRrupt DuMP ID=0</a></h5>
        <textarea cols='180' rows='7' >0     OCB_ErrorEcc&#13;&#10;    FLAGS:      LOG ACT_BCM_ONLY Priority-0&#13;&#10;    storms:     timed_period=0, timed_count=0&#13;&#10;--------------------------------------------------------------------------------------&#13;&#10;	0 :    Enable(!Assert), stat=0, nominal_count=0, occurrences=0, start_time=0&#13;&#10;	1 :    Enable(!Assert), stat=0, nominal_count=0, occurrences=0, start_time=0&#13;&#10;--------------------------------------------------------------------------------------</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

    </body>
</html>
