#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Sun Nov  3 15:38:32 2019
# Process ID: 28844
# Current directory: /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado
# Command line: vivado
# Log file: /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/vivado.log
# Journal file: /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project img_proc_baseline /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
set_property board_part digilentinc.com:zybo-z7-20:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
add_files -fileset constrs_1 -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vhdl/Zybo-Z7-Master.xdc
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vhdl/digilent/vivado-library [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vhdl/digilent/vivado-library'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_bd_design "img_proc_baseline"
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/img_proc_baseline.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:2.0 dvi2rgb_0
WARNING: [IP_Flow 19-3432] UI File /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vhdl/digilent/vivado-library/ip/dvi2rgb/xgui/dvi2rgb_v2_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
endgroup
delete_bd_objs [get_bd_cells dvi2rgb_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:2.0 dvi2rgb_0
WARNING: [IP_Flow 19-2991] No XGUI Files found 
apply_board_connection -board_interface "hdmi_in" -ip_intf "dvi2rgb_0/TMDS" -diagram "img_proc_baseline" 
INFO: [board_interface 100-100] current_bd_design img_proc_baseline
INFO: [board_interface 100-100] set_property CONFIG.TMDS_BOARD_INTERFACE hdmi_in [get_bd_cells -quiet /dvi2rgb_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Slave -vlnv digilentinc.com:interface:tmds_rtl:1.0 hdmi_in
INFO: [board_interface 100-100] connect_bd_intf_net /hdmi_in /dvi2rgb_0/TMDS
apply_board_connection -board_interface "hdmi_in_ddc" -ip_intf "dvi2rgb_0/DDC" -diagram "img_proc_baseline" 
INFO: [board_interface 100-100] current_bd_design img_proc_baseline
INFO: [board_interface 100-100] set_property CONFIG.IIC_BOARD_INTERFACE hdmi_in_ddc [get_bd_cells -quiet /dvi2rgb_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 hdmi_in_ddc
INFO: [board_interface 100-100] connect_bd_intf_net /hdmi_in_ddc /dvi2rgb_0/DDC
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
apply_board_connection -board_interface "hdmi_out" -ip_intf "rgb2dvi_0/TMDS" -diagram "img_proc_baseline" 
INFO: [board_interface 100-100] current_bd_design img_proc_baseline
INFO: [board_interface 100-100] set_property CONFIG.TMDS_BOARD_INTERFACE hdmi_out [get_bd_cells -quiet /rgb2dvi_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:tmds_rtl:1.0 hdmi_out
INFO: [board_interface 100-100] connect_bd_intf_net /hdmi_out /rgb2dvi_0/TMDS
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "hdmi_in_hpd_led" -ip_intf "axi_gpio_0/GPIO" -diagram "img_proc_baseline" 
INFO: [board_interface 100-100] current_bd_design img_proc_baseline
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE hdmi_in_hpd_led [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 hdmi_in_hpd_led
INFO: [board_interface 100-100] connect_bd_intf_net /hdmi_in_hpd_led /axi_gpio_0/GPIO
WARNING: [board_interface 100-100] The IP interface axi_gpio_0/GPIO has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "hdmi_in_hpd_led" -ip_intf "axi_gpio_0/GPIO" -diagram "img_proc_baseline" '
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "img_proc_baseline" 
INFO: [board_interface 100-100] current_bd_design img_proc_baseline
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [board_interface 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_interface 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_interface 100-100] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 125000000 /sys_clock
WARNING: [board_interface 100-100] The IP interface clk_wiz_0/clock_CLK_IN1 has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
endgroup
startgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dvi2rgb_0/RefClk]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {109.241}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
startgroup
create_bd_port -dir O -from 0 -to 0 hdmi_in_hpd
connect_bd_net [get_bd_pins /xlconstant_0/dout] [get_bd_ports hdmi_in_hpd]
endgroup
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins rgb2dvi_0/PixelClk]
connect_bd_net [get_bd_pins rgb2dvi_0/aRst] [get_bd_pins dvi2rgb_0/aRst]
connect_bd_net [get_bd_pins clk_wiz_0/reset] [get_bd_pins rgb2dvi_0/aRst]
create_bd_port -dir I async_reset
connect_bd_net [get_bd_ports async_reset] [get_bd_pins rgb2dvi_0/aRst]
connect_bd_intf_net [get_bd_intf_pins dvi2rgb_0/RGB] [get_bd_intf_pins rgb2dvi_0/RGB]
regenerate_bd_layout
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/img_proc_baseline.bd] -top
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/img_proc_baseline.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/ui/bd_8d8f4592.ui> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/synth/img_proc_baseline.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/sim/img_proc_baseline.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/hdl/img_proc_baseline_wrapper.vhd
import_files -force -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/hdl/img_proc_baseline_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 15
INFO: [BD 41-1662] The design 'img_proc_baseline.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/img_proc_baseline.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/ui/bd_8d8f4592.ui> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/synth/img_proc_baseline.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/sim/img_proc_baseline.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/hdl/img_proc_baseline_wrapper.vhd
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_refclk was packaged with board value 'digilentinc.com:nexys_video:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 10
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_pixclk was packaged with board value 'digilentinc.com:nexys_video:part0:1.1'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_pixclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 10
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/hw_handoff/img_proc_baseline.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/hw_handoff/img_proc_baseline_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/synth/img_proc_baseline.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sun Nov  3 15:47:24 2019] Launched img_proc_baseline_clk_wiz_0_0_synth_1, img_proc_baseline_dvi2rgb_0_1_synth_1, img_proc_baseline_rgb2dvi_0_0_synth_1, synth_1...
Run output will be captured here:
img_proc_baseline_clk_wiz_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/img_proc_baseline_clk_wiz_0_0_synth_1/runme.log
img_proc_baseline_dvi2rgb_0_1_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/img_proc_baseline_dvi2rgb_0_1_synth_1/runme.log
img_proc_baseline_rgb2dvi_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/img_proc_baseline_rgb2dvi_0_0_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/synth_1/runme.log
[Sun Nov  3 15:47:24 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7545.238 ; gain = 172.383 ; free physical = 21179 ; free virtual = 28213
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Oct 24 2019 at 19:23:45
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
[?1034h

****** Xilinx cs_server v2019.2.0
  **** Build date : Oct 24 2019-18:51:27
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A825A0A
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/impl_1/img_proc_baseline_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/impl_1/img_proc_baseline_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/impl_1/img_proc_baseline_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx' at location 'uuid_856CCFBB72885B3D94FCF220C75EA228' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx' at location 'uuid_C45193E4BEDD5A779CFEC6585EEF5747' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/impl_1/img_proc_baseline_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/impl_1/img_proc_baseline_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/impl_1/img_proc_baseline_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 15:54:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 15:54:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 15:54:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 15:54:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 15:54:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 15:54:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 15:54:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 15:54:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/img_proc_baseline.bd}
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {8} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/img_proc_baseline.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/ui/bd_8d8f4592.ui> 
reset_run synth_1
reset_run img_proc_baseline_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/img_proc_baseline.bd> 
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/synth/img_proc_baseline.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/sim/img_proc_baseline.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/hdl/img_proc_baseline_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/hw_handoff/img_proc_baseline.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/hw_handoff/img_proc_baseline_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.srcs/sources_1/bd/img_proc_baseline/synth/img_proc_baseline.hwdef
[Sun Nov  3 15:56:34 2019] Launched img_proc_baseline_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
img_proc_baseline_clk_wiz_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/img_proc_baseline_clk_wiz_0_0_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/synth_1/runme.log
[Sun Nov  3 15:56:34 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/impl_1/runme.log
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/impl_1/img_proc_baseline_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/impl_1/img_proc_baseline_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.runs/impl_1/img_proc_baseline_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 16:00:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 16:00:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 16:00:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 16:00:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-03 16:00:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-03 16:00:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-03 16:00:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_baseline_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-03 16:00:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc_baseline/vivado/img_proc_baseline/img_proc_baseline.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 16:05:11 2019...
