{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467140845336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467140845336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 15:07:25 2016 " "Processing started: Tue Jun 28 15:07:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467140845336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467140845336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467140845336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1467140845874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_dcollidespheres.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_dcollidespheres.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_dCollideSpheres " "Found entity 1: fpga_dCollideSpheres" {  } { { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sphere_computeaabb.v 1 1 " "Found 1 design units, including 1 entities, in source file sphere_computeaabb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sphere_computeAABB " "Found entity 1: sphere_computeAABB" {  } { { "sphere_computeAABB.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/sphere_computeAABB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846119 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lessThan.v(64) " "Verilog HDL information at lessThan.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "lessThan.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/lessThan.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1467140846131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lessthan.v 1 1 " "Found 1 design units, including 1 entities, in source file lessthan.v" { { "Info" "ISGN_ENTITY_NAME" "1 lessThan " "Found entity 1: lessThan" {  } { { "lessThan.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/lessThan.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computeaabb.v 1 1 " "Found 1 design units, including 1 entities, in source file computeaabb.v" { { "Info" "ISGN_ENTITY_NAME" "1 computeAABB " "Found entity 1: computeAABB" {  } { { "computeAABB.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/computeAABB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capsule_computeaabb.v 1 1 " "Found 1 design units, including 1 entities, in source file capsule_computeaabb.v" { { "Info" "ISGN_ENTITY_NAME" "1 capsule_computeAABB " "Found entity 1: capsule_computeAABB" {  } { { "capsule_computeAABB.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/capsule_computeAABB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "box_computeaabb.v 1 1 " "Found 1 design units, including 1 entities, in source file box_computeaabb.v" { { "Info" "ISGN_ENTITY_NAME" "1 box_computeAABB " "Found entity 1: box_computeAABB" {  } { { "box_computeAABB.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/box_computeAABB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "approx_fp_sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file approx_fp_sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 approx_fp_sqrt " "Found entity 1: approx_fp_sqrt" {  } { { "approx_fp_sqrt.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/approx_fp_sqrt.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myjtag.v 1 1 " "Found 1 design units, including 1 entities, in source file myjtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 myjtag " "Found entity 1: myjtag" {  } { { "myjtag.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/myjtag.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/sqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distancecalc.v 1 1 " "Found 1 design units, including 1 entities, in source file distancecalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcPointsDistance3 " "Found entity 1: dCalcPointsDistance3" {  } { { "DistanceCalc.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/DistanceCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK dCollideSpheres.v(4) " "Verilog HDL Declaration information at dCollideSpheres.v(4): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/dCollideSpheres.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1467140846238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK0 clk0 dCollideSpheres.v(43) " "Verilog HDL Declaration information at dCollideSpheres.v(43): object \"CLK0\" differs only in case from object \"clk0\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/dCollideSpheres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1467140846238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK1 clk1 dCollideSpheres.v(43) " "Verilog HDL Declaration information at dCollideSpheres.v(43): object \"CLK1\" differs only in case from object \"clk1\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/dCollideSpheres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1467140846238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcollidespheres.v 1 1 " "Found 1 design units, including 1 entities, in source file dcollidespheres.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCollideSpheres " "Found entity 1: dCollideSpheres" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/dCollideSpheres.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcalcvectorlength3.v 1 1 " "Found 1 design units, including 1 entities, in source file dcalcvectorlength3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcVectorLength3 " "Found entity 1: dCalcVectorLength3" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/dCalcVectorLength3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug " "Found entity 1: jtag_debug" {  } { { "jtag_debug.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_rxtx.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_rxtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_rxtx " "Found entity 1: jtag_rxtx" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_rxtx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_rxtx_rdy.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_rxtx_rdy.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_rxtx_rdy " "Found entity 1: jtag_rxtx_rdy" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_rxtx_rdy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider2 " "Found entity 1: divider2" {  } { { "Verilog1.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/Verilog1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_tx " "Found entity 1: jtag_tx" {  } { { "jtag_tx.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140846309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140846309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_z__xsum_rside box_computeAABB.v(112) " "Verilog HDL Implicit Net warning at box_computeAABB.v(112): created implicit net for \"add_z__xsum_rside\"" {  } { { "box_computeAABB.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/box_computeAABB.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140846309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "output_z_wire1 sqrt.v(162) " "Verilog HDL Implicit Net warning at sqrt.v(162): created implicit net for \"output_z_wire1\"" {  } { { "sqrt.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/sqrt.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140846309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_debug.v(20) " "Verilog HDL Implicit Net warning at jtag_debug.v(20): created implicit net for \"e1dr\"" {  } { { "jtag_debug.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_debug.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140846309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_rxtx.v(22) " "Verilog HDL Implicit Net warning at jtag_rxtx.v(22): created implicit net for \"e1dr\"" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_rxtx.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140846309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_rxtx_rdy.v(23) " "Verilog HDL Implicit Net warning at jtag_rxtx_rdy.v(23): created implicit net for \"e1dr\"" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_rxtx_rdy.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140846309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_tx.v(21) " "Verilog HDL Implicit Net warning at jtag_tx.v(21): created implicit net for \"e1dr\"" {  } { { "jtag_tx.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_tx.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140846309 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dCalcVectorLength3.v(122) " "Verilog HDL Instantiation warning at dCalcVectorLength3.v(122): instance has no name" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/dCalcVectorLength3.v" 122 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1467140846319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_dCollideSpheres " "Elaborating entity \"fpga_dCollideSpheres\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1467140847296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key0 fpga_dCollideSpheres.v(54) " "Verilog HDL or VHDL warning at fpga_dCollideSpheres.v(54): object \"key0\" assigned a value but never read" {  } { { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1467140847298 "|fpga_dCollideSpheres"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset fpga_dCollideSpheres.v(60) " "Verilog HDL or VHDL warning at fpga_dCollideSpheres.v(60): object \"reset\" assigned a value but never read" {  } { { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1467140847298 "|fpga_dCollideSpheres"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag fpga_dCollideSpheres.v(61) " "Verilog HDL or VHDL warning at fpga_dCollideSpheres.v(61): object \"flag\" assigned a value but never read" {  } { { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1467140847298 "|fpga_dCollideSpheres"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_tx jtag_tx:jtag0 " "Elaborating entity \"jtag_tx\" for hierarchy \"jtag_tx:jtag0\"" {  } { { "fpga_dCollideSpheres.v" "jtag0" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_tx.v(55) " "Verilog HDL assignment warning at jtag_tx.v(55): truncated value with size 32 to match size of target (9)" {  } { { "jtag_tx.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_tx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847308 "|fpga_dCollideSpheres|jtag_tx:jtag0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_tx.v(65) " "Verilog HDL Case Statement information at jtag_tx.v(65): all case item expressions in this case statement are onehot" {  } { { "jtag_tx.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_tx.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1467140847308 "|fpga_dCollideSpheres|jtag_tx:jtag0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myjtag jtag_tx:jtag0\|myjtag:myjtag_inst " "Elaborating entity \"myjtag\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\"" {  } { { "jtag_tx.v" "myjtag_inst" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_tx.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "sld_virtual_jtag_component" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/myjtag.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/myjtag.v" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140847338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847338 ""}  } { { "myjtag.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/myjtag.v" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1467140847338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847346 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug jtag_debug:jtag9 " "Elaborating entity \"jtag_debug\" for hierarchy \"jtag_debug:jtag9\"" {  } { { "fpga_dCollideSpheres.v" "jtag9" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847397 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux_input jtag_debug.v(5) " "Verilog HDL or VHDL warning at jtag_debug.v(5): object \"aux_input\" assigned a value but never read" {  } { { "jtag_debug.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_debug.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1467140847399 "|fpga_dCollideSpheres|jtag_debug:jtag9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_debug.v(54) " "Verilog HDL assignment warning at jtag_debug.v(54): truncated value with size 32 to match size of target (9)" {  } { { "jtag_debug.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_debug.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847399 "|fpga_dCollideSpheres|jtag_debug:jtag9"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_debug.v(64) " "Verilog HDL Case Statement information at jtag_debug.v(64): all case item expressions in this case statement are onehot" {  } { { "jtag_debug.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_debug.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1467140847399 "|fpga_dCollideSpheres|jtag_debug:jtag9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "capsule_computeAABB capsule_computeAABB:test0 " "Elaborating entity \"capsule_computeAABB\" for hierarchy \"capsule_computeAABB:test0\"" {  } { { "fpga_dCollideSpheres.v" "test0" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier capsule_computeAABB:test0\|multiplier:mult_r2_lz " "Elaborating entity \"multiplier\" for hierarchy \"capsule_computeAABB:test0\|multiplier:mult_r2_lz\"" {  } { { "capsule_computeAABB.v" "mult_r2_lz" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/capsule_computeAABB.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(95) " "Verilog HDL assignment warning at multiply.v(95): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847434 "|fpga_dCollideSpheres|box_computeAABB:test0|multiplier:mult_r0side0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(96) " "Verilog HDL assignment warning at multiply.v(96): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847434 "|fpga_dCollideSpheres|box_computeAABB:test0|multiplier:mult_r0side0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(146) " "Verilog HDL assignment warning at multiply.v(146): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847434 "|fpga_dCollideSpheres|box_computeAABB:test0|multiplier:mult_r0side0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(152) " "Verilog HDL assignment warning at multiply.v(152): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847434 "|fpga_dCollideSpheres|box_computeAABB:test0|multiplier:mult_r0side0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(166) " "Verilog HDL assignment warning at multiply.v(166): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847434 "|fpga_dCollideSpheres|box_computeAABB:test0|multiplier:mult_r0side0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(176) " "Verilog HDL assignment warning at multiply.v(176): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847434 "|fpga_dCollideSpheres|box_computeAABB:test0|multiplier:mult_r0side0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(183) " "Verilog HDL assignment warning at multiply.v(183): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847434 "|fpga_dCollideSpheres|box_computeAABB:test0|multiplier:mult_r0side0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(200) " "Verilog HDL assignment warning at multiply.v(200): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847434 "|fpga_dCollideSpheres|box_computeAABB:test0|multiplier:mult_r0side0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(213) " "Verilog HDL assignment warning at multiply.v(213): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847434 "|fpga_dCollideSpheres|box_computeAABB:test0|multiplier:mult_r0side0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 multiply.v(226) " "Verilog HDL assignment warning at multiply.v(226): truncated value with size 32 to match size of target (24)" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847434 "|fpga_dCollideSpheres|box_computeAABB:test0|multiplier:mult_r0side0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(228) " "Verilog HDL assignment warning at multiply.v(228): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847434 "|fpga_dCollideSpheres|box_computeAABB:test0|multiplier:mult_r0side0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiply.v(237) " "Verilog HDL assignment warning at multiply.v(237): truncated value with size 32 to match size of target (8)" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847434 "|fpga_dCollideSpheres|box_computeAABB:test0|multiplier:mult_r0side0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider capsule_computeAABB:test0\|divider:divide_r2_lz_2 " "Elaborating entity \"divider\" for hierarchy \"capsule_computeAABB:test0\|divider:divide_r2_lz_2\"" {  } { { "capsule_computeAABB.v" "divide_r2_lz_2" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/capsule_computeAABB.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(99) " "Verilog HDL assignment warning at divider.v(99): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847444 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(100) " "Verilog HDL assignment warning at divider.v(100): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847444 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(165) " "Verilog HDL assignment warning at divider.v(165): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847444 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(171) " "Verilog HDL assignment warning at divider.v(171): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847444 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(185) " "Verilog HDL assignment warning at divider.v(185): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847444 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(195) " "Verilog HDL assignment warning at divider.v(195): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847444 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 divider.v(229) " "Verilog HDL assignment warning at divider.v(229): truncated value with size 32 to match size of target (6)" {  } { { "divider.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847444 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(246) " "Verilog HDL assignment warning at divider.v(246): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847444 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(259) " "Verilog HDL assignment warning at divider.v(259): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847444 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 divider.v(272) " "Verilog HDL assignment warning at divider.v(272): truncated value with size 32 to match size of target (24)" {  } { { "divider.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847444 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(274) " "Verilog HDL assignment warning at divider.v(274): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847444 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 divider.v(283) " "Verilog HDL assignment warning at divider.v(283): truncated value with size 32 to match size of target (8)" {  } { { "divider.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847444 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder capsule_computeAABB:test0\|adder:add_temp0_radius " "Elaborating entity \"adder\" for hierarchy \"capsule_computeAABB:test0\|adder:add_temp0_radius\"" {  } { { "capsule_computeAABB.v" "add_temp0_radius" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/capsule_computeAABB.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140847451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(98) " "Verilog HDL assignment warning at adder.v(98): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847455 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(99) " "Verilog HDL assignment warning at adder.v(99): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847455 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(129) " "Verilog HDL assignment warning at adder.v(129): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847455 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(130) " "Verilog HDL assignment warning at adder.v(130): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847455 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(135) " "Verilog HDL assignment warning at adder.v(135): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847455 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(136) " "Verilog HDL assignment warning at adder.v(136): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847455 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(141) " "Verilog HDL assignment warning at adder.v(141): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847455 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(142) " "Verilog HDL assignment warning at adder.v(142): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847455 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(147) " "Verilog HDL assignment warning at adder.v(147): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847456 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(153) " "Verilog HDL assignment warning at adder.v(153): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847456 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(164) " "Verilog HDL assignment warning at adder.v(164): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847456 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(168) " "Verilog HDL assignment warning at adder.v(168): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847456 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(201) " "Verilog HDL assignment warning at adder.v(201): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847456 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(214) " "Verilog HDL assignment warning at adder.v(214): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847456 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(227) " "Verilog HDL assignment warning at adder.v(227): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847456 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 adder.v(240) " "Verilog HDL assignment warning at adder.v(240): truncated value with size 32 to match size of target (24)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847456 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(242) " "Verilog HDL assignment warning at adder.v(242): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847456 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(251) " "Verilog HDL assignment warning at adder.v(251): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/adder.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467140847456 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847710 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847713 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847715 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847718 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847720 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847723 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847725 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847728 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847730 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847733 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847735 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847738 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847740 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847743 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847745 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[31\] " "Net \"outs\[6\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[31\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[30\] " "Net \"outs\[6\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[30\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[29\] " "Net \"outs\[6\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[29\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[28\] " "Net \"outs\[6\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[28\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[27\] " "Net \"outs\[6\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[27\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[26\] " "Net \"outs\[6\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[26\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[25\] " "Net \"outs\[6\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[25\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[24\] " "Net \"outs\[6\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[24\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[23\] " "Net \"outs\[6\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[23\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[22\] " "Net \"outs\[6\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[22\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[21\] " "Net \"outs\[6\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[21\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[20\] " "Net \"outs\[6\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[20\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[19\] " "Net \"outs\[6\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[19\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[18\] " "Net \"outs\[6\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[18\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[17\] " "Net \"outs\[6\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[17\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[16\] " "Net \"outs\[6\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[16\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[15\] " "Net \"outs\[6\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[15\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[14\] " "Net \"outs\[6\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[14\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[13\] " "Net \"outs\[6\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[13\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[12\] " "Net \"outs\[6\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[12\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[11\] " "Net \"outs\[6\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[11\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[10\] " "Net \"outs\[6\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[10\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[9\] " "Net \"outs\[6\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[9\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[8\] " "Net \"outs\[6\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[8\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[7\] " "Net \"outs\[6\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[7\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[6\] " "Net \"outs\[6\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[6\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[5\] " "Net \"outs\[6\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[5\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[4\] " "Net \"outs\[6\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[4\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[3\] " "Net \"outs\[6\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[3\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[2\] " "Net \"outs\[6\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[2\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[6\]\[1\] " "Net \"outs\[6\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dCollideSpheres.v" "outs\[6\]\[1\]" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1467140847748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c224 " "Found entity 1: altsyncram_c224" {  } { { "db/altsyncram_c224.tdf" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/db/altsyncram_c224.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140850715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140850715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140850977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140850977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140851028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140851028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rji " "Found entity 1: cntr_rji" {  } { { "db/cntr_rji.tdf" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/db/cntr_rji.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140851111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140851111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140851147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140851147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140851213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140851213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140851290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140851290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140851326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140851326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140851391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140851391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140851426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140851426 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140851991 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "capsule_computeAABB:test0\|multiplier:mult_r2_lz\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"capsule_computeAABB:test0\|multiplier:mult_r2_lz\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140862328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "capsule_computeAABB:test0\|multiplier:mult_r6_lz\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"capsule_computeAABB:test0\|multiplier:mult_r6_lz\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140862328 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "capsule_computeAABB:test0\|multiplier:mult_r10_lz\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"capsule_computeAABB:test0\|multiplier:mult_r10_lz\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140862328 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1467140862328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "capsule_computeAABB:test0\|multiplier:mult_r2_lz\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"capsule_computeAABB:test0\|multiplier:mult_r2_lz\|lpm_mult:Mult0\"" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 184 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140862366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "capsule_computeAABB:test0\|multiplier:mult_r2_lz\|lpm_mult:Mult0 " "Instantiated megafunction \"capsule_computeAABB:test0\|multiplier:mult_r2_lz\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140862366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140862366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140862366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140862366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140862366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140862366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140862366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140862366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467140862366 ""}  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 184 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1467140862366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467140862448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467140862448 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1467140863334 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "384 " "Ignored 384 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "384 " "Ignored 384 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1467140863606 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1467140863606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140867365 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1467140872176 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "capsule_computeAABB:test0\|divider:divide_r2_lz_2\|Add5~40 " "Logic cell \"capsule_computeAABB:test0\|divider:divide_r2_lz_2\|Add5~40\"" {  } { { "divider.v" "Add5~40" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 224 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140872223 ""} { "Info" "ISCL_SCL_CELL_NAME" "capsule_computeAABB:test0\|divider:divide_r6_lz_2\|Add5~40 " "Logic cell \"capsule_computeAABB:test0\|divider:divide_r6_lz_2\|Add5~40\"" {  } { { "divider.v" "Add5~40" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 224 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140872223 ""} { "Info" "ISCL_SCL_CELL_NAME" "capsule_computeAABB:test0\|divider:divide_r10_lz_2\|Add5~40 " "Logic cell \"capsule_computeAABB:test0\|divider:divide_r10_lz_2\|Add5~40\"" {  } { { "divider.v" "Add5~40" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/divider.v" 224 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140872223 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1467140872223 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.map.smsg " "Generated suppressed messages file C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1467140872557 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 103 1751 0 0 1648 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 103 of its 1751 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1648 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1467140874133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1467140874550 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140874550 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140876850 "|fpga_dCollideSpheres|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140876850 "|fpga_dCollideSpheres|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140876850 "|fpga_dCollideSpheres|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140876850 "|fpga_dCollideSpheres|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140876850 "|fpga_dCollideSpheres|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140876850 "|fpga_dCollideSpheres|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW " "No output dependent on input pin \"SW\"" {  } { { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467140876850 "|fpga_dCollideSpheres|SW"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1467140876850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25031 " "Implemented 25031 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1467140876850 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1467140876850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24138 " "Implemented 24138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1467140876850 ""} { "Info" "ICUT_CUT_TM_RAMS" "859 " "Implemented 859 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1467140876850 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "21 " "Implemented 21 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1467140876850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1467140876850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 577 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 577 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467140877040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 15:07:57 2016 " "Processing ended: Tue Jun 28 15:07:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467140877040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467140877040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467140877040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467140877040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467140879239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467140879239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 15:07:58 2016 " "Processing started: Tue Jun 28 15:07:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467140879239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1467140879239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1467140879240 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1467140879294 ""}
{ "Info" "0" "" "Project  = fpga_dCollideSpheres" {  } {  } 0 0 "Project  = fpga_dCollideSpheres" 0 0 "Fitter" 0 0 1467140879294 ""}
{ "Info" "0" "" "Revision = fpga_dCollideSpheres" {  } {  } 0 0 "Revision = fpga_dCollideSpheres" 0 0 "Fitter" 0 0 1467140879294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1467140879606 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_dCollideSpheres EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fpga_dCollideSpheres\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1467140879776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1467140879824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1467140879824 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1467140880618 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1467140880629 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467140880789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467140880789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467140880789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467140880789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467140880789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467140880789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467140880789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467140880789 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467140880789 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1467140880789 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 62099 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467140880831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 62101 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467140880831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 62103 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467140880831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 62105 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467140880831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 62107 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467140880831 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1467140880831 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1467140881086 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1467140884272 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1467140884272 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1467140884272 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1467140884272 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_dCollideSpheres.SDC " "Reading SDC File: 'fpga_dCollideSpheres.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1467140884392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1467140884393 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1467140884632 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1467140884637 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1467140884637 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1467140884637 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1467140884637 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1467140884637 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1467140884637 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1467140884637 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1467140884637 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467140885938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[51\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[51\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 299 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 34812 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[51\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[51\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 299 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 35671 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885938 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1467140885938 ""}  } { { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 62086 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467140885938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467140885939 ""}  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 23909 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467140885939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467140885939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 43944 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 26758 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885939 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1467140885939 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 34737 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467140885939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467140885940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 25744 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 43536 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885940 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1467140885940 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 24456 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467140885940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jtag_tx:jtag8\|out_data\[0\]  " "Automatically promoted node jtag_tx:jtag8\|out_data\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467140885940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jtag_tx:jtag8\|out_data\[0\]~1 " "Destination node jtag_tx:jtag8\|out_data\[0\]~1" {  } { { "jtag_tx.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_tx.v" 38 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jtag_tx:jtag8|out_data[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 12276 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug\[0\]~0 " "Destination node debug\[0\]~0" {  } { { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 231 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 12533 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "capsule_computeAABB:test0\|multiplier:mult_r2_lz\|b_m\[23\] " "Destination node capsule_computeAABB:test0\|multiplier:mult_r2_lz\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 69 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { capsule_computeAABB:test0|multiplier:mult_r2_lz|b_m[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 3444 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "capsule_computeAABB:test0\|multiplier:mult_r2_lz\|a_m\[23\] " "Destination node capsule_computeAABB:test0\|multiplier:mult_r2_lz\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 69 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { capsule_computeAABB:test0|multiplier:mult_r2_lz|a_m[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 3420 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "capsule_computeAABB:test0\|multiplier:mult_r6_lz\|b_m\[23\] " "Destination node capsule_computeAABB:test0\|multiplier:mult_r6_lz\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 69 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { capsule_computeAABB:test0|multiplier:mult_r6_lz|b_m[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 9295 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "capsule_computeAABB:test0\|multiplier:mult_r6_lz\|a_m\[23\] " "Destination node capsule_computeAABB:test0\|multiplier:mult_r6_lz\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 69 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { capsule_computeAABB:test0|multiplier:mult_r6_lz|a_m[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 9271 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "capsule_computeAABB:test0\|multiplier:mult_r10_lz\|b_m\[23\] " "Destination node capsule_computeAABB:test0\|multiplier:mult_r10_lz\|b_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 69 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { capsule_computeAABB:test0|multiplier:mult_r10_lz|b_m[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 8870 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "capsule_computeAABB:test0\|multiplier:mult_r10_lz\|a_m\[23\] " "Destination node capsule_computeAABB:test0\|multiplier:mult_r10_lz\|a_m\[23\]" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 69 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { capsule_computeAABB:test0|multiplier:mult_r10_lz|a_m[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 8846 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "capsule_computeAABB:test0\|multiplier:mult_r2_lz\|b_e\[9\]~16 " "Destination node capsule_computeAABB:test0\|multiplier:mult_r2_lz\|b_e\[9\]~16" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 69 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { capsule_computeAABB:test0|multiplier:mult_r2_lz|b_e[9]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 18041 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "capsule_computeAABB:test0\|multiplier:mult_r2_lz\|b_m\[22\]~0 " "Destination node capsule_computeAABB:test0\|multiplier:mult_r2_lz\|b_m\[22\]~0" {  } { { "multiply.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/multiply.v" 69 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { capsule_computeAABB:test0|multiplier:mult_r2_lz|b_m[22]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 18084 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467140885940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1467140885940 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1467140885940 ""}  } { { "jtag_tx.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/jtag_tx.v" 38 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jtag_tx:jtag8|out_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 9991 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467140885940 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1467140888663 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1467140888701 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1467140888703 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467140888742 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467140888808 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1467140888877 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1467140888907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1467140888943 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1467140888943 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467140889487 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1467140889509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1467140893377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467140898811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1467140899046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1467140909313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467140909313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1467140912321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X11_Y37 X22_Y48 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48" {  } { { "loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48"} { { 11 { 0 ""} 11 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1467140927096 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1467140927096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467140928577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1467140928583 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1467140928583 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1467140928583 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "13.28 " "Total time spent on timing analysis during the Fitter is 13.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1467140929237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467140929434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467140930978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467140931038 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467140932565 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467140936411 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 29 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 147 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1467140937502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 30 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 148 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1467140937502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 33 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 142 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1467140937502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 33 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 143 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1467140937502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 33 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 144 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1467140937502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 33 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 145 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1467140937502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW 3.3-V LVTTL AB28 " "Pin SW uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { SW } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW" } } } } { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 34 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 149 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1467140937502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "fpga_dCollideSpheres.v" "" { Text "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.v" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/" { { 0 { 0 ""} 0 146 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1467140937502 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1467140937502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.fit.smsg " "Generated suppressed messages file C:/Users/katteroa/Desktop/fpga_dCollideSpheres_approximate_square/fpga_dCollideSpheres.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1467140939364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1756 " "Peak virtual memory: 1756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467140944000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 15:09:04 2016 " "Processing ended: Tue Jun 28 15:09:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467140944000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467140944000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467140944000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1467140944000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1467140945925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467140945925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 15:09:05 2016 " "Processing started: Tue Jun 28 15:09:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467140945925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1467140945925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1467140945925 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1467140949571 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1467140949675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467140951011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 15:09:11 2016 " "Processing ended: Tue Jun 28 15:09:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467140951011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467140951011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467140951011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1467140951011 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1467140951805 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1467140953076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467140953076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 15:09:12 2016 " "Processing started: Tue Jun 28 15:09:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467140953076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467140953076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_sta fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467140953076 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1467140953132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1467140953756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1467140953802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1467140953802 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1467140955055 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1467140955055 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1467140955055 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1467140955055 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_dCollideSpheres.SDC " "Reading SDC File: 'fpga_dCollideSpheres.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1467140955184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1467140955184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1467140955817 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1467140955821 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1467140955840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.924 " "Worst-case setup slack is 7.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.924               0.000 CLOCK_50  " "    7.924               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.025               0.000 altera_reserved_tck  " "   39.025               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140956288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.278 " "Worst-case hold slack is 0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 CLOCK_50  " "    0.278               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140956358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.287 " "Worst-case recovery slack is 14.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.287               0.000 CLOCK_50  " "   14.287               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.973               0.000 altera_reserved_tck  " "   47.973               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140956380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.250 " "Worst-case removal slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 altera_reserved_tck  " "    1.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.722               0.000 CLOCK_50  " "    1.722               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140956399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.547 " "Worst-case minimum pulse width slack is 9.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.547               0.000 CLOCK_50  " "    9.547               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.494               0.000 altera_reserved_tck  " "   49.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140956416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140956416 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 983 synchronizer chains. " "Report Metastability: Found 983 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140957326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 983 " "Number of Synchronizer Chains Found: 983" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140957326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140957326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140957326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.601 ns " "Worst Case Available Settling Time: 30.601 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140957326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140957326 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140957326 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1467140957363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1467140957418 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1467140959244 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1467140959956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.949 " "Worst-case setup slack is 7.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.949               0.000 CLOCK_50  " "    7.949               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.962               0.000 altera_reserved_tck  " "   39.962               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140960296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.283 " "Worst-case hold slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 CLOCK_50  " "    0.283               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140960373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.871 " "Worst-case recovery slack is 14.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.871               0.000 CLOCK_50  " "   14.871               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.271               0.000 altera_reserved_tck  " "   48.271               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140960460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.151 " "Worst-case removal slack is 1.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.151               0.000 altera_reserved_tck  " "    1.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.567               0.000 CLOCK_50  " "    1.567               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140960533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.557 " "Worst-case minimum pulse width slack is 9.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.557               0.000 CLOCK_50  " "    9.557               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.411               0.000 altera_reserved_tck  " "   49.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140960574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140960574 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 983 synchronizer chains. " "Report Metastability: Found 983 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140961682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 983 " "Number of Synchronizer Chains Found: 983" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140961682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140961682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140961682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 31.386 ns " "Worst Case Available Settling Time: 31.386 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140961682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140961682 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140961682 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1467140961749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.567 " "Worst-case setup slack is 8.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.567               0.000 CLOCK_50  " "    8.567               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.602               0.000 altera_reserved_tck  " "   44.602               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140962438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 CLOCK_50  " "    0.100               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140962547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.853 " "Worst-case recovery slack is 16.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.853               0.000 CLOCK_50  " "   16.853               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.316               0.000 altera_reserved_tck  " "   49.316               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140962616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.581 " "Worst-case removal slack is 0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 altera_reserved_tck  " "    0.581               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804               0.000 CLOCK_50  " "    0.804               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140962685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.199 " "Worst-case minimum pulse width slack is 9.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.199               0.000 CLOCK_50  " "    9.199               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.283               0.000 altera_reserved_tck  " "   49.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467140962749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467140962749 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 983 synchronizer chains. " "Report Metastability: Found 983 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140964068 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 983 " "Number of Synchronizer Chains Found: 983" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140964068 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140964068 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140964068 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.120 ns " "Worst Case Available Settling Time: 35.120 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140964068 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140964068 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1467140964068 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1467140964933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1467140964934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "915 " "Peak virtual memory: 915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467140966150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 15:09:26 2016 " "Processing ended: Tue Jun 28 15:09:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467140966150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467140966150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467140966150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467140966150 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 579 s " "Quartus II Full Compilation was successful. 0 errors, 579 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467140967955 ""}
