@W: MO112 :"/home/master/xuantie/wujian100_open/soc/sim_lib/PAD_DIG_IO.v":26:13:26:28|Deleting tristate instance un1_PAD_46 (in view: work.wujian100_open_top(verilog)) on net PAD_PWM_FAULT (in view: work.wujian100_open_top(verilog)) because its enable is connected to 0.
@W: MO112 :"/home/master/xuantie/wujian100_open/soc/sim_lib/PAD_DIG_IO.v":26:13:26:28|Deleting tristate instance un1_PAD_33 (in view: work.wujian100_open_top(verilog)) on net PAD_MCURST (in view: work.wujian100_open_top(verilog)) because its enable is connected to 0.
@W: MO112 :"/home/master/xuantie/wujian100_open/soc/sim_lib/PAD_DIG_IO.v":26:13:26:28|Deleting tristate instance un1_PAD_31 (in view: work.wujian100_open_top(verilog)) on net PAD_JTAG_TCLK (in view: work.wujian100_open_top(verilog)) because its enable is connected to 0.
@W: MO156 :"/home/master/xuantie/wujian100_open/soc/matrix.v":75:4:75:9|RAM mem[34:0] removed due to constant propagation. 
@W: MO156 :"/home/master/xuantie/wujian100_open/soc/matrix.v":303:4:303:9|RAM mem[76:0] removed due to constant propagation. 
@W: MO129 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9615:0:9615:5|Sequential instance x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibusif.ibus_prot_reg[1] is reduced to a combinational gate by constant propagation.
@W:"/home/master/xuantie/wujian100_open/fpga/synplify/FDC_constraints/wujian100_open_200t_3b_rev/wujian100_open_200t_3b_translated.fdc":85:0:85:0|Source for clock I_RTC_EXT_CLK should be moved to net PIN_EHS_i connected to driving cell pin PIN_EHS.PIN_EHS 
@W:"/home/master/xuantie/wujian100_open/fpga/synplify/FDC_constraints/wujian100_open_200t_3b_rev/wujian100_open_200t_3b_translated.fdc":86:0:86:0|Source for clock RTC_CLK_DIV should be moved to net PIN_EHS_i connected to driving cell pin PIN_EHS.PIN_EHS 
@W:"/home/master/xuantie/wujian100_open/fpga/synplify/FDC_constraints/wujian100_open_200t_3b_rev/wujian100_open_200t_3b_translated.fdc":87:0:87:0|Source for clock CLKDIV should be moved to net PIN_EHS_i connected to driving cell pin PIN_EHS.PIN_EHS 
@W: MF511 |Found issues with constraints. Please check constraint checker report "/home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open_cck.rpt" .
