name: uart
bus: apb
addr: 16
data: 32
regs:
  - name: csr
    info: "Control and status register"
    bits:
      - {b: 0, name: en, access: rw,
        info: "UART runs when en is high. Synchronous reset (excluding FIFOs) when low."}
      - {b: 1, name: busy, access: rov, info: "UART TX is still sending data"}
      - {b: 2, name: txie, access: rw, info: "Enable TX FIFO interrupt"}
      - {b: 3, name: rxie, access: rw, info: "Enable RX FIFO interrupt"}
  - name: div
    info: "Clock divider control fields"
    bits:
      - {b: [17, 8], name: int, access: rw}
      - {b: [7, 0], name: frac, access: rw}
  - name: fstat
    info: "FIFO status register"
    bits:
      - {b: [7, 0], name: txlevel, access: rov}
      - {b: 8, name: txfull, access: rov}
      - {b: 9, name: txempty, access: rov}
      - {b: [23, 16], name: rxlevel, access: rov}
      - {b: 24, name: rxfull, access: rov}
      - {b: 25, name: rxempty, access: rov}
  - name: tx
    info: "TX data FIFO"
    bits:
      - {b: [7, 0], access: wf}
  - name: rx
    info: "RX data FIFO"
    bits:
      - {b: [7, 0], access: rf}