Analysis & Synthesis report for VGAtop
Thu Aug  8 18:38:53 2024
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component|altsyncram_03u1:auto_generated
 16. Parameter Settings for User Entity Instance: pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: draw:u8|lambda:lambda0
 18. Parameter Settings for User Entity Instance: VGA_Ctrl:u9
 19. Parameter Settings for User Entity Instance: VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "VGA_Ctrl:u9|vram64k:u10"
 22. Port Connectivity Checks: "VGA_Ctrl:u9"
 23. Port Connectivity Checks: "draw:u8|lambda:lambda0|mult_fixed:mf0"
 24. Port Connectivity Checks: "draw:u8|lambda:lambda0"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Aug  8 18:38:53 2024       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; VGAtop                                      ;
; Top-level Entity Name           ; VGAtop                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 492                                         ;
; Total pins                      ; 96                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,572,864                                   ;
; Total DSP Blocks                ; 27                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; VGAtop             ; VGAtop             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; ../VGAtest.v                     ; yes             ; User Verilog HDL File        ; /home/zengaku24/VGAtest/VGAtest.v                                                   ;         ;
; ../VGActrl.v                     ; yes             ; User Verilog HDL File        ; /home/zengaku24/VGAtest/VGActrl.v                                                   ;         ;
; ../draw.v                        ; yes             ; User Verilog HDL File        ; /home/zengaku24/VGAtest/draw.v                                                      ;         ;
; ../pll.v                         ; yes             ; User Wizard-Generated File   ; /home/zengaku24/VGAtest/pll.v                                                       ; pll     ;
; ../pll/pll_0002.v                ; yes             ; User Verilog HDL File        ; /home/zengaku24/VGAtest/pll/pll_0002.v                                              ; pll     ;
; ../vram64k.v                     ; yes             ; User Wizard-Generated File   ; /home/zengaku24/VGAtest/vram64k.v                                                   ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_03u1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/zengaku24/VGAtest/SAMPLE/db/altsyncram_03u1.tdf                               ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/zengaku24/VGAtest/SAMPLE/db/decode_dla.tdf                                    ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/zengaku24/VGAtest/SAMPLE/db/decode_61a.tdf                                    ;         ;
; db/mux_bhb.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/zengaku24/VGAtest/SAMPLE/db/mux_bhb.tdf                                       ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                    ;
+---------------------------------------------+------------------------------------------------------------------+
; Resource                                    ; Usage                                                            ;
+---------------------------------------------+------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1227                                                             ;
;                                             ;                                                                  ;
; Combinational ALUT usage for logic          ; 2137                                                             ;
;     -- 7 input functions                    ; 1                                                                ;
;     -- 6 input functions                    ; 283                                                              ;
;     -- 5 input functions                    ; 28                                                               ;
;     -- 4 input functions                    ; 29                                                               ;
;     -- <=3 input functions                  ; 1796                                                             ;
;                                             ;                                                                  ;
; Dedicated logic registers                   ; 492                                                              ;
;                                             ;                                                                  ;
; I/O pins                                    ; 96                                                               ;
; Total MLAB memory bits                      ; 0                                                                ;
; Total block memory bits                     ; 1572864                                                          ;
;                                             ;                                                                  ;
; Total DSP Blocks                            ; 27                                                               ;
;                                             ;                                                                  ;
; Total PLLs                                  ; 1                                                                ;
;     -- PLLs                                 ; 1                                                                ;
;                                             ;                                                                  ;
; Maximum fan-out node                        ; pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 673                                                              ;
; Total fan-out                               ; 15489                                                            ;
; Average fan-out                             ; 5.09                                                             ;
+---------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |VGAtop                                      ; 2137 (1)            ; 492 (0)                   ; 1572864           ; 27         ; 96   ; 0            ; |VGAtop                                                                                                                 ; VGAtop          ; work         ;
;    |HEXtest:hex0|                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtop|HEXtest:hex0                                                                                                    ; HEXtest         ; work         ;
;    |VGA_Ctrl:u9|                             ; 186 (98)            ; 54 (48)                   ; 1572864           ; 0          ; 0    ; 0            ; |VGAtop|VGA_Ctrl:u9                                                                                                     ; VGA_Ctrl        ; work         ;
;       |vram64k:u10|                          ; 88 (0)              ; 6 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |VGAtop|VGA_Ctrl:u9|vram64k:u10                                                                                         ; vram64k         ; work         ;
;          |altsyncram:altsyncram_component|   ; 88 (0)              ; 6 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |VGAtop|VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component                                                         ; altsyncram      ; work         ;
;             |altsyncram_03u1:auto_generated| ; 88 (0)              ; 6 (6)                     ; 1572864           ; 0          ; 0    ; 0            ; |VGAtop|VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component|altsyncram_03u1:auto_generated                          ; altsyncram_03u1 ; work         ;
;                |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtop|VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component|altsyncram_03u1:auto_generated|decode_61a:rden_decode_b ; decode_61a      ; work         ;
;                |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtop|VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component|altsyncram_03u1:auto_generated|decode_dla:decode2       ; decode_dla      ; work         ;
;                |mux_bhb:mux3|                ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtop|VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component|altsyncram_03u1:auto_generated|mux_bhb:mux3             ; mux_bhb         ; work         ;
;    |draw:u8|                                 ; 1950 (78)           ; 437 (59)                  ; 0                 ; 27         ; 0    ; 0            ; |VGAtop|draw:u8                                                                                                         ; draw            ; work         ;
;       |lambda:lambda0|                       ; 1872 (464)          ; 378 (179)                 ; 0                 ; 27         ; 0    ; 0            ; |VGAtop|draw:u8|lambda:lambda0                                                                                          ; lambda          ; work         ;
;          |abs:abs0|                          ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtop|draw:u8|lambda:lambda0|abs:abs0                                                                                 ; abs             ; work         ;
;          |div_last:divl0|                    ; 123 (123)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtop|draw:u8|lambda:lambda0|div_last:divl0                                                                           ; div_last        ; work         ;
;          |log:log0|                          ; 297 (297)           ; 199 (199)                 ; 0                 ; 3          ; 0    ; 0            ; |VGAtop|draw:u8|lambda:lambda0|log:log0                                                                                 ; log             ; work         ;
;          |mult_fixed:mf0|                    ; 276 (276)           ; 0 (0)                     ; 0                 ; 8          ; 0    ; 0            ; |VGAtop|draw:u8|lambda:lambda0|mult_fixed:mf0                                                                           ; mult_fixed      ; work         ;
;          |mult_fixed:mf1|                    ; 340 (340)           ; 0 (0)                     ; 0                 ; 8          ; 0    ; 0            ; |VGAtop|draw:u8|lambda:lambda0|mult_fixed:mf1                                                                           ; mult_fixed      ; work         ;
;          |mult_fixed:mf2|                    ; 276 (276)           ; 0 (0)                     ; 0                 ; 8          ; 0    ; 0            ; |VGAtop|draw:u8|lambda:lambda0|mult_fixed:mf2                                                                           ; mult_fixed      ; work         ;
;    |pll:pll|                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtop|pll:pll                                                                                                         ; pll             ; pll          ;
;       |pll_0002:pll_inst|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtop|pll:pll|pll_0002:pll_inst                                                                                       ; pll_0002        ; pll          ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGAtop|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                               ; altera_pll      ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component|altsyncram_03u1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 24           ; 65536        ; 24           ; 1572864 ; None ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+--------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary           ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Two Independent 18x18                    ; 2           ;
; Sum of two 18x18                         ; 1           ;
; Independent 27x27                        ; 24          ;
; Total number of DSP blocks               ; 27          ;
;                                          ;             ;
; Fixed Point Unsigned Multiplier          ; 28          ;
; Fixed Point Dedicated Output Adder Chain ; 3           ;
+------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Altera ; altera_pll   ; 21.1    ; N/A          ; N/A          ; |VGAtop|pll:pll                 ; ../pll.v        ;
; Altera ; RAM: 2-PORT  ; 21.1    ; N/A          ; N/A          ; |VGAtop|VGA_Ctrl:u9|vram64k:u10 ; ../vram64k.v    ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; draw:u8|lambda:lambda0|b[0..25,34..63]  ; Stuck at GND due to stuck port data_in ;
; draw:u8|lambda:lambda0|a[0..25,34..63]  ; Stuck at GND due to stuck port data_in ;
; draw:u8|G[0]                            ; Merged with draw:u8|B[0]               ;
; draw:u8|R[0]                            ; Merged with draw:u8|B[0]               ;
; draw:u8|G[1]                            ; Merged with draw:u8|B[1]               ;
; draw:u8|R[1]                            ; Merged with draw:u8|B[1]               ;
; draw:u8|G[2]                            ; Merged with draw:u8|B[2]               ;
; draw:u8|R[2]                            ; Merged with draw:u8|B[2]               ;
; draw:u8|G[3]                            ; Merged with draw:u8|B[3]               ;
; draw:u8|R[3]                            ; Merged with draw:u8|B[3]               ;
; draw:u8|G[4]                            ; Merged with draw:u8|B[4]               ;
; draw:u8|R[4]                            ; Merged with draw:u8|B[4]               ;
; draw:u8|G[5]                            ; Merged with draw:u8|B[5]               ;
; draw:u8|R[5]                            ; Merged with draw:u8|B[5]               ;
; draw:u8|G[6]                            ; Merged with draw:u8|B[6]               ;
; draw:u8|R[6]                            ; Merged with draw:u8|B[6]               ;
; draw:u8|G[7]                            ; Merged with draw:u8|B[7]               ;
; draw:u8|R[7]                            ; Merged with draw:u8|B[7]               ;
; draw:u8|p[1..30]                        ; Merged with draw:u8|p[0]               ;
; draw:u8|p[0]                            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 159 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 492   ;
; Number of registers using Synchronous Clear  ; 337   ;
; Number of registers using Synchronous Load   ; 95    ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 421   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; VGA_Ctrl:u9|oVGA_HS                    ; 14      ;
; VGA_Ctrl:u9|oVGA_VS                    ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |VGAtop|draw:u8|Y[3]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |VGAtop|draw:u8|lambda:lambda0|n[0]                   ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |VGAtop|draw:u8|lambda:lambda0|log:log0|Xfind_max[30] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |VGAtop|draw:u8|lambda:lambda0|log:log0|cnt_max[11]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |VGAtop|draw:u8|lambda:lambda0|log:log0|index[4]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |VGAtop|draw:u8|lambda:lambda0|oLambda[63]            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |VGAtop|draw:u8|lambda:lambda0|log:log0|Xfind_max[61] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |VGAtop|draw:u8|lambda:lambda0|index[12]              ;
; 4:1                ; 63 bits   ; 126 LEs       ; 63 LEs               ; 63 LEs                 ; Yes        ; |VGAtop|draw:u8|lambda:lambda0|x[2]                   ;
; 4:1                ; 33 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |VGAtop|draw:u8|p[54]                                 ;
; 5:1                ; 57 bits   ; 171 LEs       ; 114 LEs              ; 57 LEs                 ; Yes        ; |VGAtop|draw:u8|lambda:lambda0|oLambda[35]            ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |VGAtop|draw:u8|lambda:lambda0|log:log0|X[28]         ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; Yes        ; |VGAtop|VGA_Ctrl:u9|vramR[17]                         ;
; 6:1                ; 30 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |VGAtop|draw:u8|lambda:lambda0|log:log0|oY[28]        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |VGAtop|draw:u8|lambda:lambda0|log:log0|oY[33]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |VGAtop|draw:u8|lambda:lambda0|r_i[27]                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |VGAtop|draw:u8|lambda:lambda0|r_i[54]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |VGAtop|draw:u8|lambda:lambda0|r_i[33]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component|altsyncram_03u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------+
; Parameter Name                       ; Value                  ; Type                           ;
+--------------------------------------+------------------------+--------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                         ;
; fractional_vco_multiplier            ; false                  ; String                         ;
; pll_type                             ; General                ; String                         ;
; pll_subtype                          ; General                ; String                         ;
; number_of_clocks                     ; 1                      ; Signed Integer                 ;
; operation_mode                       ; direct                 ; String                         ;
; deserialization_factor               ; 4                      ; Signed Integer                 ;
; data_rate                            ; 0                      ; Signed Integer                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                 ;
; output_clock_frequency0              ; 40.000000 MHz          ; String                         ;
; phase_shift0                         ; 0 ps                   ; String                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                 ;
; output_clock_frequency1              ; 0 MHz                  ; String                         ;
; phase_shift1                         ; 0 ps                   ; String                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                 ;
; output_clock_frequency2              ; 0 MHz                  ; String                         ;
; phase_shift2                         ; 0 ps                   ; String                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                         ;
; phase_shift3                         ; 0 ps                   ; String                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                         ;
; phase_shift4                         ; 0 ps                   ; String                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                         ;
; phase_shift5                         ; 0 ps                   ; String                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                         ;
; phase_shift6                         ; 0 ps                   ; String                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                         ;
; phase_shift7                         ; 0 ps                   ; String                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                         ;
; phase_shift8                         ; 0 ps                   ; String                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                         ;
; phase_shift9                         ; 0 ps                   ; String                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                         ;
; phase_shift10                        ; 0 ps                   ; String                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                         ;
; phase_shift11                        ; 0 ps                   ; String                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                         ;
; phase_shift12                        ; 0 ps                   ; String                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                         ;
; phase_shift13                        ; 0 ps                   ; String                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                         ;
; phase_shift14                        ; 0 ps                   ; String                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                         ;
; phase_shift15                        ; 0 ps                   ; String                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                         ;
; phase_shift16                        ; 0 ps                   ; String                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                         ;
; phase_shift17                        ; 0 ps                   ; String                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                 ;
; clock_name_0                         ;                        ; String                         ;
; clock_name_1                         ;                        ; String                         ;
; clock_name_2                         ;                        ; String                         ;
; clock_name_3                         ;                        ; String                         ;
; clock_name_4                         ;                        ; String                         ;
; clock_name_5                         ;                        ; String                         ;
; clock_name_6                         ;                        ; String                         ;
; clock_name_7                         ;                        ; String                         ;
; clock_name_8                         ;                        ; String                         ;
; clock_name_global_0                  ; false                  ; String                         ;
; clock_name_global_1                  ; false                  ; String                         ;
; clock_name_global_2                  ; false                  ; String                         ;
; clock_name_global_3                  ; false                  ; String                         ;
; clock_name_global_4                  ; false                  ; String                         ;
; clock_name_global_5                  ; false                  ; String                         ;
; clock_name_global_6                  ; false                  ; String                         ;
; clock_name_global_7                  ; false                  ; String                         ;
; clock_name_global_8                  ; false                  ; String                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                 ;
; m_cnt_bypass_en                      ; false                  ; String                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                 ;
; n_cnt_bypass_en                      ; false                  ; String                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en0                     ; false                  ; String                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en1                     ; false                  ; String                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en2                     ; false                  ; String                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en3                     ; false                  ; String                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en4                     ; false                  ; String                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en5                     ; false                  ; String                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en6                     ; false                  ; String                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en7                     ; false                  ; String                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en8                     ; false                  ; String                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en9                     ; false                  ; String                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en10                    ; false                  ; String                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en11                    ; false                  ; String                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en12                    ; false                  ; String                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en13                    ; false                  ; String                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en14                    ; false                  ; String                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en15                    ; false                  ; String                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en16                    ; false                  ; String                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                 ;
; c_cnt_bypass_en17                    ; false                  ; String                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                 ;
; pll_slf_rst                          ; false                  ; String                         ;
; pll_bw_sel                           ; low                    ; String                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                         ;
; mimic_fbclk_type                     ; gclk                   ; String                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                         ;
+--------------------------------------+------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:u8|lambda:lambda0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; s_len          ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Ctrl:u9 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; H_FRONT        ; 40    ; Signed Integer                  ;
; H_SYNC         ; 128   ; Signed Integer                  ;
; H_BACK         ; 88    ; Signed Integer                  ;
; H_ACT          ; 800   ; Signed Integer                  ;
; H_BLANK        ; 256   ; Signed Integer                  ;
; H_TOTAL        ; 1056  ; Signed Integer                  ;
; V_FRONT        ; 1     ; Signed Integer                  ;
; V_SYNC         ; 4     ; Signed Integer                  ;
; V_BACK         ; 23    ; Signed Integer                  ;
; V_ACT          ; 600   ; Signed Integer                  ;
; V_BLANK        ; 28    ; Signed Integer                  ;
; V_TOTAL        ; 628   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 24                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 24                   ; Signed Integer                           ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_03u1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 1                                                       ;
; Entity Instance                           ; VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 24                                                      ;
;     -- NUMWORDS_A                         ; 65536                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 24                                                      ;
;     -- NUMWORDS_B                         ; 65536                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "VGA_Ctrl:u9|vram64k:u10" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; wren ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Ctrl:u9"                                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; oCurrent_X ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCurrent_Y ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oRequest   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "draw:u8|lambda:lambda0|mult_fixed:mf0" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; iY[0] ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "draw:u8|lambda:lambda0" ;
+----------+-------+----------+----------------------+
; Port     ; Type  ; Severity ; Details              ;
+----------+-------+----------+----------------------+
; iS[6..5] ; Input ; Info     ; Stuck at VCC         ;
; iS[4..2] ; Input ; Info     ; Stuck at GND         ;
; iS[7]    ; Input ; Info     ; Stuck at GND         ;
; iS[1]    ; Input ; Info     ; Stuck at VCC         ;
; iS[0]    ; Input ; Info     ; Stuck at GND         ;
+----------+-------+----------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 492                         ;
;     CLR               ; 2                           ;
;     CLR SCLR          ; 22                          ;
;     ENA               ; 50                          ;
;     ENA SCLR          ; 279                         ;
;     ENA SCLR SLD      ; 30                          ;
;     ENA SLD           ; 62                          ;
;     SCLR              ; 6                           ;
;     SLD               ; 3                           ;
;     plain             ; 38                          ;
; arriav_lcell_comb     ; 2141                        ;
;     arith             ; 1194                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 693                         ;
;         2 data inputs ; 436                         ;
;         3 data inputs ; 64                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 628                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 45                          ;
;         3 data inputs ; 237                         ;
;         4 data inputs ; 29                          ;
;         5 data inputs ; 28                          ;
;         6 data inputs ; 283                         ;
;     shared            ; 318                         ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 258                         ;
;         3 data inputs ; 30                          ;
; arriav_mac            ; 27                          ;
; boundary_port         ; 96                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 11.80                       ;
; Average LUT depth     ; 7.30                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Thu Aug  8 18:38:43 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGAtop -c VGAtop
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file /home/zengaku24/VGAtest/VGAtest.v
    Info (12023): Found entity 1: VGAtop File: /home/zengaku24/VGAtest/VGAtest.v Line: 1
    Info (12023): Found entity 2: HEXtest File: /home/zengaku24/VGAtest/VGAtest.v Line: 126
Info (12021): Found 1 design units, including 1 entities, in source file /home/zengaku24/VGAtest/VGActrl.v
    Info (12023): Found entity 1: VGA_Ctrl File: /home/zengaku24/VGAtest/VGActrl.v Line: 1
Info (12021): Found 7 design units, including 7 entities, in source file /home/zengaku24/VGAtest/draw.v
    Info (12023): Found entity 1: draw File: /home/zengaku24/VGAtest/draw.v Line: 1
    Info (12023): Found entity 2: lambda2color File: /home/zengaku24/VGAtest/draw.v Line: 107
    Info (12023): Found entity 3: lambda File: /home/zengaku24/VGAtest/draw.v Line: 119
    Info (12023): Found entity 4: mult_fixed File: /home/zengaku24/VGAtest/draw.v Line: 229
    Info (12023): Found entity 5: div_last File: /home/zengaku24/VGAtest/draw.v Line: 239
    Info (12023): Found entity 6: abs File: /home/zengaku24/VGAtest/draw.v Line: 254
    Info (12023): Found entity 7: log File: /home/zengaku24/VGAtest/draw.v Line: 266
Info (12021): Found 1 design units, including 1 entities, in source file /home/zengaku24/VGAtest/pll.v
    Info (12023): Found entity 1: pll File: /home/zengaku24/VGAtest/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/zengaku24/VGAtest/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: /home/zengaku24/VGAtest/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/zengaku24/VGAtest/vram64k.v
    Info (12023): Found entity 1: vram64k File: /home/zengaku24/VGAtest/vram64k.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/zengaku24/VGAtest/font.v
    Info (12023): Found entity 1: font File: /home/zengaku24/VGAtest/font.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/zengaku24/VGAtest/cram.v
    Info (12023): Found entity 1: cram File: /home/zengaku24/VGAtest/cram.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at VGAtest.v(41): created implicit net for "NRST" File: /home/zengaku24/VGAtest/VGAtest.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at VGAtest.v(87): created implicit net for "VGA_Read" File: /home/zengaku24/VGAtest/VGAtest.v Line: 87
Warning (10222): Verilog HDL Parameter Declaration warning at draw.v(131): Parameter Declaration in module "lambda" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/zengaku24/VGAtest/draw.v Line: 131
Info (12127): Elaborating entity "VGAtop" for the top level hierarchy
Warning (10858): Verilog HDL warning at VGAtest.v(36): object Xposin used but never assigned File: /home/zengaku24/VGAtest/VGAtest.v Line: 36
Warning (10858): Verilog HDL warning at VGAtest.v(36): object Yposin used but never assigned File: /home/zengaku24/VGAtest/VGAtest.v Line: 36
Warning (10858): Verilog HDL warning at VGAtest.v(37): object RGBposin used but never assigned File: /home/zengaku24/VGAtest/VGAtest.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at VGAtest.v(48): object "posxw" assigned a value but never read File: /home/zengaku24/VGAtest/VGAtest.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at VGAtest.v(48): object "posyw" assigned a value but never read File: /home/zengaku24/VGAtest/VGAtest.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at VGAtest.v(49): object "posrw" assigned a value but never read File: /home/zengaku24/VGAtest/VGAtest.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at VGAtest.v(49): object "posgw" assigned a value but never read File: /home/zengaku24/VGAtest/VGAtest.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at VGAtest.v(49): object "posbw" assigned a value but never read File: /home/zengaku24/VGAtest/VGAtest.v Line: 49
Warning (10858): Verilog HDL warning at VGAtest.v(55): object k3 used but never assigned File: /home/zengaku24/VGAtest/VGAtest.v Line: 55
Warning (10230): Verilog HDL assignment warning at VGAtest.v(59): truncated value with size 8 to match size of target (3) File: /home/zengaku24/VGAtest/VGAtest.v Line: 59
Warning (10230): Verilog HDL assignment warning at VGAtest.v(60): truncated value with size 8 to match size of target (3) File: /home/zengaku24/VGAtest/VGAtest.v Line: 60
Warning (10230): Verilog HDL assignment warning at VGAtest.v(61): truncated value with size 8 to match size of target (3) File: /home/zengaku24/VGAtest/VGAtest.v Line: 61
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: /home/zengaku24/VGAtest/VGAtest.v Line: 67
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:pll|pll_0002:pll_inst" File: /home/zengaku24/VGAtest/pll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/zengaku24/VGAtest/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/zengaku24/VGAtest/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/zengaku24/VGAtest/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "draw" for hierarchy "draw:u8" File: /home/zengaku24/VGAtest/VGAtest.v Line: 82
Warning (10230): Verilog HDL assignment warning at draw.v(31): truncated value with size 32 to match size of target (16) File: /home/zengaku24/VGAtest/draw.v Line: 31
Warning (10230): Verilog HDL assignment warning at draw.v(32): truncated value with size 32 to match size of target (16) File: /home/zengaku24/VGAtest/draw.v Line: 32
Info (12128): Elaborating entity "lambda2color" for hierarchy "draw:u8|lambda2color:l2c0" File: /home/zengaku24/VGAtest/draw.v Line: 51
Info (12128): Elaborating entity "lambda" for hierarchy "draw:u8|lambda:lambda0" File: /home/zengaku24/VGAtest/draw.v Line: 65
Warning (10230): Verilog HDL assignment warning at draw.v(210): truncated value with size 32 to match size of target (16) File: /home/zengaku24/VGAtest/draw.v Line: 210
Warning (10230): Verilog HDL assignment warning at draw.v(217): truncated value with size 32 to match size of target (16) File: /home/zengaku24/VGAtest/draw.v Line: 217
Info (12128): Elaborating entity "mult_fixed" for hierarchy "draw:u8|lambda:lambda0|mult_fixed:mf0" File: /home/zengaku24/VGAtest/draw.v Line: 152
Info (12128): Elaborating entity "abs" for hierarchy "draw:u8|lambda:lambda0|abs:abs0" File: /home/zengaku24/VGAtest/draw.v Line: 157
Info (12128): Elaborating entity "log" for hierarchy "draw:u8|lambda:lambda0|log:log0" File: /home/zengaku24/VGAtest/draw.v Line: 171
Warning (10036): Verilog HDL or VHDL warning at draw.v(282): object "iszero" assigned a value but never read File: /home/zengaku24/VGAtest/draw.v Line: 282
Warning (10230): Verilog HDL assignment warning at draw.v(292): truncated value with size 64 to match size of target (32) File: /home/zengaku24/VGAtest/draw.v Line: 292
Warning (10230): Verilog HDL assignment warning at draw.v(297): truncated value with size 32 to match size of target (5) File: /home/zengaku24/VGAtest/draw.v Line: 297
Warning (10230): Verilog HDL assignment warning at draw.v(309): truncated value with size 65 to match size of target (64) File: /home/zengaku24/VGAtest/draw.v Line: 309
Info (12128): Elaborating entity "div_last" for hierarchy "draw:u8|lambda:lambda0|div_last:divl0" File: /home/zengaku24/VGAtest/draw.v Line: 192
Info (12128): Elaborating entity "VGA_Ctrl" for hierarchy "VGA_Ctrl:u9" File: /home/zengaku24/VGAtest/VGAtest.v Line: 111
Warning (10036): Verilog HDL or VHDL warning at VGActrl.v(76): object "HACT" assigned a value but never read File: /home/zengaku24/VGAtest/VGActrl.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at VGActrl.v(95): object "cwraddress" assigned a value but never read File: /home/zengaku24/VGAtest/VGActrl.v Line: 95
Warning (10036): Verilog HDL or VHDL warning at VGActrl.v(95): object "crdaddress" assigned a value but never read File: /home/zengaku24/VGAtest/VGActrl.v Line: 95
Warning (10036): Verilog HDL or VHDL warning at VGActrl.v(96): object "cw_code" assigned a value but never read File: /home/zengaku24/VGAtest/VGActrl.v Line: 96
Warning (10858): Verilog HDL warning at VGActrl.v(96): object cr_code used but never assigned File: /home/zengaku24/VGAtest/VGActrl.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at VGActrl.v(98): object "fontaddr" assigned a value but never read File: /home/zengaku24/VGAtest/VGActrl.v Line: 98
Warning (10036): Verilog HDL or VHDL warning at VGActrl.v(105): object "cxnext4" assigned a value but never read File: /home/zengaku24/VGAtest/VGActrl.v Line: 105
Warning (10230): Verilog HDL assignment warning at VGActrl.v(74): truncated value with size 32 to match size of target (11) File: /home/zengaku24/VGAtest/VGActrl.v Line: 74
Warning (10230): Verilog HDL assignment warning at VGActrl.v(75): truncated value with size 32 to match size of target (11) File: /home/zengaku24/VGAtest/VGActrl.v Line: 75
Warning (10230): Verilog HDL assignment warning at VGActrl.v(77): truncated value with size 32 to match size of target (11) File: /home/zengaku24/VGAtest/VGActrl.v Line: 77
Warning (10230): Verilog HDL assignment warning at VGActrl.v(101): truncated value with size 32 to match size of target (8) File: /home/zengaku24/VGAtest/VGActrl.v Line: 101
Info (12128): Elaborating entity "vram64k" for hierarchy "VGA_Ctrl:u9|vram64k:u10" File: /home/zengaku24/VGAtest/VGActrl.v Line: 151
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component" File: /home/zengaku24/VGAtest/vram64k.v Line: 89
Info (12130): Elaborated megafunction instantiation "VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component" File: /home/zengaku24/VGAtest/vram64k.v Line: 89
Info (12133): Instantiated megafunction "VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component" with the following parameter: File: /home/zengaku24/VGAtest/vram64k.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03u1.tdf
    Info (12023): Found entity 1: altsyncram_03u1 File: /home/zengaku24/VGAtest/SAMPLE/db/altsyncram_03u1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_03u1" for hierarchy "VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component|altsyncram_03u1:auto_generated" File: /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/zengaku24/VGAtest/SAMPLE/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component|altsyncram_03u1:auto_generated|decode_dla:decode2" File: /home/zengaku24/VGAtest/SAMPLE/db/altsyncram_03u1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: /home/zengaku24/VGAtest/SAMPLE/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component|altsyncram_03u1:auto_generated|decode_61a:rden_decode_b" File: /home/zengaku24/VGAtest/SAMPLE/db/altsyncram_03u1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf
    Info (12023): Found entity 1: mux_bhb File: /home/zengaku24/VGAtest/SAMPLE/db/mux_bhb.tdf Line: 23
Info (12128): Elaborating entity "mux_bhb" for hierarchy "VGA_Ctrl:u9|vram64k:u10|altsyncram:altsyncram_component|altsyncram_03u1:auto_generated|mux_bhb:mux3" File: /home/zengaku24/VGAtest/SAMPLE/db/altsyncram_03u1.tdf Line: 49
Info (12128): Elaborating entity "HEXtest" for hierarchy "HEXtest:hex0" File: /home/zengaku24/VGAtest/VGAtest.v Line: 122
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 15
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 15
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 15
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 15
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 15
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 15
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 16
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 16
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 16
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 16
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 16
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 16
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 17
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 17
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 17
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 17
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 17
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 17
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 18
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 18
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 18
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 18
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 18
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 18
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 19
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 19
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 19
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 19
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 19
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 19
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 20
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 20
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 20
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 20
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 20
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: /home/zengaku24/VGAtest/VGAtest.v Line: 20
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: /home/zengaku24/VGAtest/VGAtest.v Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/zengaku24/VGAtest/SAMPLE/output_files/VGAtop.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/zengaku24/VGAtest/VGAtest.v Line: 6
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/zengaku24/VGAtest/VGAtest.v Line: 6
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/zengaku24/VGAtest/VGAtest.v Line: 6
Info (21057): Implemented 2547 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 2231 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 27 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 662 megabytes
    Info: Processing ended: Thu Aug  8 18:38:53 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/zengaku24/VGAtest/SAMPLE/output_files/VGAtop.map.smsg.


