// Seed: 693609006
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire module_0;
  wire id_3, id_4;
  assign id_4 = id_4;
  wire id_5;
  wire id_6;
  import id_7::*;
  id_8(
      .id_0(id_7), .id_1(id_1), .id_2(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
  xor primCall (id_3, id_7, id_9, id_10, id_5, id_4);
  assign id_9 = id_7;
  module_0 modCall_1 (
      id_10,
      id_3
  );
  assign id_9 = id_1;
endmodule
