$version Generated by VerilatedVcd $end
$date Wed Sep 28 06:04:19 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ clk_out $end
  $scope module divide_2 $end
   $var wire  1 # clk $end
   $var wire  1 $ clk_out $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#100
1#
1$
#210
0#
#320
1#
0$
#430
0#
#540
1#
1$
#650
0#
#760
1#
0$
#870
0#
#980
1#
1$
#1090
0#
#1200
1#
0$
#1310
0#
#1420
1#
1$
#1530
0#
#1640
1#
0$
#1750
0#
#1860
1#
1$
#1970
0#
#2080
1#
0$
#2190
0#
#2300
1#
1$
#2410
0#
#2520
1#
0$
#2630
0#
#2740
1#
1$
#2850
0#
#2960
1#
0$
#3070
0#
#3180
1#
1$
#3290
0#
#3400
1#
0$
#3510
0#
#3620
1#
1$
#3730
0#
#3840
1#
0$
#3950
0#
#4060
1#
1$
#4170
0#
#4280
1#
0$
#4390
0#
#4500
1#
1$
#4610
0#
#4720
1#
0$
#4830
0#
#4940
1#
1$
