xip_repo_path
D:/project/FPGA/.Lib/xIP
FPGA_VERSION
xilinx
PRJ_NAME.FPGA
FSK_sim
PRJ_NAME.SOC
undefined
SOC_MODE.soc
none
SOC_MODE.bd_file
undefined
SOC_MODE.os
undefined
SOC_MODE.app
undefined
enableShowlog
true
Device
xc7z020clg400-2
