#############################
## This file is part of 'SLAC Firmware Standard Library'.
## It is subject to the license terms in the LICENSE.txt file found in the 
## top-level directory of this distribution and at: 
##    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. 
## No part of 'SLAC Firmware Standard Library', including this file, 
## may be copied, modified, propagated, or distributed except according to 
## the terms contained in the LICENSE.txt file.
##############################################################################
#schemaversion 3.0.0
#once EvrV2Control

EvrV2Control: &EvrV2Control
  class: MMIODev
  configPrio: 1
  description: Control
  size: 0x20
  children:
    #########################################################  
    IrqEnable:
      at:
        offset: 0x00
      class: IntField
      name: IrqEnable
      mode: RW
      lsBit: 0
      sizeBits: 1
      description: Irq Enable Register
    #########################################################  
    IrqStatus:
      at:
        offset: 0x04
      class: IntField
      name: IrqStatus
      mode: RO
      lsBit: 0
      sizeBits: 1
      description: Irq Status Register
    #########################################################  
    PartitionAddr:
      at:
        offset: 0x08
      class: IntField
      name: PartitionAddr
      mode: RO
      lsBit: 0
      sizeBits: 1
      description: Partition address
    #########################################################  
    GtxDebug:
      at:
        offset: 0x0C
      class: IntField
      name: GtxDebug
      mode: RO
      lsBit: 0
      sizeBits: 1
      description: Debug status register
    #########################################################  
    DmaFullThr:
      at:
        offset: 0x018
      class: IntField
      name: DmaFullThr
      mode: RW
      lsBit: 0
      sizeBits: 1
      description: DMA full threshold
