<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>MIPI D-PHY - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="mipi-d-phy"><a class="header" href="#mipi-d-phy">MIPI D-PHY</a></h1>
<h2 id="tile-mipi_w"><a class="header" href="#tile-mipi_w">Tile MIPI_W</a></h2>
<p>Cells: 24</p>
<h3 id="bel-mipi"><a class="header" href="#bel-mipi">Bel MIPI</a></h3>
<div class="table-wrapper"><table>
<caption>crosslink MIPI_W bel MIPI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKCDEN</td><td>input</td><td>TCELL12:IMUX_D4</td></tr>
<tr><td>CLKDCDN</td><td>output</td><td>TCELL12:OUT_F4</td></tr>
<tr><td>CLKDRXHS</td><td>output</td><td>TCELL14:OUT_F6</td></tr>
<tr><td>CLKDRXLPN</td><td>output</td><td>TCELL12:OUT_F0</td></tr>
<tr><td>CLKDRXLPP</td><td>output</td><td>TCELL12:OUT_F1</td></tr>
<tr><td>CLKDTXLPN</td><td>input</td><td>TCELL11:IMUX_C0</td></tr>
<tr><td>CLKDTXLPP</td><td>input</td><td>TCELL11:IMUX_D4</td></tr>
<tr><td>CLKHSBYTE</td><td>output</td><td>TCELL14:OUT_F4</td></tr>
<tr><td>CLKREF</td><td>input</td><td>TCELL11:IMUX_CLK0</td></tr>
<tr><td>CLKRXHSEN</td><td>input</td><td>TCELL13:IMUX_C4</td></tr>
<tr><td>CLKRXLPEN</td><td>input</td><td>TCELL12:IMUX_C4</td></tr>
<tr><td>CLKTXHSEN</td><td>input</td><td>TCELL12:IMUX_D0</td></tr>
<tr><td>CLKTXHSGATE</td><td>input</td><td>TCELL10:IMUX_B4</td></tr>
<tr><td>CLKTXHSPD</td><td>input</td><td>TCELL11:IMUX_C4</td></tr>
<tr><td>CLKTXLPEN</td><td>input</td><td>TCELL10:IMUX_D6</td></tr>
<tr><td>CM0</td><td>input</td><td>TCELL11:IMUX_A0</td></tr>
<tr><td>CM1</td><td>input</td><td>TCELL11:IMUX_A4</td></tr>
<tr><td>CM2</td><td>input</td><td>TCELL11:IMUX_B0</td></tr>
<tr><td>CM3</td><td>input</td><td>TCELL11:IMUX_B4</td></tr>
<tr><td>CM4</td><td>input</td><td>TCELL12:IMUX_A0</td></tr>
<tr><td>CM5</td><td>input</td><td>TCELL12:IMUX_A4</td></tr>
<tr><td>CM6</td><td>input</td><td>TCELL12:IMUX_B0</td></tr>
<tr><td>CM7</td><td>input</td><td>TCELL12:IMUX_B4</td></tr>
<tr><td>CN0</td><td>input</td><td>TCELL9:IMUX_C0</td></tr>
<tr><td>CN1</td><td>input</td><td>TCELL9:IMUX_C4</td></tr>
<tr><td>CN2</td><td>input</td><td>TCELL10:IMUX_C0</td></tr>
<tr><td>CN3</td><td>input</td><td>TCELL10:IMUX_C4</td></tr>
<tr><td>CN4</td><td>input</td><td>TCELL10:IMUX_C6</td></tr>
<tr><td>CO0</td><td>input</td><td>TCELL14:IMUX_A0</td></tr>
<tr><td>CO1</td><td>input</td><td>TCELL14:IMUX_A4</td></tr>
<tr><td>D0CDEN</td><td>input</td><td>TCELL17:IMUX_A3</td></tr>
<tr><td>D0DCDN</td><td>output</td><td>TCELL17:OUT_Q1</td></tr>
<tr><td>D0DCDP</td><td>output</td><td>TCELL17:OUT_Q0</td></tr>
<tr><td>D0DRXHS</td><td>output</td><td>TCELL19:OUT_F1</td></tr>
<tr><td>D0DRXLPN</td><td>output</td><td>TCELL16:OUT_F0</td></tr>
<tr><td>D0DRXLPP</td><td>output</td><td>TCELL16:OUT_F1</td></tr>
<tr><td>D0DTXLPN</td><td>input</td><td>TCELL15:IMUX_C4</td></tr>
<tr><td>D0DTXLPP</td><td>input</td><td>TCELL16:IMUX_A4</td></tr>
<tr><td>D0ERRSYNC</td><td>output</td><td>TCELL18:OUT_Q5</td></tr>
<tr><td>D0HSDESEREN</td><td>input</td><td>TCELL18:IMUX_A7</td></tr>
<tr><td>D0HSRXDATA0</td><td>output</td><td>TCELL17:OUT_F0</td></tr>
<tr><td>D0HSRXDATA1</td><td>output</td><td>TCELL17:OUT_F1</td></tr>
<tr><td>D0HSRXDATA10</td><td>output</td><td>TCELL18:OUT_F2</td></tr>
<tr><td>D0HSRXDATA11</td><td>output</td><td>TCELL18:OUT_F3</td></tr>
<tr><td>D0HSRXDATA12</td><td>output</td><td>TCELL18:OUT_F4</td></tr>
<tr><td>D0HSRXDATA13</td><td>output</td><td>TCELL18:OUT_F5</td></tr>
<tr><td>D0HSRXDATA14</td><td>output</td><td>TCELL18:OUT_F6</td></tr>
<tr><td>D0HSRXDATA15</td><td>output</td><td>TCELL18:OUT_F7</td></tr>
<tr><td>D0HSRXDATA2</td><td>output</td><td>TCELL17:OUT_F2</td></tr>
<tr><td>D0HSRXDATA3</td><td>output</td><td>TCELL17:OUT_F3</td></tr>
<tr><td>D0HSRXDATA4</td><td>output</td><td>TCELL17:OUT_F4</td></tr>
<tr><td>D0HSRXDATA5</td><td>output</td><td>TCELL17:OUT_F5</td></tr>
<tr><td>D0HSRXDATA6</td><td>output</td><td>TCELL17:OUT_F6</td></tr>
<tr><td>D0HSRXDATA7</td><td>output</td><td>TCELL17:OUT_F7</td></tr>
<tr><td>D0HSRXDATA8</td><td>output</td><td>TCELL18:OUT_F0</td></tr>
<tr><td>D0HSRXDATA9</td><td>output</td><td>TCELL18:OUT_F1</td></tr>
<tr><td>D0HSSEREN</td><td>input</td><td>TCELL14:IMUX_C4</td></tr>
<tr><td>D0HSTXDATA0</td><td>input</td><td>TCELL15:IMUX_D0</td></tr>
<tr><td>D0HSTXDATA1</td><td>input</td><td>TCELL15:IMUX_B0</td></tr>
<tr><td>D0HSTXDATA10</td><td>input</td><td>TCELL16:IMUX_D2</td></tr>
<tr><td>D0HSTXDATA11</td><td>input</td><td>TCELL16:IMUX_B2</td></tr>
<tr><td>D0HSTXDATA12</td><td>input</td><td>TCELL16:IMUX_D4</td></tr>
<tr><td>D0HSTXDATA13</td><td>input</td><td>TCELL16:IMUX_B4</td></tr>
<tr><td>D0HSTXDATA14</td><td>input</td><td>TCELL16:IMUX_D6</td></tr>
<tr><td>D0HSTXDATA15</td><td>input</td><td>TCELL16:IMUX_B6</td></tr>
<tr><td>D0HSTXDATA2</td><td>input</td><td>TCELL15:IMUX_D2</td></tr>
<tr><td>D0HSTXDATA3</td><td>input</td><td>TCELL15:IMUX_B2</td></tr>
<tr><td>D0HSTXDATA4</td><td>input</td><td>TCELL15:IMUX_D4</td></tr>
<tr><td>D0HSTXDATA5</td><td>input</td><td>TCELL15:IMUX_B4</td></tr>
<tr><td>D0HSTXDATA6</td><td>input</td><td>TCELL15:IMUX_D6</td></tr>
<tr><td>D0HSTXDATA7</td><td>input</td><td>TCELL15:IMUX_B6</td></tr>
<tr><td>D0HSTXDATA8</td><td>input</td><td>TCELL16:IMUX_D0</td></tr>
<tr><td>D0HSTXDATA9</td><td>input</td><td>TCELL16:IMUX_B0</td></tr>
<tr><td>D0NOSYNC</td><td>output</td><td>TCELL16:OUT_F3</td></tr>
<tr><td>D0RXHSEN</td><td>input</td><td>TCELL18:IMUX_A3</td></tr>
<tr><td>D0RXLPEN</td><td>input</td><td>TCELL16:IMUX_A0</td></tr>
<tr><td>D0SYNC</td><td>output</td><td>TCELL18:OUT_Q4</td></tr>
<tr><td>D0TXHSEN</td><td>input</td><td>TCELL16:IMUX_C0</td></tr>
<tr><td>D0TXHSPD</td><td>input</td><td>TCELL15:IMUX_A4</td></tr>
<tr><td>D0TXLPEN</td><td>input</td><td>TCELL15:IMUX_A0</td></tr>
<tr><td>D1CDEN</td><td>input</td><td>TCELL8:IMUX_A0</td></tr>
<tr><td>D1DCDN</td><td>output</td><td>TCELL7:OUT_F4</td></tr>
<tr><td>D1DCDP</td><td>output</td><td>TCELL7:OUT_F3</td></tr>
<tr><td>D1DRXHS</td><td>output</td><td>TCELL5:OUT_F1</td></tr>
<tr><td>D1DRXLPN</td><td>output</td><td>TCELL7:OUT_F0</td></tr>
<tr><td>D1DRXLPP</td><td>output</td><td>TCELL7:OUT_F1</td></tr>
<tr><td>D1DTXLPN</td><td>input</td><td>TCELL6:IMUX_A5</td></tr>
<tr><td>D1DTXLPP</td><td>input</td><td>TCELL6:IMUX_C2</td></tr>
<tr><td>D1ERRSYNC</td><td>output</td><td>TCELL9:OUT_Q1</td></tr>
<tr><td>D1HSDESEREN</td><td>input</td><td>TCELL9:IMUX_A4</td></tr>
<tr><td>D1HSRXDATA0</td><td>output</td><td>TCELL8:OUT_F0</td></tr>
<tr><td>D1HSRXDATA1</td><td>output</td><td>TCELL8:OUT_F1</td></tr>
<tr><td>D1HSRXDATA10</td><td>output</td><td>TCELL9:OUT_F2</td></tr>
<tr><td>D1HSRXDATA11</td><td>output</td><td>TCELL9:OUT_F3</td></tr>
<tr><td>D1HSRXDATA12</td><td>output</td><td>TCELL9:OUT_F4</td></tr>
<tr><td>D1HSRXDATA13</td><td>output</td><td>TCELL9:OUT_F5</td></tr>
<tr><td>D1HSRXDATA14</td><td>output</td><td>TCELL9:OUT_F6</td></tr>
<tr><td>D1HSRXDATA15</td><td>output</td><td>TCELL9:OUT_F7</td></tr>
<tr><td>D1HSRXDATA2</td><td>output</td><td>TCELL8:OUT_F2</td></tr>
<tr><td>D1HSRXDATA3</td><td>output</td><td>TCELL8:OUT_F3</td></tr>
<tr><td>D1HSRXDATA4</td><td>output</td><td>TCELL8:OUT_F4</td></tr>
<tr><td>D1HSRXDATA5</td><td>output</td><td>TCELL8:OUT_F5</td></tr>
<tr><td>D1HSRXDATA6</td><td>output</td><td>TCELL8:OUT_F6</td></tr>
<tr><td>D1HSRXDATA7</td><td>output</td><td>TCELL8:OUT_F7</td></tr>
<tr><td>D1HSRXDATA8</td><td>output</td><td>TCELL9:OUT_F0</td></tr>
<tr><td>D1HSRXDATA9</td><td>output</td><td>TCELL9:OUT_F1</td></tr>
<tr><td>D1HSSEREN</td><td>input</td><td>TCELL5:IMUX_A0</td></tr>
<tr><td>D1HSTXDATA0</td><td>input</td><td>TCELL5:IMUX_D0</td></tr>
<tr><td>D1HSTXDATA1</td><td>input</td><td>TCELL5:IMUX_B0</td></tr>
<tr><td>D1HSTXDATA10</td><td>input</td><td>TCELL6:IMUX_D2</td></tr>
<tr><td>D1HSTXDATA11</td><td>input</td><td>TCELL6:IMUX_B2</td></tr>
<tr><td>D1HSTXDATA12</td><td>input</td><td>TCELL6:IMUX_D4</td></tr>
<tr><td>D1HSTXDATA13</td><td>input</td><td>TCELL6:IMUX_B4</td></tr>
<tr><td>D1HSTXDATA14</td><td>input</td><td>TCELL6:IMUX_D6</td></tr>
<tr><td>D1HSTXDATA15</td><td>input</td><td>TCELL6:IMUX_B6</td></tr>
<tr><td>D1HSTXDATA2</td><td>input</td><td>TCELL5:IMUX_D2</td></tr>
<tr><td>D1HSTXDATA3</td><td>input</td><td>TCELL5:IMUX_B2</td></tr>
<tr><td>D1HSTXDATA4</td><td>input</td><td>TCELL5:IMUX_D4</td></tr>
<tr><td>D1HSTXDATA5</td><td>input</td><td>TCELL5:IMUX_B4</td></tr>
<tr><td>D1HSTXDATA6</td><td>input</td><td>TCELL5:IMUX_D6</td></tr>
<tr><td>D1HSTXDATA7</td><td>input</td><td>TCELL5:IMUX_B6</td></tr>
<tr><td>D1HSTXDATA8</td><td>input</td><td>TCELL6:IMUX_D0</td></tr>
<tr><td>D1HSTXDATA9</td><td>input</td><td>TCELL6:IMUX_B0</td></tr>
<tr><td>D1NOSYNC</td><td>output</td><td>TCELL7:OUT_F2</td></tr>
<tr><td>D1RXHSEN</td><td>input</td><td>TCELL9:IMUX_A0</td></tr>
<tr><td>D1RXLPEN</td><td>input</td><td>TCELL7:IMUX_C2</td></tr>
<tr><td>D1SYNC</td><td>output</td><td>TCELL9:OUT_Q0</td></tr>
<tr><td>D1TXHSEN</td><td>input</td><td>TCELL7:IMUX_D0</td></tr>
<tr><td>D1TXHSPD</td><td>input</td><td>TCELL6:IMUX_A2</td></tr>
<tr><td>D1TXLPEN</td><td>input</td><td>TCELL6:IMUX_A0</td></tr>
<tr><td>D2CDEN</td><td>input</td><td>TCELL22:IMUX_A4</td></tr>
<tr><td>D2DCDN</td><td>output</td><td>TCELL22:OUT_Q4</td></tr>
<tr><td>D2DCDP</td><td>output</td><td>TCELL22:OUT_Q1</td></tr>
<tr><td>D2DRXHS</td><td>output</td><td>TCELL19:OUT_F6</td></tr>
<tr><td>D2DRXLPN</td><td>output</td><td>TCELL21:OUT_F0</td></tr>
<tr><td>D2DRXLPP</td><td>output</td><td>TCELL21:OUT_F1</td></tr>
<tr><td>D2DTXLPN</td><td>input</td><td>TCELL20:IMUX_C4</td></tr>
<tr><td>D2DTXLPP</td><td>input</td><td>TCELL21:IMUX_A5</td></tr>
<tr><td>D2ERRSYNC</td><td>output</td><td>TCELL23:OUT_Q4</td></tr>
<tr><td>D2HSDESEREN</td><td>input</td><td>TCELL23:IMUX_A0</td></tr>
<tr><td>D2HSRXDATA0</td><td>output</td><td>TCELL22:OUT_F0</td></tr>
<tr><td>D2HSRXDATA1</td><td>output</td><td>TCELL22:OUT_F1</td></tr>
<tr><td>D2HSRXDATA10</td><td>output</td><td>TCELL23:OUT_F2</td></tr>
<tr><td>D2HSRXDATA11</td><td>output</td><td>TCELL23:OUT_F3</td></tr>
<tr><td>D2HSRXDATA12</td><td>output</td><td>TCELL23:OUT_F4</td></tr>
<tr><td>D2HSRXDATA13</td><td>output</td><td>TCELL23:OUT_F5</td></tr>
<tr><td>D2HSRXDATA14</td><td>output</td><td>TCELL23:OUT_F6</td></tr>
<tr><td>D2HSRXDATA15</td><td>output</td><td>TCELL23:OUT_F7</td></tr>
<tr><td>D2HSRXDATA2</td><td>output</td><td>TCELL22:OUT_F2</td></tr>
<tr><td>D2HSRXDATA3</td><td>output</td><td>TCELL22:OUT_F3</td></tr>
<tr><td>D2HSRXDATA4</td><td>output</td><td>TCELL22:OUT_F4</td></tr>
<tr><td>D2HSRXDATA5</td><td>output</td><td>TCELL22:OUT_F5</td></tr>
<tr><td>D2HSRXDATA6</td><td>output</td><td>TCELL22:OUT_F6</td></tr>
<tr><td>D2HSRXDATA7</td><td>output</td><td>TCELL22:OUT_F7</td></tr>
<tr><td>D2HSRXDATA8</td><td>output</td><td>TCELL23:OUT_F0</td></tr>
<tr><td>D2HSRXDATA9</td><td>output</td><td>TCELL23:OUT_F1</td></tr>
<tr><td>D2HSSEREN</td><td>input</td><td>TCELL19:IMUX_A6</td></tr>
<tr><td>D2HSTXDATA0</td><td>input</td><td>TCELL20:IMUX_D0</td></tr>
<tr><td>D2HSTXDATA1</td><td>input</td><td>TCELL20:IMUX_B0</td></tr>
<tr><td>D2HSTXDATA10</td><td>input</td><td>TCELL21:IMUX_D2</td></tr>
<tr><td>D2HSTXDATA11</td><td>input</td><td>TCELL21:IMUX_B2</td></tr>
<tr><td>D2HSTXDATA12</td><td>input</td><td>TCELL21:IMUX_D4</td></tr>
<tr><td>D2HSTXDATA13</td><td>input</td><td>TCELL21:IMUX_B4</td></tr>
<tr><td>D2HSTXDATA14</td><td>input</td><td>TCELL21:IMUX_D6</td></tr>
<tr><td>D2HSTXDATA15</td><td>input</td><td>TCELL21:IMUX_B6</td></tr>
<tr><td>D2HSTXDATA2</td><td>input</td><td>TCELL20:IMUX_D2</td></tr>
<tr><td>D2HSTXDATA3</td><td>input</td><td>TCELL20:IMUX_B2</td></tr>
<tr><td>D2HSTXDATA4</td><td>input</td><td>TCELL20:IMUX_D4</td></tr>
<tr><td>D2HSTXDATA5</td><td>input</td><td>TCELL20:IMUX_B4</td></tr>
<tr><td>D2HSTXDATA6</td><td>input</td><td>TCELL20:IMUX_D6</td></tr>
<tr><td>D2HSTXDATA7</td><td>input</td><td>TCELL20:IMUX_B6</td></tr>
<tr><td>D2HSTXDATA8</td><td>input</td><td>TCELL21:IMUX_D0</td></tr>
<tr><td>D2HSTXDATA9</td><td>input</td><td>TCELL21:IMUX_B0</td></tr>
<tr><td>D2NOSYNC</td><td>output</td><td>TCELL22:OUT_Q0</td></tr>
<tr><td>D2RXHSEN</td><td>input</td><td>TCELL23:IMUX_C4</td></tr>
<tr><td>D2RXLPEN</td><td>input</td><td>TCELL21:IMUX_A3</td></tr>
<tr><td>D2SYNC</td><td>output</td><td>TCELL23:OUT_Q3</td></tr>
<tr><td>D2TXHSEN</td><td>input</td><td>TCELL21:IMUX_C3</td></tr>
<tr><td>D2TXHSPD</td><td>input</td><td>TCELL20:IMUX_C0</td></tr>
<tr><td>D2TXLPEN</td><td>input</td><td>TCELL20:IMUX_A4</td></tr>
<tr><td>D3CDEN</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>D3DCDN</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>D3DCDP</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>D3DRXHS</td><td>output</td><td>TCELL5:OUT_F6</td></tr>
<tr><td>D3DRXLPN</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>D3DRXLPP</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>D3DTXLPN</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>D3DTXLPP</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>D3ERRSYNC</td><td>output</td><td>TCELL5:OUT_F0</td></tr>
<tr><td>D3HSDESEREN</td><td>input</td><td>TCELL4:IMUX_C4</td></tr>
<tr><td>D3HSRXDATA0</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>D3HSRXDATA1</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>D3HSRXDATA10</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>D3HSRXDATA11</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>D3HSRXDATA12</td><td>output</td><td>TCELL4:OUT_F4</td></tr>
<tr><td>D3HSRXDATA13</td><td>output</td><td>TCELL4:OUT_F5</td></tr>
<tr><td>D3HSRXDATA14</td><td>output</td><td>TCELL4:OUT_F6</td></tr>
<tr><td>D3HSRXDATA15</td><td>output</td><td>TCELL4:OUT_F7</td></tr>
<tr><td>D3HSRXDATA2</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>D3HSRXDATA3</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>D3HSRXDATA4</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>D3HSRXDATA5</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>D3HSRXDATA6</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>D3HSRXDATA7</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>D3HSRXDATA8</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
<tr><td>D3HSRXDATA9</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>D3HSSEREN</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>D3HSTXDATA0</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>D3HSTXDATA1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>D3HSTXDATA10</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>D3HSTXDATA11</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>D3HSTXDATA12</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>D3HSTXDATA13</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>D3HSTXDATA14</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>D3HSTXDATA15</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>D3HSTXDATA2</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>D3HSTXDATA3</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>D3HSTXDATA4</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>D3HSTXDATA5</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>D3HSTXDATA6</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>D3HSTXDATA7</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>D3HSTXDATA8</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>D3HSTXDATA9</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>D3NOSYNC</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>D3RXHSEN</td><td>input</td><td>TCELL4:IMUX_C0</td></tr>
<tr><td>D3RXLPEN</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>D3SYNC</td><td>output</td><td>TCELL5:OUT_F4</td></tr>
<tr><td>D3TXHSEN</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>D3TXHSPD</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>D3TXLPEN</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>LBEN</td><td>input</td><td>TCELL9:IMUX_B0</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL13:OUT_F0</td></tr>
<tr><td>PDBIAS</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>PDCKG</td><td>input</td><td>TCELL9:IMUX_B4</td></tr>
<tr><td>PDDPHY</td><td>input</td><td>TCELL10:IMUX_B0</td></tr>
<tr><td>PDPLL</td><td>input</td><td>TCELL14:IMUX_C0</td></tr>
<tr><td>TST0</td><td>input</td><td>TCELL9:IMUX_D0</td></tr>
<tr><td>TST1</td><td>input</td><td>TCELL9:IMUX_D4</td></tr>
<tr><td>TST2</td><td>input</td><td>TCELL10:IMUX_D0</td></tr>
<tr><td>TST3</td><td>input</td><td>TCELL10:IMUX_D4</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest_mipi"><a class="header" href="#bel-clktest_mipi">Bel CLKTEST_MIPI</a></h3>
<div class="table-wrapper"><table>
<caption>crosslink MIPI_W bel CLKTEST_MIPI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL11:IMUX_B7</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL11:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>crosslink MIPI_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A4</td><td>MIPI.D3HSSEREN</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>MIPI.PDBIAS</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>MIPI.D3TXLPEN</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>MIPI.D3HSTXDATA1</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>MIPI.D3HSTXDATA3</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>MIPI.D3HSTXDATA5</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>MIPI.D3HSTXDATA7</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>MIPI.D3TXHSPD</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>MIPI.D3DTXLPN</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>MIPI.D3HSTXDATA0</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>MIPI.D3HSTXDATA2</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>MIPI.D3HSTXDATA4</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>MIPI.D3HSTXDATA6</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>MIPI.D3DTXLPP</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>MIPI.D3HSTXDATA9</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>MIPI.D3HSTXDATA11</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>MIPI.D3HSTXDATA13</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>MIPI.D3HSTXDATA15</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>MIPI.D3RXLPEN</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>MIPI.D3HSTXDATA8</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>MIPI.D3HSTXDATA10</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>MIPI.D3HSTXDATA12</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>MIPI.D3HSTXDATA14</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>MIPI.D3DRXLPN</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>MIPI.D3DRXLPP</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>MIPI.D3TXHSEN</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>MIPI.D3CDEN</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>MIPI.D3HSRXDATA0</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>MIPI.D3HSRXDATA1</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>MIPI.D3HSRXDATA2</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>MIPI.D3HSRXDATA3</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>MIPI.D3HSRXDATA4</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>MIPI.D3HSRXDATA5</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>MIPI.D3HSRXDATA6</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>MIPI.D3HSRXDATA7</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>MIPI.D3NOSYNC</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>MIPI.D3DCDP</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>MIPI.D3DCDN</td></tr>
<tr><td>TCELL4:IMUX_C0</td><td>MIPI.D3RXHSEN</td></tr>
<tr><td>TCELL4:IMUX_C4</td><td>MIPI.D3HSDESEREN</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>MIPI.D3HSRXDATA8</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>MIPI.D3HSRXDATA9</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>MIPI.D3HSRXDATA10</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>MIPI.D3HSRXDATA11</td></tr>
<tr><td>TCELL4:OUT_F4</td><td>MIPI.D3HSRXDATA12</td></tr>
<tr><td>TCELL4:OUT_F5</td><td>MIPI.D3HSRXDATA13</td></tr>
<tr><td>TCELL4:OUT_F6</td><td>MIPI.D3HSRXDATA14</td></tr>
<tr><td>TCELL4:OUT_F7</td><td>MIPI.D3HSRXDATA15</td></tr>
<tr><td>TCELL5:IMUX_A0</td><td>MIPI.D1HSSEREN</td></tr>
<tr><td>TCELL5:IMUX_B0</td><td>MIPI.D1HSTXDATA1</td></tr>
<tr><td>TCELL5:IMUX_B2</td><td>MIPI.D1HSTXDATA3</td></tr>
<tr><td>TCELL5:IMUX_B4</td><td>MIPI.D1HSTXDATA5</td></tr>
<tr><td>TCELL5:IMUX_B6</td><td>MIPI.D1HSTXDATA7</td></tr>
<tr><td>TCELL5:IMUX_D0</td><td>MIPI.D1HSTXDATA0</td></tr>
<tr><td>TCELL5:IMUX_D2</td><td>MIPI.D1HSTXDATA2</td></tr>
<tr><td>TCELL5:IMUX_D4</td><td>MIPI.D1HSTXDATA4</td></tr>
<tr><td>TCELL5:IMUX_D6</td><td>MIPI.D1HSTXDATA6</td></tr>
<tr><td>TCELL5:OUT_F0</td><td>MIPI.D3ERRSYNC</td></tr>
<tr><td>TCELL5:OUT_F1</td><td>MIPI.D1DRXHS</td></tr>
<tr><td>TCELL5:OUT_F4</td><td>MIPI.D3SYNC</td></tr>
<tr><td>TCELL5:OUT_F6</td><td>MIPI.D3DRXHS</td></tr>
<tr><td>TCELL6:IMUX_A0</td><td>MIPI.D1TXLPEN</td></tr>
<tr><td>TCELL6:IMUX_A2</td><td>MIPI.D1TXHSPD</td></tr>
<tr><td>TCELL6:IMUX_A5</td><td>MIPI.D1DTXLPN</td></tr>
<tr><td>TCELL6:IMUX_B0</td><td>MIPI.D1HSTXDATA9</td></tr>
<tr><td>TCELL6:IMUX_B2</td><td>MIPI.D1HSTXDATA11</td></tr>
<tr><td>TCELL6:IMUX_B4</td><td>MIPI.D1HSTXDATA13</td></tr>
<tr><td>TCELL6:IMUX_B6</td><td>MIPI.D1HSTXDATA15</td></tr>
<tr><td>TCELL6:IMUX_C2</td><td>MIPI.D1DTXLPP</td></tr>
<tr><td>TCELL6:IMUX_D0</td><td>MIPI.D1HSTXDATA8</td></tr>
<tr><td>TCELL6:IMUX_D2</td><td>MIPI.D1HSTXDATA10</td></tr>
<tr><td>TCELL6:IMUX_D4</td><td>MIPI.D1HSTXDATA12</td></tr>
<tr><td>TCELL6:IMUX_D6</td><td>MIPI.D1HSTXDATA14</td></tr>
<tr><td>TCELL7:IMUX_C2</td><td>MIPI.D1RXLPEN</td></tr>
<tr><td>TCELL7:IMUX_D0</td><td>MIPI.D1TXHSEN</td></tr>
<tr><td>TCELL7:OUT_F0</td><td>MIPI.D1DRXLPN</td></tr>
<tr><td>TCELL7:OUT_F1</td><td>MIPI.D1DRXLPP</td></tr>
<tr><td>TCELL7:OUT_F2</td><td>MIPI.D1NOSYNC</td></tr>
<tr><td>TCELL7:OUT_F3</td><td>MIPI.D1DCDP</td></tr>
<tr><td>TCELL7:OUT_F4</td><td>MIPI.D1DCDN</td></tr>
<tr><td>TCELL8:IMUX_A0</td><td>MIPI.D1CDEN</td></tr>
<tr><td>TCELL8:OUT_F0</td><td>MIPI.D1HSRXDATA0</td></tr>
<tr><td>TCELL8:OUT_F1</td><td>MIPI.D1HSRXDATA1</td></tr>
<tr><td>TCELL8:OUT_F2</td><td>MIPI.D1HSRXDATA2</td></tr>
<tr><td>TCELL8:OUT_F3</td><td>MIPI.D1HSRXDATA3</td></tr>
<tr><td>TCELL8:OUT_F4</td><td>MIPI.D1HSRXDATA4</td></tr>
<tr><td>TCELL8:OUT_F5</td><td>MIPI.D1HSRXDATA5</td></tr>
<tr><td>TCELL8:OUT_F6</td><td>MIPI.D1HSRXDATA6</td></tr>
<tr><td>TCELL8:OUT_F7</td><td>MIPI.D1HSRXDATA7</td></tr>
<tr><td>TCELL9:IMUX_A0</td><td>MIPI.D1RXHSEN</td></tr>
<tr><td>TCELL9:IMUX_A4</td><td>MIPI.D1HSDESEREN</td></tr>
<tr><td>TCELL9:IMUX_B0</td><td>MIPI.LBEN</td></tr>
<tr><td>TCELL9:IMUX_B4</td><td>MIPI.PDCKG</td></tr>
<tr><td>TCELL9:IMUX_C0</td><td>MIPI.CN0</td></tr>
<tr><td>TCELL9:IMUX_C4</td><td>MIPI.CN1</td></tr>
<tr><td>TCELL9:IMUX_D0</td><td>MIPI.TST0</td></tr>
<tr><td>TCELL9:IMUX_D4</td><td>MIPI.TST1</td></tr>
<tr><td>TCELL9:OUT_F0</td><td>MIPI.D1HSRXDATA8</td></tr>
<tr><td>TCELL9:OUT_F1</td><td>MIPI.D1HSRXDATA9</td></tr>
<tr><td>TCELL9:OUT_F2</td><td>MIPI.D1HSRXDATA10</td></tr>
<tr><td>TCELL9:OUT_F3</td><td>MIPI.D1HSRXDATA11</td></tr>
<tr><td>TCELL9:OUT_F4</td><td>MIPI.D1HSRXDATA12</td></tr>
<tr><td>TCELL9:OUT_F5</td><td>MIPI.D1HSRXDATA13</td></tr>
<tr><td>TCELL9:OUT_F6</td><td>MIPI.D1HSRXDATA14</td></tr>
<tr><td>TCELL9:OUT_F7</td><td>MIPI.D1HSRXDATA15</td></tr>
<tr><td>TCELL9:OUT_Q0</td><td>MIPI.D1SYNC</td></tr>
<tr><td>TCELL9:OUT_Q1</td><td>MIPI.D1ERRSYNC</td></tr>
<tr><td>TCELL10:IMUX_B0</td><td>MIPI.PDDPHY</td></tr>
<tr><td>TCELL10:IMUX_B4</td><td>MIPI.CLKTXHSGATE</td></tr>
<tr><td>TCELL10:IMUX_C0</td><td>MIPI.CN2</td></tr>
<tr><td>TCELL10:IMUX_C4</td><td>MIPI.CN3</td></tr>
<tr><td>TCELL10:IMUX_C6</td><td>MIPI.CN4</td></tr>
<tr><td>TCELL10:IMUX_D0</td><td>MIPI.TST2</td></tr>
<tr><td>TCELL10:IMUX_D4</td><td>MIPI.TST3</td></tr>
<tr><td>TCELL10:IMUX_D6</td><td>MIPI.CLKTXLPEN</td></tr>
<tr><td>TCELL11:IMUX_A0</td><td>MIPI.CM0</td></tr>
<tr><td>TCELL11:IMUX_A4</td><td>MIPI.CM1</td></tr>
<tr><td>TCELL11:IMUX_B0</td><td>MIPI.CM2</td></tr>
<tr><td>TCELL11:IMUX_B4</td><td>MIPI.CM3</td></tr>
<tr><td>TCELL11:IMUX_B7</td><td>CLKTEST_MIPI.TESTIN0</td></tr>
<tr><td>TCELL11:IMUX_C0</td><td>MIPI.CLKDTXLPN</td></tr>
<tr><td>TCELL11:IMUX_C4</td><td>MIPI.CLKTXHSPD</td></tr>
<tr><td>TCELL11:IMUX_C7</td><td>CLKTEST_MIPI.TESTIN1</td></tr>
<tr><td>TCELL11:IMUX_D4</td><td>MIPI.CLKDTXLPP</td></tr>
<tr><td>TCELL11:IMUX_CLK0</td><td>MIPI.CLKREF</td></tr>
<tr><td>TCELL12:IMUX_A0</td><td>MIPI.CM4</td></tr>
<tr><td>TCELL12:IMUX_A4</td><td>MIPI.CM5</td></tr>
<tr><td>TCELL12:IMUX_B0</td><td>MIPI.CM6</td></tr>
<tr><td>TCELL12:IMUX_B4</td><td>MIPI.CM7</td></tr>
<tr><td>TCELL12:IMUX_C4</td><td>MIPI.CLKRXLPEN</td></tr>
<tr><td>TCELL12:IMUX_D0</td><td>MIPI.CLKTXHSEN</td></tr>
<tr><td>TCELL12:IMUX_D4</td><td>MIPI.CLKCDEN</td></tr>
<tr><td>TCELL12:OUT_F0</td><td>MIPI.CLKDRXLPN</td></tr>
<tr><td>TCELL12:OUT_F1</td><td>MIPI.CLKDRXLPP</td></tr>
<tr><td>TCELL12:OUT_F4</td><td>MIPI.CLKDCDN</td></tr>
<tr><td>TCELL13:IMUX_C4</td><td>MIPI.CLKRXHSEN</td></tr>
<tr><td>TCELL13:OUT_F0</td><td>MIPI.LOCK</td></tr>
<tr><td>TCELL14:IMUX_A0</td><td>MIPI.CO0</td></tr>
<tr><td>TCELL14:IMUX_A4</td><td>MIPI.CO1</td></tr>
<tr><td>TCELL14:IMUX_C0</td><td>MIPI.PDPLL</td></tr>
<tr><td>TCELL14:IMUX_C4</td><td>MIPI.D0HSSEREN</td></tr>
<tr><td>TCELL14:OUT_F4</td><td>MIPI.CLKHSBYTE</td></tr>
<tr><td>TCELL14:OUT_F6</td><td>MIPI.CLKDRXHS</td></tr>
<tr><td>TCELL15:IMUX_A0</td><td>MIPI.D0TXLPEN</td></tr>
<tr><td>TCELL15:IMUX_A4</td><td>MIPI.D0TXHSPD</td></tr>
<tr><td>TCELL15:IMUX_B0</td><td>MIPI.D0HSTXDATA1</td></tr>
<tr><td>TCELL15:IMUX_B2</td><td>MIPI.D0HSTXDATA3</td></tr>
<tr><td>TCELL15:IMUX_B4</td><td>MIPI.D0HSTXDATA5</td></tr>
<tr><td>TCELL15:IMUX_B6</td><td>MIPI.D0HSTXDATA7</td></tr>
<tr><td>TCELL15:IMUX_C4</td><td>MIPI.D0DTXLPN</td></tr>
<tr><td>TCELL15:IMUX_D0</td><td>MIPI.D0HSTXDATA0</td></tr>
<tr><td>TCELL15:IMUX_D2</td><td>MIPI.D0HSTXDATA2</td></tr>
<tr><td>TCELL15:IMUX_D4</td><td>MIPI.D0HSTXDATA4</td></tr>
<tr><td>TCELL15:IMUX_D6</td><td>MIPI.D0HSTXDATA6</td></tr>
<tr><td>TCELL16:IMUX_A0</td><td>MIPI.D0RXLPEN</td></tr>
<tr><td>TCELL16:IMUX_A4</td><td>MIPI.D0DTXLPP</td></tr>
<tr><td>TCELL16:IMUX_B0</td><td>MIPI.D0HSTXDATA9</td></tr>
<tr><td>TCELL16:IMUX_B2</td><td>MIPI.D0HSTXDATA11</td></tr>
<tr><td>TCELL16:IMUX_B4</td><td>MIPI.D0HSTXDATA13</td></tr>
<tr><td>TCELL16:IMUX_B6</td><td>MIPI.D0HSTXDATA15</td></tr>
<tr><td>TCELL16:IMUX_C0</td><td>MIPI.D0TXHSEN</td></tr>
<tr><td>TCELL16:IMUX_D0</td><td>MIPI.D0HSTXDATA8</td></tr>
<tr><td>TCELL16:IMUX_D2</td><td>MIPI.D0HSTXDATA10</td></tr>
<tr><td>TCELL16:IMUX_D4</td><td>MIPI.D0HSTXDATA12</td></tr>
<tr><td>TCELL16:IMUX_D6</td><td>MIPI.D0HSTXDATA14</td></tr>
<tr><td>TCELL16:OUT_F0</td><td>MIPI.D0DRXLPN</td></tr>
<tr><td>TCELL16:OUT_F1</td><td>MIPI.D0DRXLPP</td></tr>
<tr><td>TCELL16:OUT_F3</td><td>MIPI.D0NOSYNC</td></tr>
<tr><td>TCELL17:IMUX_A3</td><td>MIPI.D0CDEN</td></tr>
<tr><td>TCELL17:OUT_F0</td><td>MIPI.D0HSRXDATA0</td></tr>
<tr><td>TCELL17:OUT_F1</td><td>MIPI.D0HSRXDATA1</td></tr>
<tr><td>TCELL17:OUT_F2</td><td>MIPI.D0HSRXDATA2</td></tr>
<tr><td>TCELL17:OUT_F3</td><td>MIPI.D0HSRXDATA3</td></tr>
<tr><td>TCELL17:OUT_F4</td><td>MIPI.D0HSRXDATA4</td></tr>
<tr><td>TCELL17:OUT_F5</td><td>MIPI.D0HSRXDATA5</td></tr>
<tr><td>TCELL17:OUT_F6</td><td>MIPI.D0HSRXDATA6</td></tr>
<tr><td>TCELL17:OUT_F7</td><td>MIPI.D0HSRXDATA7</td></tr>
<tr><td>TCELL17:OUT_Q0</td><td>MIPI.D0DCDP</td></tr>
<tr><td>TCELL17:OUT_Q1</td><td>MIPI.D0DCDN</td></tr>
<tr><td>TCELL18:IMUX_A3</td><td>MIPI.D0RXHSEN</td></tr>
<tr><td>TCELL18:IMUX_A7</td><td>MIPI.D0HSDESEREN</td></tr>
<tr><td>TCELL18:OUT_F0</td><td>MIPI.D0HSRXDATA8</td></tr>
<tr><td>TCELL18:OUT_F1</td><td>MIPI.D0HSRXDATA9</td></tr>
<tr><td>TCELL18:OUT_F2</td><td>MIPI.D0HSRXDATA10</td></tr>
<tr><td>TCELL18:OUT_F3</td><td>MIPI.D0HSRXDATA11</td></tr>
<tr><td>TCELL18:OUT_F4</td><td>MIPI.D0HSRXDATA12</td></tr>
<tr><td>TCELL18:OUT_F5</td><td>MIPI.D0HSRXDATA13</td></tr>
<tr><td>TCELL18:OUT_F6</td><td>MIPI.D0HSRXDATA14</td></tr>
<tr><td>TCELL18:OUT_F7</td><td>MIPI.D0HSRXDATA15</td></tr>
<tr><td>TCELL18:OUT_Q4</td><td>MIPI.D0SYNC</td></tr>
<tr><td>TCELL18:OUT_Q5</td><td>MIPI.D0ERRSYNC</td></tr>
<tr><td>TCELL19:IMUX_A6</td><td>MIPI.D2HSSEREN</td></tr>
<tr><td>TCELL19:OUT_F1</td><td>MIPI.D0DRXHS</td></tr>
<tr><td>TCELL19:OUT_F6</td><td>MIPI.D2DRXHS</td></tr>
<tr><td>TCELL20:IMUX_A4</td><td>MIPI.D2TXLPEN</td></tr>
<tr><td>TCELL20:IMUX_B0</td><td>MIPI.D2HSTXDATA1</td></tr>
<tr><td>TCELL20:IMUX_B2</td><td>MIPI.D2HSTXDATA3</td></tr>
<tr><td>TCELL20:IMUX_B4</td><td>MIPI.D2HSTXDATA5</td></tr>
<tr><td>TCELL20:IMUX_B6</td><td>MIPI.D2HSTXDATA7</td></tr>
<tr><td>TCELL20:IMUX_C0</td><td>MIPI.D2TXHSPD</td></tr>
<tr><td>TCELL20:IMUX_C4</td><td>MIPI.D2DTXLPN</td></tr>
<tr><td>TCELL20:IMUX_D0</td><td>MIPI.D2HSTXDATA0</td></tr>
<tr><td>TCELL20:IMUX_D2</td><td>MIPI.D2HSTXDATA2</td></tr>
<tr><td>TCELL20:IMUX_D4</td><td>MIPI.D2HSTXDATA4</td></tr>
<tr><td>TCELL20:IMUX_D6</td><td>MIPI.D2HSTXDATA6</td></tr>
<tr><td>TCELL21:IMUX_A3</td><td>MIPI.D2RXLPEN</td></tr>
<tr><td>TCELL21:IMUX_A5</td><td>MIPI.D2DTXLPP</td></tr>
<tr><td>TCELL21:IMUX_B0</td><td>MIPI.D2HSTXDATA9</td></tr>
<tr><td>TCELL21:IMUX_B2</td><td>MIPI.D2HSTXDATA11</td></tr>
<tr><td>TCELL21:IMUX_B4</td><td>MIPI.D2HSTXDATA13</td></tr>
<tr><td>TCELL21:IMUX_B6</td><td>MIPI.D2HSTXDATA15</td></tr>
<tr><td>TCELL21:IMUX_C3</td><td>MIPI.D2TXHSEN</td></tr>
<tr><td>TCELL21:IMUX_D0</td><td>MIPI.D2HSTXDATA8</td></tr>
<tr><td>TCELL21:IMUX_D2</td><td>MIPI.D2HSTXDATA10</td></tr>
<tr><td>TCELL21:IMUX_D4</td><td>MIPI.D2HSTXDATA12</td></tr>
<tr><td>TCELL21:IMUX_D6</td><td>MIPI.D2HSTXDATA14</td></tr>
<tr><td>TCELL21:OUT_F0</td><td>MIPI.D2DRXLPN</td></tr>
<tr><td>TCELL21:OUT_F1</td><td>MIPI.D2DRXLPP</td></tr>
<tr><td>TCELL22:IMUX_A4</td><td>MIPI.D2CDEN</td></tr>
<tr><td>TCELL22:OUT_F0</td><td>MIPI.D2HSRXDATA0</td></tr>
<tr><td>TCELL22:OUT_F1</td><td>MIPI.D2HSRXDATA1</td></tr>
<tr><td>TCELL22:OUT_F2</td><td>MIPI.D2HSRXDATA2</td></tr>
<tr><td>TCELL22:OUT_F3</td><td>MIPI.D2HSRXDATA3</td></tr>
<tr><td>TCELL22:OUT_F4</td><td>MIPI.D2HSRXDATA4</td></tr>
<tr><td>TCELL22:OUT_F5</td><td>MIPI.D2HSRXDATA5</td></tr>
<tr><td>TCELL22:OUT_F6</td><td>MIPI.D2HSRXDATA6</td></tr>
<tr><td>TCELL22:OUT_F7</td><td>MIPI.D2HSRXDATA7</td></tr>
<tr><td>TCELL22:OUT_Q0</td><td>MIPI.D2NOSYNC</td></tr>
<tr><td>TCELL22:OUT_Q1</td><td>MIPI.D2DCDP</td></tr>
<tr><td>TCELL22:OUT_Q4</td><td>MIPI.D2DCDN</td></tr>
<tr><td>TCELL23:IMUX_A0</td><td>MIPI.D2HSDESEREN</td></tr>
<tr><td>TCELL23:IMUX_C4</td><td>MIPI.D2RXHSEN</td></tr>
<tr><td>TCELL23:OUT_F0</td><td>MIPI.D2HSRXDATA8</td></tr>
<tr><td>TCELL23:OUT_F1</td><td>MIPI.D2HSRXDATA9</td></tr>
<tr><td>TCELL23:OUT_F2</td><td>MIPI.D2HSRXDATA10</td></tr>
<tr><td>TCELL23:OUT_F3</td><td>MIPI.D2HSRXDATA11</td></tr>
<tr><td>TCELL23:OUT_F4</td><td>MIPI.D2HSRXDATA12</td></tr>
<tr><td>TCELL23:OUT_F5</td><td>MIPI.D2HSRXDATA13</td></tr>
<tr><td>TCELL23:OUT_F6</td><td>MIPI.D2HSRXDATA14</td></tr>
<tr><td>TCELL23:OUT_F7</td><td>MIPI.D2HSRXDATA15</td></tr>
<tr><td>TCELL23:OUT_Q3</td><td>MIPI.D2SYNC</td></tr>
<tr><td>TCELL23:OUT_Q4</td><td>MIPI.D2ERRSYNC</td></tr>
</tbody>
</table></div>
<h2 id="tile-mipi_e"><a class="header" href="#tile-mipi_e">Tile MIPI_E</a></h2>
<p>Cells: 24</p>
<h3 id="bel-mipi-1"><a class="header" href="#bel-mipi-1">Bel MIPI</a></h3>
<div class="table-wrapper"><table>
<caption>crosslink MIPI_E bel MIPI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKCDEN</td><td>input</td><td>TCELL12:IMUX_D4</td></tr>
<tr><td>CLKDCDN</td><td>output</td><td>TCELL12:OUT_F4</td></tr>
<tr><td>CLKDRXHS</td><td>output</td><td>TCELL14:OUT_F6</td></tr>
<tr><td>CLKDRXLPN</td><td>output</td><td>TCELL12:OUT_F0</td></tr>
<tr><td>CLKDRXLPP</td><td>output</td><td>TCELL12:OUT_F1</td></tr>
<tr><td>CLKDTXLPN</td><td>input</td><td>TCELL11:IMUX_C0</td></tr>
<tr><td>CLKDTXLPP</td><td>input</td><td>TCELL11:IMUX_D4</td></tr>
<tr><td>CLKHSBYTE</td><td>output</td><td>TCELL14:OUT_F4</td></tr>
<tr><td>CLKREF</td><td>input</td><td>TCELL13:IMUX_CLK0</td></tr>
<tr><td>CLKRXHSEN</td><td>input</td><td>TCELL13:IMUX_C4</td></tr>
<tr><td>CLKRXLPEN</td><td>input</td><td>TCELL12:IMUX_C4</td></tr>
<tr><td>CLKTXHSEN</td><td>input</td><td>TCELL12:IMUX_D0</td></tr>
<tr><td>CLKTXHSGATE</td><td>input</td><td>TCELL10:IMUX_B4</td></tr>
<tr><td>CLKTXHSPD</td><td>input</td><td>TCELL11:IMUX_C4</td></tr>
<tr><td>CLKTXLPEN</td><td>input</td><td>TCELL10:IMUX_D6</td></tr>
<tr><td>CM0</td><td>input</td><td>TCELL11:IMUX_A0</td></tr>
<tr><td>CM1</td><td>input</td><td>TCELL11:IMUX_A4</td></tr>
<tr><td>CM2</td><td>input</td><td>TCELL11:IMUX_B0</td></tr>
<tr><td>CM3</td><td>input</td><td>TCELL11:IMUX_B4</td></tr>
<tr><td>CM4</td><td>input</td><td>TCELL12:IMUX_A0</td></tr>
<tr><td>CM5</td><td>input</td><td>TCELL12:IMUX_A4</td></tr>
<tr><td>CM6</td><td>input</td><td>TCELL12:IMUX_B0</td></tr>
<tr><td>CM7</td><td>input</td><td>TCELL12:IMUX_B4</td></tr>
<tr><td>CN0</td><td>input</td><td>TCELL9:IMUX_C0</td></tr>
<tr><td>CN1</td><td>input</td><td>TCELL9:IMUX_C4</td></tr>
<tr><td>CN2</td><td>input</td><td>TCELL10:IMUX_C0</td></tr>
<tr><td>CN3</td><td>input</td><td>TCELL10:IMUX_C4</td></tr>
<tr><td>CN4</td><td>input</td><td>TCELL10:IMUX_C6</td></tr>
<tr><td>CO0</td><td>input</td><td>TCELL14:IMUX_A0</td></tr>
<tr><td>CO1</td><td>input</td><td>TCELL14:IMUX_A4</td></tr>
<tr><td>D0CDEN</td><td>input</td><td>TCELL17:IMUX_A3</td></tr>
<tr><td>D0DCDN</td><td>output</td><td>TCELL17:OUT_Q1</td></tr>
<tr><td>D0DCDP</td><td>output</td><td>TCELL17:OUT_Q0</td></tr>
<tr><td>D0DRXHS</td><td>output</td><td>TCELL19:OUT_F1</td></tr>
<tr><td>D0DRXLPN</td><td>output</td><td>TCELL16:OUT_F0</td></tr>
<tr><td>D0DRXLPP</td><td>output</td><td>TCELL16:OUT_F1</td></tr>
<tr><td>D0DTXLPN</td><td>input</td><td>TCELL15:IMUX_C4</td></tr>
<tr><td>D0DTXLPP</td><td>input</td><td>TCELL16:IMUX_A4</td></tr>
<tr><td>D0ERRSYNC</td><td>output</td><td>TCELL18:OUT_Q5</td></tr>
<tr><td>D0HSDESEREN</td><td>input</td><td>TCELL18:IMUX_A7</td></tr>
<tr><td>D0HSRXDATA0</td><td>output</td><td>TCELL17:OUT_F0</td></tr>
<tr><td>D0HSRXDATA1</td><td>output</td><td>TCELL17:OUT_F1</td></tr>
<tr><td>D0HSRXDATA10</td><td>output</td><td>TCELL18:OUT_F2</td></tr>
<tr><td>D0HSRXDATA11</td><td>output</td><td>TCELL18:OUT_F3</td></tr>
<tr><td>D0HSRXDATA12</td><td>output</td><td>TCELL18:OUT_F4</td></tr>
<tr><td>D0HSRXDATA13</td><td>output</td><td>TCELL18:OUT_F5</td></tr>
<tr><td>D0HSRXDATA14</td><td>output</td><td>TCELL18:OUT_F6</td></tr>
<tr><td>D0HSRXDATA15</td><td>output</td><td>TCELL18:OUT_F7</td></tr>
<tr><td>D0HSRXDATA2</td><td>output</td><td>TCELL17:OUT_F2</td></tr>
<tr><td>D0HSRXDATA3</td><td>output</td><td>TCELL17:OUT_F3</td></tr>
<tr><td>D0HSRXDATA4</td><td>output</td><td>TCELL17:OUT_F4</td></tr>
<tr><td>D0HSRXDATA5</td><td>output</td><td>TCELL17:OUT_F5</td></tr>
<tr><td>D0HSRXDATA6</td><td>output</td><td>TCELL17:OUT_F6</td></tr>
<tr><td>D0HSRXDATA7</td><td>output</td><td>TCELL17:OUT_F7</td></tr>
<tr><td>D0HSRXDATA8</td><td>output</td><td>TCELL18:OUT_F0</td></tr>
<tr><td>D0HSRXDATA9</td><td>output</td><td>TCELL18:OUT_F1</td></tr>
<tr><td>D0HSSEREN</td><td>input</td><td>TCELL14:IMUX_C4</td></tr>
<tr><td>D0HSTXDATA0</td><td>input</td><td>TCELL15:IMUX_D0</td></tr>
<tr><td>D0HSTXDATA1</td><td>input</td><td>TCELL15:IMUX_B0</td></tr>
<tr><td>D0HSTXDATA10</td><td>input</td><td>TCELL16:IMUX_D2</td></tr>
<tr><td>D0HSTXDATA11</td><td>input</td><td>TCELL16:IMUX_B2</td></tr>
<tr><td>D0HSTXDATA12</td><td>input</td><td>TCELL16:IMUX_D4</td></tr>
<tr><td>D0HSTXDATA13</td><td>input</td><td>TCELL16:IMUX_B4</td></tr>
<tr><td>D0HSTXDATA14</td><td>input</td><td>TCELL16:IMUX_D6</td></tr>
<tr><td>D0HSTXDATA15</td><td>input</td><td>TCELL16:IMUX_B6</td></tr>
<tr><td>D0HSTXDATA2</td><td>input</td><td>TCELL15:IMUX_D2</td></tr>
<tr><td>D0HSTXDATA3</td><td>input</td><td>TCELL15:IMUX_B2</td></tr>
<tr><td>D0HSTXDATA4</td><td>input</td><td>TCELL15:IMUX_D4</td></tr>
<tr><td>D0HSTXDATA5</td><td>input</td><td>TCELL15:IMUX_B4</td></tr>
<tr><td>D0HSTXDATA6</td><td>input</td><td>TCELL15:IMUX_D6</td></tr>
<tr><td>D0HSTXDATA7</td><td>input</td><td>TCELL15:IMUX_B6</td></tr>
<tr><td>D0HSTXDATA8</td><td>input</td><td>TCELL16:IMUX_D0</td></tr>
<tr><td>D0HSTXDATA9</td><td>input</td><td>TCELL16:IMUX_B0</td></tr>
<tr><td>D0NOSYNC</td><td>output</td><td>TCELL16:OUT_F3</td></tr>
<tr><td>D0RXHSEN</td><td>input</td><td>TCELL18:IMUX_A3</td></tr>
<tr><td>D0RXLPEN</td><td>input</td><td>TCELL16:IMUX_A0</td></tr>
<tr><td>D0SYNC</td><td>output</td><td>TCELL18:OUT_Q4</td></tr>
<tr><td>D0TXHSEN</td><td>input</td><td>TCELL16:IMUX_C0</td></tr>
<tr><td>D0TXHSPD</td><td>input</td><td>TCELL15:IMUX_A4</td></tr>
<tr><td>D0TXLPEN</td><td>input</td><td>TCELL15:IMUX_A0</td></tr>
<tr><td>D1CDEN</td><td>input</td><td>TCELL8:IMUX_A0</td></tr>
<tr><td>D1DCDN</td><td>output</td><td>TCELL7:OUT_F4</td></tr>
<tr><td>D1DCDP</td><td>output</td><td>TCELL7:OUT_F3</td></tr>
<tr><td>D1DRXHS</td><td>output</td><td>TCELL5:OUT_F1</td></tr>
<tr><td>D1DRXLPN</td><td>output</td><td>TCELL7:OUT_F0</td></tr>
<tr><td>D1DRXLPP</td><td>output</td><td>TCELL7:OUT_F1</td></tr>
<tr><td>D1DTXLPN</td><td>input</td><td>TCELL6:IMUX_A5</td></tr>
<tr><td>D1DTXLPP</td><td>input</td><td>TCELL6:IMUX_C2</td></tr>
<tr><td>D1ERRSYNC</td><td>output</td><td>TCELL9:OUT_Q1</td></tr>
<tr><td>D1HSDESEREN</td><td>input</td><td>TCELL9:IMUX_A4</td></tr>
<tr><td>D1HSRXDATA0</td><td>output</td><td>TCELL8:OUT_F0</td></tr>
<tr><td>D1HSRXDATA1</td><td>output</td><td>TCELL8:OUT_F1</td></tr>
<tr><td>D1HSRXDATA10</td><td>output</td><td>TCELL9:OUT_F2</td></tr>
<tr><td>D1HSRXDATA11</td><td>output</td><td>TCELL9:OUT_F3</td></tr>
<tr><td>D1HSRXDATA12</td><td>output</td><td>TCELL9:OUT_F4</td></tr>
<tr><td>D1HSRXDATA13</td><td>output</td><td>TCELL9:OUT_F5</td></tr>
<tr><td>D1HSRXDATA14</td><td>output</td><td>TCELL9:OUT_F6</td></tr>
<tr><td>D1HSRXDATA15</td><td>output</td><td>TCELL9:OUT_F7</td></tr>
<tr><td>D1HSRXDATA2</td><td>output</td><td>TCELL8:OUT_F2</td></tr>
<tr><td>D1HSRXDATA3</td><td>output</td><td>TCELL8:OUT_F3</td></tr>
<tr><td>D1HSRXDATA4</td><td>output</td><td>TCELL8:OUT_F4</td></tr>
<tr><td>D1HSRXDATA5</td><td>output</td><td>TCELL8:OUT_F5</td></tr>
<tr><td>D1HSRXDATA6</td><td>output</td><td>TCELL8:OUT_F6</td></tr>
<tr><td>D1HSRXDATA7</td><td>output</td><td>TCELL8:OUT_F7</td></tr>
<tr><td>D1HSRXDATA8</td><td>output</td><td>TCELL9:OUT_F0</td></tr>
<tr><td>D1HSRXDATA9</td><td>output</td><td>TCELL9:OUT_F1</td></tr>
<tr><td>D1HSSEREN</td><td>input</td><td>TCELL5:IMUX_A0</td></tr>
<tr><td>D1HSTXDATA0</td><td>input</td><td>TCELL5:IMUX_D0</td></tr>
<tr><td>D1HSTXDATA1</td><td>input</td><td>TCELL5:IMUX_B0</td></tr>
<tr><td>D1HSTXDATA10</td><td>input</td><td>TCELL6:IMUX_D2</td></tr>
<tr><td>D1HSTXDATA11</td><td>input</td><td>TCELL6:IMUX_B2</td></tr>
<tr><td>D1HSTXDATA12</td><td>input</td><td>TCELL6:IMUX_D4</td></tr>
<tr><td>D1HSTXDATA13</td><td>input</td><td>TCELL6:IMUX_B4</td></tr>
<tr><td>D1HSTXDATA14</td><td>input</td><td>TCELL6:IMUX_D6</td></tr>
<tr><td>D1HSTXDATA15</td><td>input</td><td>TCELL6:IMUX_B6</td></tr>
<tr><td>D1HSTXDATA2</td><td>input</td><td>TCELL5:IMUX_D2</td></tr>
<tr><td>D1HSTXDATA3</td><td>input</td><td>TCELL5:IMUX_B2</td></tr>
<tr><td>D1HSTXDATA4</td><td>input</td><td>TCELL5:IMUX_D4</td></tr>
<tr><td>D1HSTXDATA5</td><td>input</td><td>TCELL5:IMUX_B4</td></tr>
<tr><td>D1HSTXDATA6</td><td>input</td><td>TCELL5:IMUX_D6</td></tr>
<tr><td>D1HSTXDATA7</td><td>input</td><td>TCELL5:IMUX_B6</td></tr>
<tr><td>D1HSTXDATA8</td><td>input</td><td>TCELL6:IMUX_D0</td></tr>
<tr><td>D1HSTXDATA9</td><td>input</td><td>TCELL6:IMUX_B0</td></tr>
<tr><td>D1NOSYNC</td><td>output</td><td>TCELL7:OUT_F2</td></tr>
<tr><td>D1RXHSEN</td><td>input</td><td>TCELL9:IMUX_A0</td></tr>
<tr><td>D1RXLPEN</td><td>input</td><td>TCELL7:IMUX_C2</td></tr>
<tr><td>D1SYNC</td><td>output</td><td>TCELL9:OUT_Q0</td></tr>
<tr><td>D1TXHSEN</td><td>input</td><td>TCELL7:IMUX_D0</td></tr>
<tr><td>D1TXHSPD</td><td>input</td><td>TCELL6:IMUX_A2</td></tr>
<tr><td>D1TXLPEN</td><td>input</td><td>TCELL6:IMUX_A0</td></tr>
<tr><td>D2CDEN</td><td>input</td><td>TCELL22:IMUX_A4</td></tr>
<tr><td>D2DCDN</td><td>output</td><td>TCELL22:OUT_Q4</td></tr>
<tr><td>D2DCDP</td><td>output</td><td>TCELL22:OUT_Q1</td></tr>
<tr><td>D2DRXHS</td><td>output</td><td>TCELL19:OUT_F6</td></tr>
<tr><td>D2DRXLPN</td><td>output</td><td>TCELL21:OUT_F0</td></tr>
<tr><td>D2DRXLPP</td><td>output</td><td>TCELL21:OUT_F1</td></tr>
<tr><td>D2DTXLPN</td><td>input</td><td>TCELL20:IMUX_C4</td></tr>
<tr><td>D2DTXLPP</td><td>input</td><td>TCELL21:IMUX_A5</td></tr>
<tr><td>D2ERRSYNC</td><td>output</td><td>TCELL23:OUT_Q4</td></tr>
<tr><td>D2HSDESEREN</td><td>input</td><td>TCELL23:IMUX_A0</td></tr>
<tr><td>D2HSRXDATA0</td><td>output</td><td>TCELL22:OUT_F0</td></tr>
<tr><td>D2HSRXDATA1</td><td>output</td><td>TCELL22:OUT_F1</td></tr>
<tr><td>D2HSRXDATA10</td><td>output</td><td>TCELL23:OUT_F2</td></tr>
<tr><td>D2HSRXDATA11</td><td>output</td><td>TCELL23:OUT_F3</td></tr>
<tr><td>D2HSRXDATA12</td><td>output</td><td>TCELL23:OUT_F4</td></tr>
<tr><td>D2HSRXDATA13</td><td>output</td><td>TCELL23:OUT_F5</td></tr>
<tr><td>D2HSRXDATA14</td><td>output</td><td>TCELL23:OUT_F6</td></tr>
<tr><td>D2HSRXDATA15</td><td>output</td><td>TCELL23:OUT_F7</td></tr>
<tr><td>D2HSRXDATA2</td><td>output</td><td>TCELL22:OUT_F2</td></tr>
<tr><td>D2HSRXDATA3</td><td>output</td><td>TCELL22:OUT_F3</td></tr>
<tr><td>D2HSRXDATA4</td><td>output</td><td>TCELL22:OUT_F4</td></tr>
<tr><td>D2HSRXDATA5</td><td>output</td><td>TCELL22:OUT_F5</td></tr>
<tr><td>D2HSRXDATA6</td><td>output</td><td>TCELL22:OUT_F6</td></tr>
<tr><td>D2HSRXDATA7</td><td>output</td><td>TCELL22:OUT_F7</td></tr>
<tr><td>D2HSRXDATA8</td><td>output</td><td>TCELL23:OUT_F0</td></tr>
<tr><td>D2HSRXDATA9</td><td>output</td><td>TCELL23:OUT_F1</td></tr>
<tr><td>D2HSSEREN</td><td>input</td><td>TCELL19:IMUX_A6</td></tr>
<tr><td>D2HSTXDATA0</td><td>input</td><td>TCELL20:IMUX_D0</td></tr>
<tr><td>D2HSTXDATA1</td><td>input</td><td>TCELL20:IMUX_B0</td></tr>
<tr><td>D2HSTXDATA10</td><td>input</td><td>TCELL21:IMUX_D2</td></tr>
<tr><td>D2HSTXDATA11</td><td>input</td><td>TCELL21:IMUX_B2</td></tr>
<tr><td>D2HSTXDATA12</td><td>input</td><td>TCELL21:IMUX_D4</td></tr>
<tr><td>D2HSTXDATA13</td><td>input</td><td>TCELL21:IMUX_B4</td></tr>
<tr><td>D2HSTXDATA14</td><td>input</td><td>TCELL21:IMUX_D6</td></tr>
<tr><td>D2HSTXDATA15</td><td>input</td><td>TCELL21:IMUX_B6</td></tr>
<tr><td>D2HSTXDATA2</td><td>input</td><td>TCELL20:IMUX_D2</td></tr>
<tr><td>D2HSTXDATA3</td><td>input</td><td>TCELL20:IMUX_B2</td></tr>
<tr><td>D2HSTXDATA4</td><td>input</td><td>TCELL20:IMUX_D4</td></tr>
<tr><td>D2HSTXDATA5</td><td>input</td><td>TCELL20:IMUX_B4</td></tr>
<tr><td>D2HSTXDATA6</td><td>input</td><td>TCELL20:IMUX_D6</td></tr>
<tr><td>D2HSTXDATA7</td><td>input</td><td>TCELL20:IMUX_B6</td></tr>
<tr><td>D2HSTXDATA8</td><td>input</td><td>TCELL21:IMUX_D0</td></tr>
<tr><td>D2HSTXDATA9</td><td>input</td><td>TCELL21:IMUX_B0</td></tr>
<tr><td>D2NOSYNC</td><td>output</td><td>TCELL22:OUT_Q0</td></tr>
<tr><td>D2RXHSEN</td><td>input</td><td>TCELL23:IMUX_C4</td></tr>
<tr><td>D2RXLPEN</td><td>input</td><td>TCELL21:IMUX_A3</td></tr>
<tr><td>D2SYNC</td><td>output</td><td>TCELL23:OUT_Q3</td></tr>
<tr><td>D2TXHSEN</td><td>input</td><td>TCELL21:IMUX_C3</td></tr>
<tr><td>D2TXHSPD</td><td>input</td><td>TCELL20:IMUX_C0</td></tr>
<tr><td>D2TXLPEN</td><td>input</td><td>TCELL20:IMUX_A4</td></tr>
<tr><td>D3CDEN</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>D3DCDN</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>D3DCDP</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>D3DRXHS</td><td>output</td><td>TCELL5:OUT_F6</td></tr>
<tr><td>D3DRXLPN</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>D3DRXLPP</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>D3DTXLPN</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>D3DTXLPP</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>D3ERRSYNC</td><td>output</td><td>TCELL5:OUT_F0</td></tr>
<tr><td>D3HSDESEREN</td><td>input</td><td>TCELL4:IMUX_C4</td></tr>
<tr><td>D3HSRXDATA0</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>D3HSRXDATA1</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>D3HSRXDATA10</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>D3HSRXDATA11</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>D3HSRXDATA12</td><td>output</td><td>TCELL4:OUT_F4</td></tr>
<tr><td>D3HSRXDATA13</td><td>output</td><td>TCELL4:OUT_F5</td></tr>
<tr><td>D3HSRXDATA14</td><td>output</td><td>TCELL4:OUT_F6</td></tr>
<tr><td>D3HSRXDATA15</td><td>output</td><td>TCELL4:OUT_F7</td></tr>
<tr><td>D3HSRXDATA2</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>D3HSRXDATA3</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>D3HSRXDATA4</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>D3HSRXDATA5</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>D3HSRXDATA6</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>D3HSRXDATA7</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>D3HSRXDATA8</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
<tr><td>D3HSRXDATA9</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>D3HSSEREN</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>D3HSTXDATA0</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>D3HSTXDATA1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>D3HSTXDATA10</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>D3HSTXDATA11</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>D3HSTXDATA12</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>D3HSTXDATA13</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>D3HSTXDATA14</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>D3HSTXDATA15</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>D3HSTXDATA2</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>D3HSTXDATA3</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>D3HSTXDATA4</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>D3HSTXDATA5</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>D3HSTXDATA6</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>D3HSTXDATA7</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>D3HSTXDATA8</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>D3HSTXDATA9</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>D3NOSYNC</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>D3RXHSEN</td><td>input</td><td>TCELL4:IMUX_C0</td></tr>
<tr><td>D3RXLPEN</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>D3SYNC</td><td>output</td><td>TCELL5:OUT_F4</td></tr>
<tr><td>D3TXHSEN</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>D3TXHSPD</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>D3TXLPEN</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>LBEN</td><td>input</td><td>TCELL9:IMUX_B0</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL13:OUT_F0</td></tr>
<tr><td>PDBIAS</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>PDCKG</td><td>input</td><td>TCELL9:IMUX_B4</td></tr>
<tr><td>PDDPHY</td><td>input</td><td>TCELL10:IMUX_B0</td></tr>
<tr><td>PDPLL</td><td>input</td><td>TCELL14:IMUX_C0</td></tr>
<tr><td>TST0</td><td>input</td><td>TCELL9:IMUX_D0</td></tr>
<tr><td>TST1</td><td>input</td><td>TCELL9:IMUX_D4</td></tr>
<tr><td>TST2</td><td>input</td><td>TCELL10:IMUX_D0</td></tr>
<tr><td>TST3</td><td>input</td><td>TCELL10:IMUX_D4</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest_mipi-1"><a class="header" href="#bel-clktest_mipi-1">Bel CLKTEST_MIPI</a></h3>
<div class="table-wrapper"><table>
<caption>crosslink MIPI_E bel CLKTEST_MIPI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL13:IMUX_B7</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL13:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>crosslink MIPI_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A4</td><td>MIPI.D3HSSEREN</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>MIPI.PDBIAS</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>MIPI.D3TXLPEN</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>MIPI.D3HSTXDATA1</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>MIPI.D3HSTXDATA3</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>MIPI.D3HSTXDATA5</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>MIPI.D3HSTXDATA7</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>MIPI.D3TXHSPD</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>MIPI.D3DTXLPN</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>MIPI.D3HSTXDATA0</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>MIPI.D3HSTXDATA2</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>MIPI.D3HSTXDATA4</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>MIPI.D3HSTXDATA6</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>MIPI.D3DTXLPP</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>MIPI.D3HSTXDATA9</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>MIPI.D3HSTXDATA11</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>MIPI.D3HSTXDATA13</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>MIPI.D3HSTXDATA15</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>MIPI.D3RXLPEN</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>MIPI.D3HSTXDATA8</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>MIPI.D3HSTXDATA10</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>MIPI.D3HSTXDATA12</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>MIPI.D3HSTXDATA14</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>MIPI.D3DRXLPN</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>MIPI.D3DRXLPP</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>MIPI.D3TXHSEN</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>MIPI.D3CDEN</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>MIPI.D3HSRXDATA0</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>MIPI.D3HSRXDATA1</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>MIPI.D3HSRXDATA2</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>MIPI.D3HSRXDATA3</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>MIPI.D3HSRXDATA4</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>MIPI.D3HSRXDATA5</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>MIPI.D3HSRXDATA6</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>MIPI.D3HSRXDATA7</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>MIPI.D3NOSYNC</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>MIPI.D3DCDP</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>MIPI.D3DCDN</td></tr>
<tr><td>TCELL4:IMUX_C0</td><td>MIPI.D3RXHSEN</td></tr>
<tr><td>TCELL4:IMUX_C4</td><td>MIPI.D3HSDESEREN</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>MIPI.D3HSRXDATA8</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>MIPI.D3HSRXDATA9</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>MIPI.D3HSRXDATA10</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>MIPI.D3HSRXDATA11</td></tr>
<tr><td>TCELL4:OUT_F4</td><td>MIPI.D3HSRXDATA12</td></tr>
<tr><td>TCELL4:OUT_F5</td><td>MIPI.D3HSRXDATA13</td></tr>
<tr><td>TCELL4:OUT_F6</td><td>MIPI.D3HSRXDATA14</td></tr>
<tr><td>TCELL4:OUT_F7</td><td>MIPI.D3HSRXDATA15</td></tr>
<tr><td>TCELL5:IMUX_A0</td><td>MIPI.D1HSSEREN</td></tr>
<tr><td>TCELL5:IMUX_B0</td><td>MIPI.D1HSTXDATA1</td></tr>
<tr><td>TCELL5:IMUX_B2</td><td>MIPI.D1HSTXDATA3</td></tr>
<tr><td>TCELL5:IMUX_B4</td><td>MIPI.D1HSTXDATA5</td></tr>
<tr><td>TCELL5:IMUX_B6</td><td>MIPI.D1HSTXDATA7</td></tr>
<tr><td>TCELL5:IMUX_D0</td><td>MIPI.D1HSTXDATA0</td></tr>
<tr><td>TCELL5:IMUX_D2</td><td>MIPI.D1HSTXDATA2</td></tr>
<tr><td>TCELL5:IMUX_D4</td><td>MIPI.D1HSTXDATA4</td></tr>
<tr><td>TCELL5:IMUX_D6</td><td>MIPI.D1HSTXDATA6</td></tr>
<tr><td>TCELL5:OUT_F0</td><td>MIPI.D3ERRSYNC</td></tr>
<tr><td>TCELL5:OUT_F1</td><td>MIPI.D1DRXHS</td></tr>
<tr><td>TCELL5:OUT_F4</td><td>MIPI.D3SYNC</td></tr>
<tr><td>TCELL5:OUT_F6</td><td>MIPI.D3DRXHS</td></tr>
<tr><td>TCELL6:IMUX_A0</td><td>MIPI.D1TXLPEN</td></tr>
<tr><td>TCELL6:IMUX_A2</td><td>MIPI.D1TXHSPD</td></tr>
<tr><td>TCELL6:IMUX_A5</td><td>MIPI.D1DTXLPN</td></tr>
<tr><td>TCELL6:IMUX_B0</td><td>MIPI.D1HSTXDATA9</td></tr>
<tr><td>TCELL6:IMUX_B2</td><td>MIPI.D1HSTXDATA11</td></tr>
<tr><td>TCELL6:IMUX_B4</td><td>MIPI.D1HSTXDATA13</td></tr>
<tr><td>TCELL6:IMUX_B6</td><td>MIPI.D1HSTXDATA15</td></tr>
<tr><td>TCELL6:IMUX_C2</td><td>MIPI.D1DTXLPP</td></tr>
<tr><td>TCELL6:IMUX_D0</td><td>MIPI.D1HSTXDATA8</td></tr>
<tr><td>TCELL6:IMUX_D2</td><td>MIPI.D1HSTXDATA10</td></tr>
<tr><td>TCELL6:IMUX_D4</td><td>MIPI.D1HSTXDATA12</td></tr>
<tr><td>TCELL6:IMUX_D6</td><td>MIPI.D1HSTXDATA14</td></tr>
<tr><td>TCELL7:IMUX_C2</td><td>MIPI.D1RXLPEN</td></tr>
<tr><td>TCELL7:IMUX_D0</td><td>MIPI.D1TXHSEN</td></tr>
<tr><td>TCELL7:OUT_F0</td><td>MIPI.D1DRXLPN</td></tr>
<tr><td>TCELL7:OUT_F1</td><td>MIPI.D1DRXLPP</td></tr>
<tr><td>TCELL7:OUT_F2</td><td>MIPI.D1NOSYNC</td></tr>
<tr><td>TCELL7:OUT_F3</td><td>MIPI.D1DCDP</td></tr>
<tr><td>TCELL7:OUT_F4</td><td>MIPI.D1DCDN</td></tr>
<tr><td>TCELL8:IMUX_A0</td><td>MIPI.D1CDEN</td></tr>
<tr><td>TCELL8:OUT_F0</td><td>MIPI.D1HSRXDATA0</td></tr>
<tr><td>TCELL8:OUT_F1</td><td>MIPI.D1HSRXDATA1</td></tr>
<tr><td>TCELL8:OUT_F2</td><td>MIPI.D1HSRXDATA2</td></tr>
<tr><td>TCELL8:OUT_F3</td><td>MIPI.D1HSRXDATA3</td></tr>
<tr><td>TCELL8:OUT_F4</td><td>MIPI.D1HSRXDATA4</td></tr>
<tr><td>TCELL8:OUT_F5</td><td>MIPI.D1HSRXDATA5</td></tr>
<tr><td>TCELL8:OUT_F6</td><td>MIPI.D1HSRXDATA6</td></tr>
<tr><td>TCELL8:OUT_F7</td><td>MIPI.D1HSRXDATA7</td></tr>
<tr><td>TCELL9:IMUX_A0</td><td>MIPI.D1RXHSEN</td></tr>
<tr><td>TCELL9:IMUX_A4</td><td>MIPI.D1HSDESEREN</td></tr>
<tr><td>TCELL9:IMUX_B0</td><td>MIPI.LBEN</td></tr>
<tr><td>TCELL9:IMUX_B4</td><td>MIPI.PDCKG</td></tr>
<tr><td>TCELL9:IMUX_C0</td><td>MIPI.CN0</td></tr>
<tr><td>TCELL9:IMUX_C4</td><td>MIPI.CN1</td></tr>
<tr><td>TCELL9:IMUX_D0</td><td>MIPI.TST0</td></tr>
<tr><td>TCELL9:IMUX_D4</td><td>MIPI.TST1</td></tr>
<tr><td>TCELL9:OUT_F0</td><td>MIPI.D1HSRXDATA8</td></tr>
<tr><td>TCELL9:OUT_F1</td><td>MIPI.D1HSRXDATA9</td></tr>
<tr><td>TCELL9:OUT_F2</td><td>MIPI.D1HSRXDATA10</td></tr>
<tr><td>TCELL9:OUT_F3</td><td>MIPI.D1HSRXDATA11</td></tr>
<tr><td>TCELL9:OUT_F4</td><td>MIPI.D1HSRXDATA12</td></tr>
<tr><td>TCELL9:OUT_F5</td><td>MIPI.D1HSRXDATA13</td></tr>
<tr><td>TCELL9:OUT_F6</td><td>MIPI.D1HSRXDATA14</td></tr>
<tr><td>TCELL9:OUT_F7</td><td>MIPI.D1HSRXDATA15</td></tr>
<tr><td>TCELL9:OUT_Q0</td><td>MIPI.D1SYNC</td></tr>
<tr><td>TCELL9:OUT_Q1</td><td>MIPI.D1ERRSYNC</td></tr>
<tr><td>TCELL10:IMUX_B0</td><td>MIPI.PDDPHY</td></tr>
<tr><td>TCELL10:IMUX_B4</td><td>MIPI.CLKTXHSGATE</td></tr>
<tr><td>TCELL10:IMUX_C0</td><td>MIPI.CN2</td></tr>
<tr><td>TCELL10:IMUX_C4</td><td>MIPI.CN3</td></tr>
<tr><td>TCELL10:IMUX_C6</td><td>MIPI.CN4</td></tr>
<tr><td>TCELL10:IMUX_D0</td><td>MIPI.TST2</td></tr>
<tr><td>TCELL10:IMUX_D4</td><td>MIPI.TST3</td></tr>
<tr><td>TCELL10:IMUX_D6</td><td>MIPI.CLKTXLPEN</td></tr>
<tr><td>TCELL11:IMUX_A0</td><td>MIPI.CM0</td></tr>
<tr><td>TCELL11:IMUX_A4</td><td>MIPI.CM1</td></tr>
<tr><td>TCELL11:IMUX_B0</td><td>MIPI.CM2</td></tr>
<tr><td>TCELL11:IMUX_B4</td><td>MIPI.CM3</td></tr>
<tr><td>TCELL11:IMUX_C0</td><td>MIPI.CLKDTXLPN</td></tr>
<tr><td>TCELL11:IMUX_C4</td><td>MIPI.CLKTXHSPD</td></tr>
<tr><td>TCELL11:IMUX_D4</td><td>MIPI.CLKDTXLPP</td></tr>
<tr><td>TCELL12:IMUX_A0</td><td>MIPI.CM4</td></tr>
<tr><td>TCELL12:IMUX_A4</td><td>MIPI.CM5</td></tr>
<tr><td>TCELL12:IMUX_B0</td><td>MIPI.CM6</td></tr>
<tr><td>TCELL12:IMUX_B4</td><td>MIPI.CM7</td></tr>
<tr><td>TCELL12:IMUX_C4</td><td>MIPI.CLKRXLPEN</td></tr>
<tr><td>TCELL12:IMUX_D0</td><td>MIPI.CLKTXHSEN</td></tr>
<tr><td>TCELL12:IMUX_D4</td><td>MIPI.CLKCDEN</td></tr>
<tr><td>TCELL12:OUT_F0</td><td>MIPI.CLKDRXLPN</td></tr>
<tr><td>TCELL12:OUT_F1</td><td>MIPI.CLKDRXLPP</td></tr>
<tr><td>TCELL12:OUT_F4</td><td>MIPI.CLKDCDN</td></tr>
<tr><td>TCELL13:IMUX_B7</td><td>CLKTEST_MIPI.TESTIN0</td></tr>
<tr><td>TCELL13:IMUX_C4</td><td>MIPI.CLKRXHSEN</td></tr>
<tr><td>TCELL13:IMUX_C7</td><td>CLKTEST_MIPI.TESTIN1</td></tr>
<tr><td>TCELL13:IMUX_CLK0</td><td>MIPI.CLKREF</td></tr>
<tr><td>TCELL13:OUT_F0</td><td>MIPI.LOCK</td></tr>
<tr><td>TCELL14:IMUX_A0</td><td>MIPI.CO0</td></tr>
<tr><td>TCELL14:IMUX_A4</td><td>MIPI.CO1</td></tr>
<tr><td>TCELL14:IMUX_C0</td><td>MIPI.PDPLL</td></tr>
<tr><td>TCELL14:IMUX_C4</td><td>MIPI.D0HSSEREN</td></tr>
<tr><td>TCELL14:OUT_F4</td><td>MIPI.CLKHSBYTE</td></tr>
<tr><td>TCELL14:OUT_F6</td><td>MIPI.CLKDRXHS</td></tr>
<tr><td>TCELL15:IMUX_A0</td><td>MIPI.D0TXLPEN</td></tr>
<tr><td>TCELL15:IMUX_A4</td><td>MIPI.D0TXHSPD</td></tr>
<tr><td>TCELL15:IMUX_B0</td><td>MIPI.D0HSTXDATA1</td></tr>
<tr><td>TCELL15:IMUX_B2</td><td>MIPI.D0HSTXDATA3</td></tr>
<tr><td>TCELL15:IMUX_B4</td><td>MIPI.D0HSTXDATA5</td></tr>
<tr><td>TCELL15:IMUX_B6</td><td>MIPI.D0HSTXDATA7</td></tr>
<tr><td>TCELL15:IMUX_C4</td><td>MIPI.D0DTXLPN</td></tr>
<tr><td>TCELL15:IMUX_D0</td><td>MIPI.D0HSTXDATA0</td></tr>
<tr><td>TCELL15:IMUX_D2</td><td>MIPI.D0HSTXDATA2</td></tr>
<tr><td>TCELL15:IMUX_D4</td><td>MIPI.D0HSTXDATA4</td></tr>
<tr><td>TCELL15:IMUX_D6</td><td>MIPI.D0HSTXDATA6</td></tr>
<tr><td>TCELL16:IMUX_A0</td><td>MIPI.D0RXLPEN</td></tr>
<tr><td>TCELL16:IMUX_A4</td><td>MIPI.D0DTXLPP</td></tr>
<tr><td>TCELL16:IMUX_B0</td><td>MIPI.D0HSTXDATA9</td></tr>
<tr><td>TCELL16:IMUX_B2</td><td>MIPI.D0HSTXDATA11</td></tr>
<tr><td>TCELL16:IMUX_B4</td><td>MIPI.D0HSTXDATA13</td></tr>
<tr><td>TCELL16:IMUX_B6</td><td>MIPI.D0HSTXDATA15</td></tr>
<tr><td>TCELL16:IMUX_C0</td><td>MIPI.D0TXHSEN</td></tr>
<tr><td>TCELL16:IMUX_D0</td><td>MIPI.D0HSTXDATA8</td></tr>
<tr><td>TCELL16:IMUX_D2</td><td>MIPI.D0HSTXDATA10</td></tr>
<tr><td>TCELL16:IMUX_D4</td><td>MIPI.D0HSTXDATA12</td></tr>
<tr><td>TCELL16:IMUX_D6</td><td>MIPI.D0HSTXDATA14</td></tr>
<tr><td>TCELL16:OUT_F0</td><td>MIPI.D0DRXLPN</td></tr>
<tr><td>TCELL16:OUT_F1</td><td>MIPI.D0DRXLPP</td></tr>
<tr><td>TCELL16:OUT_F3</td><td>MIPI.D0NOSYNC</td></tr>
<tr><td>TCELL17:IMUX_A3</td><td>MIPI.D0CDEN</td></tr>
<tr><td>TCELL17:OUT_F0</td><td>MIPI.D0HSRXDATA0</td></tr>
<tr><td>TCELL17:OUT_F1</td><td>MIPI.D0HSRXDATA1</td></tr>
<tr><td>TCELL17:OUT_F2</td><td>MIPI.D0HSRXDATA2</td></tr>
<tr><td>TCELL17:OUT_F3</td><td>MIPI.D0HSRXDATA3</td></tr>
<tr><td>TCELL17:OUT_F4</td><td>MIPI.D0HSRXDATA4</td></tr>
<tr><td>TCELL17:OUT_F5</td><td>MIPI.D0HSRXDATA5</td></tr>
<tr><td>TCELL17:OUT_F6</td><td>MIPI.D0HSRXDATA6</td></tr>
<tr><td>TCELL17:OUT_F7</td><td>MIPI.D0HSRXDATA7</td></tr>
<tr><td>TCELL17:OUT_Q0</td><td>MIPI.D0DCDP</td></tr>
<tr><td>TCELL17:OUT_Q1</td><td>MIPI.D0DCDN</td></tr>
<tr><td>TCELL18:IMUX_A3</td><td>MIPI.D0RXHSEN</td></tr>
<tr><td>TCELL18:IMUX_A7</td><td>MIPI.D0HSDESEREN</td></tr>
<tr><td>TCELL18:OUT_F0</td><td>MIPI.D0HSRXDATA8</td></tr>
<tr><td>TCELL18:OUT_F1</td><td>MIPI.D0HSRXDATA9</td></tr>
<tr><td>TCELL18:OUT_F2</td><td>MIPI.D0HSRXDATA10</td></tr>
<tr><td>TCELL18:OUT_F3</td><td>MIPI.D0HSRXDATA11</td></tr>
<tr><td>TCELL18:OUT_F4</td><td>MIPI.D0HSRXDATA12</td></tr>
<tr><td>TCELL18:OUT_F5</td><td>MIPI.D0HSRXDATA13</td></tr>
<tr><td>TCELL18:OUT_F6</td><td>MIPI.D0HSRXDATA14</td></tr>
<tr><td>TCELL18:OUT_F7</td><td>MIPI.D0HSRXDATA15</td></tr>
<tr><td>TCELL18:OUT_Q4</td><td>MIPI.D0SYNC</td></tr>
<tr><td>TCELL18:OUT_Q5</td><td>MIPI.D0ERRSYNC</td></tr>
<tr><td>TCELL19:IMUX_A6</td><td>MIPI.D2HSSEREN</td></tr>
<tr><td>TCELL19:OUT_F1</td><td>MIPI.D0DRXHS</td></tr>
<tr><td>TCELL19:OUT_F6</td><td>MIPI.D2DRXHS</td></tr>
<tr><td>TCELL20:IMUX_A4</td><td>MIPI.D2TXLPEN</td></tr>
<tr><td>TCELL20:IMUX_B0</td><td>MIPI.D2HSTXDATA1</td></tr>
<tr><td>TCELL20:IMUX_B2</td><td>MIPI.D2HSTXDATA3</td></tr>
<tr><td>TCELL20:IMUX_B4</td><td>MIPI.D2HSTXDATA5</td></tr>
<tr><td>TCELL20:IMUX_B6</td><td>MIPI.D2HSTXDATA7</td></tr>
<tr><td>TCELL20:IMUX_C0</td><td>MIPI.D2TXHSPD</td></tr>
<tr><td>TCELL20:IMUX_C4</td><td>MIPI.D2DTXLPN</td></tr>
<tr><td>TCELL20:IMUX_D0</td><td>MIPI.D2HSTXDATA0</td></tr>
<tr><td>TCELL20:IMUX_D2</td><td>MIPI.D2HSTXDATA2</td></tr>
<tr><td>TCELL20:IMUX_D4</td><td>MIPI.D2HSTXDATA4</td></tr>
<tr><td>TCELL20:IMUX_D6</td><td>MIPI.D2HSTXDATA6</td></tr>
<tr><td>TCELL21:IMUX_A3</td><td>MIPI.D2RXLPEN</td></tr>
<tr><td>TCELL21:IMUX_A5</td><td>MIPI.D2DTXLPP</td></tr>
<tr><td>TCELL21:IMUX_B0</td><td>MIPI.D2HSTXDATA9</td></tr>
<tr><td>TCELL21:IMUX_B2</td><td>MIPI.D2HSTXDATA11</td></tr>
<tr><td>TCELL21:IMUX_B4</td><td>MIPI.D2HSTXDATA13</td></tr>
<tr><td>TCELL21:IMUX_B6</td><td>MIPI.D2HSTXDATA15</td></tr>
<tr><td>TCELL21:IMUX_C3</td><td>MIPI.D2TXHSEN</td></tr>
<tr><td>TCELL21:IMUX_D0</td><td>MIPI.D2HSTXDATA8</td></tr>
<tr><td>TCELL21:IMUX_D2</td><td>MIPI.D2HSTXDATA10</td></tr>
<tr><td>TCELL21:IMUX_D4</td><td>MIPI.D2HSTXDATA12</td></tr>
<tr><td>TCELL21:IMUX_D6</td><td>MIPI.D2HSTXDATA14</td></tr>
<tr><td>TCELL21:OUT_F0</td><td>MIPI.D2DRXLPN</td></tr>
<tr><td>TCELL21:OUT_F1</td><td>MIPI.D2DRXLPP</td></tr>
<tr><td>TCELL22:IMUX_A4</td><td>MIPI.D2CDEN</td></tr>
<tr><td>TCELL22:OUT_F0</td><td>MIPI.D2HSRXDATA0</td></tr>
<tr><td>TCELL22:OUT_F1</td><td>MIPI.D2HSRXDATA1</td></tr>
<tr><td>TCELL22:OUT_F2</td><td>MIPI.D2HSRXDATA2</td></tr>
<tr><td>TCELL22:OUT_F3</td><td>MIPI.D2HSRXDATA3</td></tr>
<tr><td>TCELL22:OUT_F4</td><td>MIPI.D2HSRXDATA4</td></tr>
<tr><td>TCELL22:OUT_F5</td><td>MIPI.D2HSRXDATA5</td></tr>
<tr><td>TCELL22:OUT_F6</td><td>MIPI.D2HSRXDATA6</td></tr>
<tr><td>TCELL22:OUT_F7</td><td>MIPI.D2HSRXDATA7</td></tr>
<tr><td>TCELL22:OUT_Q0</td><td>MIPI.D2NOSYNC</td></tr>
<tr><td>TCELL22:OUT_Q1</td><td>MIPI.D2DCDP</td></tr>
<tr><td>TCELL22:OUT_Q4</td><td>MIPI.D2DCDN</td></tr>
<tr><td>TCELL23:IMUX_A0</td><td>MIPI.D2HSDESEREN</td></tr>
<tr><td>TCELL23:IMUX_C4</td><td>MIPI.D2RXHSEN</td></tr>
<tr><td>TCELL23:OUT_F0</td><td>MIPI.D2HSRXDATA8</td></tr>
<tr><td>TCELL23:OUT_F1</td><td>MIPI.D2HSRXDATA9</td></tr>
<tr><td>TCELL23:OUT_F2</td><td>MIPI.D2HSRXDATA10</td></tr>
<tr><td>TCELL23:OUT_F3</td><td>MIPI.D2HSRXDATA11</td></tr>
<tr><td>TCELL23:OUT_F4</td><td>MIPI.D2HSRXDATA12</td></tr>
<tr><td>TCELL23:OUT_F5</td><td>MIPI.D2HSRXDATA13</td></tr>
<tr><td>TCELL23:OUT_F6</td><td>MIPI.D2HSRXDATA14</td></tr>
<tr><td>TCELL23:OUT_F7</td><td>MIPI.D2HSRXDATA15</td></tr>
<tr><td>TCELL23:OUT_Q3</td><td>MIPI.D2SYNC</td></tr>
<tr><td>TCELL23:OUT_Q4</td><td>MIPI.D2ERRSYNC</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../crosslink/pll.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../crosslink/i2c.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../crosslink/pll.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../crosslink/i2c.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
