--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o test.twr
-v 30 -l 30 test_routed.ncd test.pcf

Design file:              test_routed.ncd
Physical constraint file: test.pcf
Device,package,speed:     xc6slx25,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
switches[0] |    2.503(R)|      SLOW  |   -1.053(R)|      FAST  |CCLK_BUFGP        |   0.000|
switches[1] |    2.841(R)|      SLOW  |   -1.133(R)|      FAST  |CCLK_BUFGP        |   0.000|
switches[2] |    2.778(R)|      SLOW  |   -1.288(R)|      FAST  |CCLK_BUFGP        |   0.000|
switches[3] |    3.200(R)|      SLOW  |   -1.252(R)|      FAST  |CCLK_BUFGP        |   0.000|
switches[4] |    3.085(R)|      SLOW  |   -1.240(R)|      FAST  |CCLK_BUFGP        |   0.000|
switches[5] |    3.035(R)|      SLOW  |   -1.213(R)|      FAST  |CCLK_BUFGP        |   0.000|
switches[6] |    2.855(R)|      SLOW  |   -1.014(R)|      FAST  |CCLK_BUFGP        |   0.000|
switches[7] |    3.295(R)|      SLOW  |   -1.340(R)|      FAST  |CCLK_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CCLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
NESlatch    |         8.069(R)|      SLOW  |         4.195(R)|      FAST  |CCLK_BUFGP        |   0.000|
NESpulse    |         8.674(R)|      SLOW  |         4.601(R)|      FAST  |CCLK_BUFGP        |   0.000|
crclk       |         7.457(R)|      SLOW  |         3.769(R)|      FAST  |CCLK_BUFGP        |   0.000|
led[0]      |         6.433(R)|      SLOW  |         2.917(R)|      FAST  |CCLK_BUFGP        |   0.000|
led[1]      |         6.433(R)|      SLOW  |         2.917(R)|      FAST  |CCLK_BUFGP        |   0.000|
led[2]      |         6.505(R)|      SLOW  |         2.989(R)|      FAST  |CCLK_BUFGP        |   0.000|
led[3]      |         6.505(R)|      SLOW  |         2.989(R)|      FAST  |CCLK_BUFGP        |   0.000|
led[4]      |         6.482(R)|      SLOW  |         2.966(R)|      FAST  |CCLK_BUFGP        |   0.000|
led[5]      |         6.482(R)|      SLOW  |         2.966(R)|      FAST  |CCLK_BUFGP        |   0.000|
led[6]      |         6.496(R)|      SLOW  |         2.980(R)|      FAST  |CCLK_BUFGP        |   0.000|
led[7]      |         6.496(R)|      SLOW  |         2.980(R)|      FAST  |CCLK_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |    6.280|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jul 24 18:02:05 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 250 MB



