# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_time_synth.v" \

sv xil_defaultlib  \
"../../../../../project_2.srcs/sources_1/new/SPI_master.sv" \
"../../../../../project_2.srcs/sim_1/new/tb.sv" \

# Do not sort compile order
nosort
