|test
pwm0 <= pwm_comparator:inst.pwm_output0
clk => pwm_comparator:inst.clk
clk => sine_clock_divider:inst1.clk_main
clk => triangular_clock_divider:inst3.clk_main
rst => sine_clock_divider:inst1.reset
rst => sine_generator:inst2.reset_n
rst => triangular_clock_divider:inst3.reset
rst => triangular_generator:inst4.reset_n
pwm1 <= pwm_comparator:inst.pwm_output1
pwm2 <= pwm_comparator:inst.pwm_output2
pwm3 <= pwm_comparator:inst.pwm_output3
sine[0] <= sine_generator:inst2.sineA[0]
sine[1] <= sine_generator:inst2.sineA[1]
sine[2] <= sine_generator:inst2.sineA[2]
sine[3] <= sine_generator:inst2.sineA[3]
sine[4] <= sine_generator:inst2.sineA[4]
sine[5] <= sine_generator:inst2.sineA[5]
sine[6] <= sine_generator:inst2.sineA[6]
sine[7] <= sine_generator:inst2.sineA[7]
triang0[0] <= triangular_generator:inst4.triangular_val0[0]
triang0[1] <= triangular_generator:inst4.triangular_val0[1]
triang0[2] <= triangular_generator:inst4.triangular_val0[2]
triang0[3] <= triangular_generator:inst4.triangular_val0[3]
triang0[4] <= triangular_generator:inst4.triangular_val0[4]
triang0[5] <= triangular_generator:inst4.triangular_val0[5]
triang0[6] <= triangular_generator:inst4.triangular_val0[6]
triang0[7] <= triangular_generator:inst4.triangular_val0[7]
triang1[0] <= triangular_generator:inst4.triangular_val1[0]
triang1[1] <= triangular_generator:inst4.triangular_val1[1]
triang1[2] <= triangular_generator:inst4.triangular_val1[2]
triang1[3] <= triangular_generator:inst4.triangular_val1[3]
triang1[4] <= triangular_generator:inst4.triangular_val1[4]
triang1[5] <= triangular_generator:inst4.triangular_val1[5]
triang1[6] <= triangular_generator:inst4.triangular_val1[6]
triang1[7] <= triangular_generator:inst4.triangular_val1[7]
triang2[0] <= triangular_generator:inst4.triangular_val2[0]
triang2[1] <= triangular_generator:inst4.triangular_val2[1]
triang2[2] <= triangular_generator:inst4.triangular_val2[2]
triang2[3] <= triangular_generator:inst4.triangular_val2[3]
triang2[4] <= triangular_generator:inst4.triangular_val2[4]
triang2[5] <= triangular_generator:inst4.triangular_val2[5]
triang2[6] <= triangular_generator:inst4.triangular_val2[6]
triang2[7] <= triangular_generator:inst4.triangular_val2[7]
triang3[0] <= triangular_generator:inst4.triangular_val3[0]
triang3[1] <= triangular_generator:inst4.triangular_val3[1]
triang3[2] <= triangular_generator:inst4.triangular_val3[2]
triang3[3] <= triangular_generator:inst4.triangular_val3[3]
triang3[4] <= triangular_generator:inst4.triangular_val3[4]
triang3[5] <= triangular_generator:inst4.triangular_val3[5]
triang3[6] <= triangular_generator:inst4.triangular_val3[6]
triang3[7] <= triangular_generator:inst4.triangular_val3[7]


|test|pwm_comparator:inst
clk => pwm_output3~reg0.CLK
clk => pwm_output2~reg0.CLK
clk => pwm_output1~reg0.CLK
clk => pwm_output0~reg0.CLK
sine_input[0] => LessThan0.IN8
sine_input[0] => LessThan1.IN8
sine_input[0] => LessThan2.IN8
sine_input[0] => LessThan3.IN8
sine_input[1] => LessThan0.IN7
sine_input[1] => LessThan1.IN7
sine_input[1] => LessThan2.IN7
sine_input[1] => LessThan3.IN7
sine_input[2] => LessThan0.IN6
sine_input[2] => LessThan1.IN6
sine_input[2] => LessThan2.IN6
sine_input[2] => LessThan3.IN6
sine_input[3] => LessThan0.IN5
sine_input[3] => LessThan1.IN5
sine_input[3] => LessThan2.IN5
sine_input[3] => LessThan3.IN5
sine_input[4] => LessThan0.IN4
sine_input[4] => LessThan1.IN4
sine_input[4] => LessThan2.IN4
sine_input[4] => LessThan3.IN4
sine_input[5] => LessThan0.IN3
sine_input[5] => LessThan1.IN3
sine_input[5] => LessThan2.IN3
sine_input[5] => LessThan3.IN3
sine_input[6] => LessThan0.IN2
sine_input[6] => LessThan1.IN2
sine_input[6] => LessThan2.IN2
sine_input[6] => LessThan3.IN2
sine_input[7] => LessThan0.IN1
sine_input[7] => LessThan1.IN1
sine_input[7] => LessThan2.IN1
sine_input[7] => LessThan3.IN1
triangular_input0[0] => LessThan0.IN16
triangular_input0[1] => LessThan0.IN15
triangular_input0[2] => LessThan0.IN14
triangular_input0[3] => LessThan0.IN13
triangular_input0[4] => LessThan0.IN12
triangular_input0[5] => LessThan0.IN11
triangular_input0[6] => LessThan0.IN10
triangular_input0[7] => LessThan0.IN9
triangular_input1[0] => LessThan1.IN16
triangular_input1[1] => LessThan1.IN15
triangular_input1[2] => LessThan1.IN14
triangular_input1[3] => LessThan1.IN13
triangular_input1[4] => LessThan1.IN12
triangular_input1[5] => LessThan1.IN11
triangular_input1[6] => LessThan1.IN10
triangular_input1[7] => LessThan1.IN9
triangular_input2[0] => LessThan2.IN16
triangular_input2[1] => LessThan2.IN15
triangular_input2[2] => LessThan2.IN14
triangular_input2[3] => LessThan2.IN13
triangular_input2[4] => LessThan2.IN12
triangular_input2[5] => LessThan2.IN11
triangular_input2[6] => LessThan2.IN10
triangular_input2[7] => LessThan2.IN9
triangular_input3[0] => LessThan3.IN16
triangular_input3[1] => LessThan3.IN15
triangular_input3[2] => LessThan3.IN14
triangular_input3[3] => LessThan3.IN13
triangular_input3[4] => LessThan3.IN12
triangular_input3[5] => LessThan3.IN11
triangular_input3[6] => LessThan3.IN10
triangular_input3[7] => LessThan3.IN9
pwm_output0 <= pwm_output0~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_output1 <= pwm_output1~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_output2 <= pwm_output2~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_output3 <= pwm_output3~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|sine_generator:inst2
clk => auxA[0].CLK
clk => auxA[1].CLK
clk => auxA[2].CLK
clk => auxA[3].CLK
clk => auxA[4].CLK
clk => auxA[5].CLK
clk => auxA[6].CLK
clk => auxA[7].CLK
clk => auxA[8].CLK
clk => auxA[9].CLK
clk => auxA[10].CLK
clk => auxA[11].CLK
reset_n => auxA[0].ACLR
reset_n => auxA[1].ACLR
reset_n => auxA[2].ACLR
reset_n => auxA[3].ACLR
reset_n => auxA[4].ACLR
reset_n => auxA[5].ACLR
reset_n => auxA[6].ACLR
reset_n => auxA[7].ACLR
reset_n => auxA[8].ACLR
reset_n => auxA[9].ACLR
reset_n => auxA[10].ACLR
reset_n => auxA[11].ACLR
sineA[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
sineA[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sineA[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sineA[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sineA[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sineA[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sineA[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sineA[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test|sine_clock_divider:inst1
clk_main => s_clk_out_internal.CLK
clk_main => s_counter[0].CLK
clk_main => s_counter[1].CLK
clk_main => s_counter[2].CLK
clk_main => s_counter[3].CLK
clk_main => s_counter[4].CLK
clk_main => s_counter[5].CLK
clk_main => s_counter[6].CLK
clk_main => s_counter[7].CLK
clk_main => s_counter[8].CLK
reset => s_clk_out_internal.ACLR
reset => s_counter[0].ACLR
reset => s_counter[1].ACLR
reset => s_counter[2].ACLR
reset => s_counter[3].ACLR
reset => s_counter[4].ACLR
reset => s_counter[5].ACLR
reset => s_counter[6].ACLR
reset => s_counter[7].ACLR
reset => s_counter[8].ACLR
clk_sine <= s_clk_out_internal.DB_MAX_OUTPUT_PORT_TYPE


|test|triangular_generator:inst4
clk => direction.CLK
clk => s_triangular_counter[0].CLK
clk => s_triangular_counter[1].CLK
clk => s_triangular_counter[2].CLK
clk => s_triangular_counter[3].CLK
clk => s_triangular_counter[4].CLK
clk => s_triangular_counter[5].CLK
clk => s_triangular_counter[6].CLK
clk => s_triangular_counter[7].CLK
reset_n => direction.ACLR
reset_n => s_triangular_counter[0].ACLR
reset_n => s_triangular_counter[1].ACLR
reset_n => s_triangular_counter[2].ACLR
reset_n => s_triangular_counter[3].ACLR
reset_n => s_triangular_counter[4].ACLR
reset_n => s_triangular_counter[5].ACLR
reset_n => s_triangular_counter[6].ACLR
reset_n => s_triangular_counter[7].ACLR
triangular_val0[0] <= s_triangular_counter[0].DB_MAX_OUTPUT_PORT_TYPE
triangular_val0[1] <= s_triangular_counter[1].DB_MAX_OUTPUT_PORT_TYPE
triangular_val0[2] <= s_triangular_counter[2].DB_MAX_OUTPUT_PORT_TYPE
triangular_val0[3] <= s_triangular_counter[3].DB_MAX_OUTPUT_PORT_TYPE
triangular_val0[4] <= s_triangular_counter[4].DB_MAX_OUTPUT_PORT_TYPE
triangular_val0[5] <= s_triangular_counter[5].DB_MAX_OUTPUT_PORT_TYPE
triangular_val0[6] <= s_triangular_counter[6].DB_MAX_OUTPUT_PORT_TYPE
triangular_val0[7] <= s_triangular_counter[7].DB_MAX_OUTPUT_PORT_TYPE
triangular_val1[0] <= s_triangular_counter[0].DB_MAX_OUTPUT_PORT_TYPE
triangular_val1[1] <= s_triangular_counter[1].DB_MAX_OUTPUT_PORT_TYPE
triangular_val1[2] <= s_triangular_counter[2].DB_MAX_OUTPUT_PORT_TYPE
triangular_val1[3] <= s_triangular_counter[3].DB_MAX_OUTPUT_PORT_TYPE
triangular_val1[4] <= s_triangular_counter[4].DB_MAX_OUTPUT_PORT_TYPE
triangular_val1[5] <= s_triangular_counter[5].DB_MAX_OUTPUT_PORT_TYPE
triangular_val1[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
triangular_val1[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
triangular_val2[0] <= s_triangular_counter[0].DB_MAX_OUTPUT_PORT_TYPE
triangular_val2[1] <= s_triangular_counter[1].DB_MAX_OUTPUT_PORT_TYPE
triangular_val2[2] <= s_triangular_counter[2].DB_MAX_OUTPUT_PORT_TYPE
triangular_val2[3] <= s_triangular_counter[3].DB_MAX_OUTPUT_PORT_TYPE
triangular_val2[4] <= s_triangular_counter[4].DB_MAX_OUTPUT_PORT_TYPE
triangular_val2[5] <= s_triangular_counter[5].DB_MAX_OUTPUT_PORT_TYPE
triangular_val2[6] <= s_triangular_counter[6].DB_MAX_OUTPUT_PORT_TYPE
triangular_val2[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
triangular_val3[0] <= s_triangular_counter[0].DB_MAX_OUTPUT_PORT_TYPE
triangular_val3[1] <= s_triangular_counter[1].DB_MAX_OUTPUT_PORT_TYPE
triangular_val3[2] <= s_triangular_counter[2].DB_MAX_OUTPUT_PORT_TYPE
triangular_val3[3] <= s_triangular_counter[3].DB_MAX_OUTPUT_PORT_TYPE
triangular_val3[4] <= s_triangular_counter[4].DB_MAX_OUTPUT_PORT_TYPE
triangular_val3[5] <= s_triangular_counter[5].DB_MAX_OUTPUT_PORT_TYPE
triangular_val3[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
triangular_val3[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE


|test|triangular_clock_divider:inst3
clk_main => s_clk_out_internal.CLK
clk_main => s_counter[0].CLK
clk_main => s_counter[1].CLK
clk_main => s_counter[2].CLK
clk_main => s_counter[3].CLK
clk_main => s_counter[4].CLK
clk_main => s_counter[5].CLK
clk_main => s_counter[6].CLK
clk_main => s_counter[7].CLK
clk_main => s_counter[8].CLK
reset => s_clk_out_internal.ACLR
reset => s_counter[0].ACLR
reset => s_counter[1].ACLR
reset => s_counter[2].ACLR
reset => s_counter[3].ACLR
reset => s_counter[4].ACLR
reset => s_counter[5].ACLR
reset => s_counter[6].ACLR
reset => s_counter[7].ACLR
reset => s_counter[8].ACLR
clk_tri <= s_clk_out_internal.DB_MAX_OUTPUT_PORT_TYPE


