Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 13 01:59:44 2023
| Host         : IT-STULOAN-686 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (40)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (40)
-------------------------------
 There are 40 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.558        0.000                      0                   76        0.069        0.000                      0                   76        2.000        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.558        0.000                      0                   76        0.183        0.000                      0                   76        2.867        0.000                       0                    42  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.559        0.000                      0                   76        0.183        0.000                      0                   76        2.867        0.000                       0                    42  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.558        0.000                      0                   76        0.069        0.000                      0                   76  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.558        0.000                      0                   76        0.069        0.000                      0                   76  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.836ns (40.290%)  route 2.721ns (59.710%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 5.477 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.777     3.869    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.574     5.477    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.588     6.065    
                         clock uncertainty           -0.114     5.951    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524     5.427    vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.427    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.836ns (40.290%)  route 2.721ns (59.710%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 5.477 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.777     3.869    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.574     5.477    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.588     6.065    
                         clock uncertainty           -0.114     5.951    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524     5.427    vga_blue_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.427    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.114     5.952    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.428    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.114     5.952    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.428    vga_green_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.114     5.952    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.428    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.114     5.952    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.428    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.114     5.954    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.430    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.114     5.954    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.430    vga_blue_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.114     5.954    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.430    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.114     5.954    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.430    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.591    -0.469    pxl_clk
    SLICE_X40Y37         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.126    -0.203    h_sync_reg
    SLICE_X40Y35         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X40Y35         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.249    -0.455    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.070    -0.385    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.561    -0.499    pxl_clk
    SLICE_X24Y41         FDRE                                         r  v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  v_cntr_reg_reg[10]/Q
                         net (fo=7, routed)           0.128    -0.207    v_cntr_reg_reg[10]
    SLICE_X24Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.097 r  v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.097    v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X24Y41         FDRE                                         r  v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.829    -0.734    pxl_clk
    SLICE_X24Y41         FDRE                                         r  v_cntr_reg_reg[10]/C
                         clock pessimism              0.234    -0.499    
    SLICE_X24Y41         FDRE (Hold_fdre_C_D)         0.134    -0.365    v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.560    -0.500    pxl_clk
    SLICE_X24Y39         FDRE                                         r  v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  v_cntr_reg_reg[2]/Q
                         net (fo=5, routed)           0.128    -0.208    v_cntr_reg_reg[2]
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.098 r  v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.098    v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X24Y39         FDRE                                         r  v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.828    -0.735    pxl_clk
    SLICE_X24Y39         FDRE                                         r  v_cntr_reg_reg[2]/C
                         clock pessimism              0.234    -0.500    
    SLICE_X24Y39         FDRE (Hold_fdre_C_D)         0.134    -0.366    v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[2]/Q
                         net (fo=4, routed)           0.122    -0.208    h_cntr_reg_reg[2]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.097 r  h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.097    h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.857    -0.706    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[2]/C
                         clock pessimism              0.235    -0.470    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105    -0.365    h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[7]/Q
                         net (fo=6, routed)           0.131    -0.198    h_cntr_reg_reg[7]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.090 r  h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.090    h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[7]/C
                         clock pessimism              0.234    -0.470    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105    -0.365    h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[3]/Q
                         net (fo=5, routed)           0.133    -0.197    h_cntr_reg_reg[3]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.089 r  h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.089    h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.857    -0.706    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[3]/C
                         clock pessimism              0.235    -0.470    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105    -0.365    h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[8]/Q
                         net (fo=6, routed)           0.128    -0.201    h_cntr_reg_reg[8]
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.086 r  h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[8]/C
                         clock pessimism              0.234    -0.470    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.105    -0.365    h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.584%)  route 0.128ns (33.416%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[4]/Q
                         net (fo=4, routed)           0.128    -0.201    h_cntr_reg_reg[4]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.086 r  h_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    h_cntr_reg_reg[4]_i_1_n_7
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[4]/C
                         clock pessimism              0.234    -0.470    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105    -0.365    h_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.509%)  route 0.133ns (34.491%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[6]/Q
                         net (fo=5, routed)           0.133    -0.197    h_cntr_reg_reg[6]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.086 r  h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.086    h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[6]/C
                         clock pessimism              0.234    -0.470    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105    -0.365    h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[10]/Q
                         net (fo=6, routed)           0.133    -0.196    h_cntr_reg_reg[10]
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.085 r  h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.085    h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[10]/C
                         clock pessimism              0.234    -0.470    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.105    -0.365    h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y34     h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y36     h_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y36     h_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y34     h_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y34     h_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y34     h_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y35     h_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y35     h_cntr_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.836ns (40.290%)  route 2.721ns (59.710%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 5.477 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.777     3.869    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.574     5.477    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.588     6.065    
                         clock uncertainty           -0.113     5.952    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524     5.428    vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.836ns (40.290%)  route 2.721ns (59.710%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 5.477 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.777     3.869    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.574     5.477    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.588     6.065    
                         clock uncertainty           -0.113     5.952    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524     5.428    vga_blue_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.113     5.953    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.429    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.429    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.113     5.953    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.429    vga_green_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.429    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.113     5.953    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.429    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.429    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.113     5.953    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.429    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.429    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.113     5.955    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.431    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.113     5.955    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.431    vga_blue_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.113     5.955    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.431    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.113     5.955    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.431    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.591    -0.469    pxl_clk
    SLICE_X40Y37         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.126    -0.203    h_sync_reg
    SLICE_X40Y35         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X40Y35         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.249    -0.455    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.070    -0.385    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.561    -0.499    pxl_clk
    SLICE_X24Y41         FDRE                                         r  v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  v_cntr_reg_reg[10]/Q
                         net (fo=7, routed)           0.128    -0.207    v_cntr_reg_reg[10]
    SLICE_X24Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.097 r  v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.097    v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X24Y41         FDRE                                         r  v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.829    -0.734    pxl_clk
    SLICE_X24Y41         FDRE                                         r  v_cntr_reg_reg[10]/C
                         clock pessimism              0.234    -0.499    
    SLICE_X24Y41         FDRE (Hold_fdre_C_D)         0.134    -0.365    v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.560    -0.500    pxl_clk
    SLICE_X24Y39         FDRE                                         r  v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  v_cntr_reg_reg[2]/Q
                         net (fo=5, routed)           0.128    -0.208    v_cntr_reg_reg[2]
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.098 r  v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.098    v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X24Y39         FDRE                                         r  v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.828    -0.735    pxl_clk
    SLICE_X24Y39         FDRE                                         r  v_cntr_reg_reg[2]/C
                         clock pessimism              0.234    -0.500    
    SLICE_X24Y39         FDRE (Hold_fdre_C_D)         0.134    -0.366    v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[2]/Q
                         net (fo=4, routed)           0.122    -0.208    h_cntr_reg_reg[2]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.097 r  h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.097    h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.857    -0.706    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[2]/C
                         clock pessimism              0.235    -0.470    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105    -0.365    h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[7]/Q
                         net (fo=6, routed)           0.131    -0.198    h_cntr_reg_reg[7]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.090 r  h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.090    h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[7]/C
                         clock pessimism              0.234    -0.470    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105    -0.365    h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[3]/Q
                         net (fo=5, routed)           0.133    -0.197    h_cntr_reg_reg[3]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.089 r  h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.089    h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.857    -0.706    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[3]/C
                         clock pessimism              0.235    -0.470    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105    -0.365    h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[8]/Q
                         net (fo=6, routed)           0.128    -0.201    h_cntr_reg_reg[8]
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.086 r  h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[8]/C
                         clock pessimism              0.234    -0.470    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.105    -0.365    h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.584%)  route 0.128ns (33.416%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[4]/Q
                         net (fo=4, routed)           0.128    -0.201    h_cntr_reg_reg[4]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.086 r  h_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    h_cntr_reg_reg[4]_i_1_n_7
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[4]/C
                         clock pessimism              0.234    -0.470    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105    -0.365    h_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.509%)  route 0.133ns (34.491%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[6]/Q
                         net (fo=5, routed)           0.133    -0.197    h_cntr_reg_reg[6]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.086 r  h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.086    h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[6]/C
                         clock pessimism              0.234    -0.470    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105    -0.365    h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[10]/Q
                         net (fo=6, routed)           0.133    -0.196    h_cntr_reg_reg[10]
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.085 r  h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.085    h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[10]/C
                         clock pessimism              0.234    -0.470    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.105    -0.365    h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y34     h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y36     h_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y36     h_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y34     h_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y34     h_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y34     h_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y35     h_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X41Y35     h_cntr_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y36     h_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X41Y34     h_cntr_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.836ns (40.290%)  route 2.721ns (59.710%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 5.477 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.777     3.869    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.574     5.477    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.588     6.065    
                         clock uncertainty           -0.114     5.951    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524     5.427    vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.427    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.836ns (40.290%)  route 2.721ns (59.710%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 5.477 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.777     3.869    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.574     5.477    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.588     6.065    
                         clock uncertainty           -0.114     5.951    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524     5.427    vga_blue_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.427    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.114     5.952    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.428    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.114     5.952    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.428    vga_green_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.114     5.952    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.428    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.114     5.952    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.428    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.114     5.954    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.430    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.114     5.954    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.430    vga_blue_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.114     5.954    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.430    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.114     5.954    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.430    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.591    -0.469    pxl_clk
    SLICE_X40Y37         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.126    -0.203    h_sync_reg
    SLICE_X40Y35         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X40Y35         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.249    -0.455    
                         clock uncertainty            0.114    -0.341    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.070    -0.271    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.561    -0.499    pxl_clk
    SLICE_X24Y41         FDRE                                         r  v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  v_cntr_reg_reg[10]/Q
                         net (fo=7, routed)           0.128    -0.207    v_cntr_reg_reg[10]
    SLICE_X24Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.097 r  v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.097    v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X24Y41         FDRE                                         r  v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.829    -0.734    pxl_clk
    SLICE_X24Y41         FDRE                                         r  v_cntr_reg_reg[10]/C
                         clock pessimism              0.234    -0.499    
                         clock uncertainty            0.114    -0.385    
    SLICE_X24Y41         FDRE (Hold_fdre_C_D)         0.134    -0.251    v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.560    -0.500    pxl_clk
    SLICE_X24Y39         FDRE                                         r  v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  v_cntr_reg_reg[2]/Q
                         net (fo=5, routed)           0.128    -0.208    v_cntr_reg_reg[2]
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.098 r  v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.098    v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X24Y39         FDRE                                         r  v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.828    -0.735    pxl_clk
    SLICE_X24Y39         FDRE                                         r  v_cntr_reg_reg[2]/C
                         clock pessimism              0.234    -0.500    
                         clock uncertainty            0.114    -0.386    
    SLICE_X24Y39         FDRE (Hold_fdre_C_D)         0.134    -0.252    v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[2]/Q
                         net (fo=4, routed)           0.122    -0.208    h_cntr_reg_reg[2]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.097 r  h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.097    h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.857    -0.706    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[2]/C
                         clock pessimism              0.235    -0.470    
                         clock uncertainty            0.114    -0.356    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105    -0.251    h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[7]/Q
                         net (fo=6, routed)           0.131    -0.198    h_cntr_reg_reg[7]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.090 r  h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.090    h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[7]/C
                         clock pessimism              0.234    -0.470    
                         clock uncertainty            0.114    -0.356    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105    -0.251    h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[3]/Q
                         net (fo=5, routed)           0.133    -0.197    h_cntr_reg_reg[3]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.089 r  h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.089    h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.857    -0.706    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[3]/C
                         clock pessimism              0.235    -0.470    
                         clock uncertainty            0.114    -0.356    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105    -0.251    h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[8]/Q
                         net (fo=6, routed)           0.128    -0.201    h_cntr_reg_reg[8]
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.086 r  h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[8]/C
                         clock pessimism              0.234    -0.470    
                         clock uncertainty            0.114    -0.356    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.105    -0.251    h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.584%)  route 0.128ns (33.416%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[4]/Q
                         net (fo=4, routed)           0.128    -0.201    h_cntr_reg_reg[4]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.086 r  h_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    h_cntr_reg_reg[4]_i_1_n_7
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[4]/C
                         clock pessimism              0.234    -0.470    
                         clock uncertainty            0.114    -0.356    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105    -0.251    h_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.509%)  route 0.133ns (34.491%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[6]/Q
                         net (fo=5, routed)           0.133    -0.197    h_cntr_reg_reg[6]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.086 r  h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.086    h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[6]/C
                         clock pessimism              0.234    -0.470    
                         clock uncertainty            0.114    -0.356    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105    -0.251    h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[10]/Q
                         net (fo=6, routed)           0.133    -0.196    h_cntr_reg_reg[10]
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.085 r  h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.085    h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[10]/C
                         clock pessimism              0.234    -0.470    
                         clock uncertainty            0.114    -0.356    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.105    -0.251    h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.836ns (40.290%)  route 2.721ns (59.710%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 5.477 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.777     3.869    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.574     5.477    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.588     6.065    
                         clock uncertainty           -0.114     5.951    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524     5.427    vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.427    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.836ns (40.290%)  route 2.721ns (59.710%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 5.477 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.777     3.869    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.574     5.477    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.588     6.065    
                         clock uncertainty           -0.114     5.951    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524     5.427    vga_blue_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.427    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.114     5.952    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.428    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.114     5.952    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.428    vga_green_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.114     5.952    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.428    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.836ns (41.575%)  route 2.580ns (58.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 5.478 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.636     3.728    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575     5.478    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.588     6.066    
                         clock uncertainty           -0.114     5.952    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524     5.428    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.114     5.954    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.430    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.114     5.954    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.430    vga_blue_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.114     5.954    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.430    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.836ns (41.631%)  route 2.574ns (58.369%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 5.480 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.670    -0.688    pxl_clk
    SLICE_X24Y40         FDRE                                         r  v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.170 r  v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           1.638     1.468    v_cntr_reg_reg[4]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.592 r  vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     1.592    vga_red_reg[3]_i_18_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.142 r  vga_red_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.142    vga_red_reg_reg[3]_i_11_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.413 f  vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.306     2.719    ltOp
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.373     3.092 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.630     3.722    vga_red_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577     5.480    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588     6.068    
                         clock uncertainty           -0.114     5.954    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524     5.430    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  1.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.591    -0.469    pxl_clk
    SLICE_X40Y37         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.126    -0.203    h_sync_reg
    SLICE_X40Y35         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X40Y35         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.249    -0.455    
                         clock uncertainty            0.114    -0.341    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.070    -0.271    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.561    -0.499    pxl_clk
    SLICE_X24Y41         FDRE                                         r  v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  v_cntr_reg_reg[10]/Q
                         net (fo=7, routed)           0.128    -0.207    v_cntr_reg_reg[10]
    SLICE_X24Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.097 r  v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.097    v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X24Y41         FDRE                                         r  v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.829    -0.734    pxl_clk
    SLICE_X24Y41         FDRE                                         r  v_cntr_reg_reg[10]/C
                         clock pessimism              0.234    -0.499    
                         clock uncertainty            0.114    -0.385    
    SLICE_X24Y41         FDRE (Hold_fdre_C_D)         0.134    -0.251    v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.560    -0.500    pxl_clk
    SLICE_X24Y39         FDRE                                         r  v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  v_cntr_reg_reg[2]/Q
                         net (fo=5, routed)           0.128    -0.208    v_cntr_reg_reg[2]
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.098 r  v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.098    v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X24Y39         FDRE                                         r  v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.828    -0.735    pxl_clk
    SLICE_X24Y39         FDRE                                         r  v_cntr_reg_reg[2]/C
                         clock pessimism              0.234    -0.500    
                         clock uncertainty            0.114    -0.386    
    SLICE_X24Y39         FDRE (Hold_fdre_C_D)         0.134    -0.252    v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[2]/Q
                         net (fo=4, routed)           0.122    -0.208    h_cntr_reg_reg[2]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.097 r  h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.097    h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.857    -0.706    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[2]/C
                         clock pessimism              0.235    -0.470    
                         clock uncertainty            0.114    -0.356    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105    -0.251    h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[7]/Q
                         net (fo=6, routed)           0.131    -0.198    h_cntr_reg_reg[7]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.090 r  h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.090    h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[7]/C
                         clock pessimism              0.234    -0.470    
                         clock uncertainty            0.114    -0.356    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105    -0.251    h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[3]/Q
                         net (fo=5, routed)           0.133    -0.197    h_cntr_reg_reg[3]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.089 r  h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.089    h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.857    -0.706    pxl_clk
    SLICE_X41Y34         FDRE                                         r  h_cntr_reg_reg[3]/C
                         clock pessimism              0.235    -0.470    
                         clock uncertainty            0.114    -0.356    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105    -0.251    h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[8]/Q
                         net (fo=6, routed)           0.128    -0.201    h_cntr_reg_reg[8]
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.086 r  h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[8]/C
                         clock pessimism              0.234    -0.470    
                         clock uncertainty            0.114    -0.356    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.105    -0.251    h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.584%)  route 0.128ns (33.416%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[4]/Q
                         net (fo=4, routed)           0.128    -0.201    h_cntr_reg_reg[4]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.086 r  h_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    h_cntr_reg_reg[4]_i_1_n_7
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[4]/C
                         clock pessimism              0.234    -0.470    
                         clock uncertainty            0.114    -0.356    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105    -0.251    h_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.509%)  route 0.133ns (34.491%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[6]/Q
                         net (fo=5, routed)           0.133    -0.197    h_cntr_reg_reg[6]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.086 r  h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.086    h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y35         FDRE                                         r  h_cntr_reg_reg[6]/C
                         clock pessimism              0.234    -0.470    
                         clock uncertainty            0.114    -0.356    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105    -0.251    h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_cntr_reg_reg[10]/Q
                         net (fo=6, routed)           0.133    -0.196    h_cntr_reg_reg[10]
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.085 r  h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.085    h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.858    -0.705    pxl_clk
    SLICE_X41Y36         FDRE                                         r  h_cntr_reg_reg[10]/C
                         clock pessimism              0.234    -0.470    
                         clock uncertainty            0.114    -0.356    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.105    -0.251    h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.166    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_red_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.144ns  (logic 4.135ns (67.305%)  route 2.009ns (32.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.753    -0.605    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.087 r  vga_red_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.009     1.922    vga_red_reg_reg[3]_lopt_replica_2_1
    W15                  OBUF (Prop_obuf_I_O)         3.617     5.539 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.539    VGA_R[1]
    W15                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.140ns  (logic 4.138ns (67.389%)  route 2.002ns (32.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.755    -0.603    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  vga_red_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.002     1.917    vga_red_reg_reg[3]_lopt_replica_3_1
    T11                  OBUF (Prop_obuf_I_O)         3.620     5.537 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.537    VGA_R[2]
    T11                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.110ns  (logic 4.068ns (66.574%)  route 2.042ns (33.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.752    -0.606    pxl_clk
    SLICE_X40Y35         FDRE                                         r  v_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.150 r  v_sync_dly_reg_reg/Q
                         net (fo=1, routed)           2.042     1.892    VGA_VS_O_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.612     5.504 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     5.504    VGA_VS_O
    U15                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.015ns  (logic 4.142ns (68.855%)  route 1.873ns (31.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.753    -0.605    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.087 r  vga_red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.873     1.786    vga_red_reg_reg[3]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         3.624     5.410 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.410    VGA_R[0]
    V15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.001ns  (logic 4.130ns (68.824%)  route 1.871ns (31.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.755    -0.603    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           1.871     1.786    VGA_R_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.612     5.398 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.398    VGA_R[3]
    T10                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 4.124ns (68.965%)  route 1.856ns (31.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.755    -0.603    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           1.856     1.771    VGA_B_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         3.606     5.376 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.376    VGA_B[3]
    U12                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.974ns  (logic 4.072ns (68.158%)  route 1.902ns (31.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.752    -0.606    pxl_clk
    SLICE_X40Y35         FDRE                                         r  h_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.150 r  h_sync_dly_reg_reg/Q
                         net (fo=1, routed)           1.902     1.752    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616     5.368 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     5.368    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.965ns  (logic 4.156ns (69.666%)  route 1.809ns (30.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.752    -0.606    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  vga_blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.809     1.721    vga_blue_reg_reg[3]_lopt_replica_1
    W14                  OBUF (Prop_obuf_I_O)         3.638     5.359 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.359    VGA_B[0]
    W14                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 4.158ns (70.804%)  route 1.715ns (29.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.752    -0.606    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  vga_blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.715     1.626    vga_blue_reg_reg[3]_lopt_replica_2_1
    Y14                  OBUF (Prop_obuf_I_O)         3.640     5.267 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.267    VGA_B[1]
    Y14                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.836ns  (logic 4.115ns (70.505%)  route 1.721ns (29.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.755    -0.603    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  vga_blue_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.721     1.636    vga_blue_reg_reg[3]_lopt_replica_3_1
    T12                  OBUF (Prop_obuf_I_O)         3.597     5.233 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.233    VGA_B[2]
    T12                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_green_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.431ns (83.606%)  route 0.281ns (16.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.592    -0.468    pxl_clk
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  vga_green_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.281    -0.024    vga_green_reg_reg[3]_lopt_replica_2_1
    T15                  OBUF (Prop_obuf_I_O)         1.267     1.243 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.243    VGA_G[1]
    T15                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.428ns (81.318%)  route 0.328ns (18.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.592    -0.468    pxl_clk
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  vga_green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.328     0.024    vga_green_reg_reg[3]_lopt_replica_1
    T14                  OBUF (Prop_obuf_I_O)         1.264     1.287 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.287    VGA_G[0]
    T14                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.432ns (81.163%)  route 0.332ns (18.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.591    -0.469    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           0.332     0.027    VGA_G_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.268     1.295 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.295    VGA_G[3]
    R14                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.437ns (81.011%)  route 0.337ns (18.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.591    -0.469    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  vga_green_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.337     0.031    vga_green_reg_reg[3]_lopt_replica_3_1
    P14                  OBUF (Prop_obuf_I_O)         1.273     1.304 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.304    VGA_G[2]
    P14                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.461ns (80.085%)  route 0.363ns (19.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.593    -0.467    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  vga_blue_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.363     0.060    vga_blue_reg_reg[3]_lopt_replica_3_1
    T12                  OBUF (Prop_obuf_I_O)         1.297     1.357 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.357    VGA_B[2]
    T12                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.504ns (80.746%)  route 0.359ns (19.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  vga_blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.359     0.052    vga_blue_reg_reg[3]_lopt_replica_2_1
    Y14                  OBUF (Prop_obuf_I_O)         1.340     1.392 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.392    VGA_B[1]
    Y14                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.476ns (78.308%)  route 0.409ns (21.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.593    -0.467    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           0.409     0.106    VGA_R_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.312     1.418 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.418    VGA_R[3]
    T10                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.457ns (77.079%)  route 0.433ns (22.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X40Y35         FDRE                                         r  h_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_sync_dly_reg_reg/Q
                         net (fo=1, routed)           0.433     0.104    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     1.420 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     1.420    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.470ns (77.869%)  route 0.418ns (22.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.593    -0.467    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           0.418     0.114    VGA_B_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         1.306     1.420 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.420    VGA_B[3]
    U12                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.501ns (79.278%)  route 0.392ns (20.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  vga_blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.392     0.086    vga_blue_reg_reg[3]_lopt_replica_1
    W14                  OBUF (Prop_obuf_I_O)         1.337     1.423 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.423    VGA_B[0]
    W14                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_red_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.144ns  (logic 4.135ns (67.305%)  route 2.009ns (32.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.753    -0.605    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.087 r  vga_red_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.009     1.922    vga_red_reg_reg[3]_lopt_replica_2_1
    W15                  OBUF (Prop_obuf_I_O)         3.617     5.539 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.539    VGA_R[1]
    W15                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.140ns  (logic 4.138ns (67.389%)  route 2.002ns (32.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.755    -0.603    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  vga_red_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.002     1.917    vga_red_reg_reg[3]_lopt_replica_3_1
    T11                  OBUF (Prop_obuf_I_O)         3.620     5.537 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.537    VGA_R[2]
    T11                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.110ns  (logic 4.068ns (66.574%)  route 2.042ns (33.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.752    -0.606    pxl_clk
    SLICE_X40Y35         FDRE                                         r  v_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.150 r  v_sync_dly_reg_reg/Q
                         net (fo=1, routed)           2.042     1.892    VGA_VS_O_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.612     5.504 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     5.504    VGA_VS_O
    U15                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.015ns  (logic 4.142ns (68.855%)  route 1.873ns (31.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.753    -0.605    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.087 r  vga_red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.873     1.786    vga_red_reg_reg[3]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         3.624     5.410 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.410    VGA_R[0]
    V15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.001ns  (logic 4.130ns (68.824%)  route 1.871ns (31.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.755    -0.603    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           1.871     1.786    VGA_R_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.612     5.398 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.398    VGA_R[3]
    T10                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 4.124ns (68.965%)  route 1.856ns (31.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.755    -0.603    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           1.856     1.771    VGA_B_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         3.606     5.376 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.376    VGA_B[3]
    U12                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.974ns  (logic 4.072ns (68.158%)  route 1.902ns (31.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.752    -0.606    pxl_clk
    SLICE_X40Y35         FDRE                                         r  h_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.150 r  h_sync_dly_reg_reg/Q
                         net (fo=1, routed)           1.902     1.752    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616     5.368 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     5.368    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.965ns  (logic 4.156ns (69.666%)  route 1.809ns (30.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.752    -0.606    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  vga_blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.809     1.721    vga_blue_reg_reg[3]_lopt_replica_1
    W14                  OBUF (Prop_obuf_I_O)         3.638     5.359 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.359    VGA_B[0]
    W14                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 4.158ns (70.804%)  route 1.715ns (29.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.752    -0.606    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  vga_blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.715     1.626    vga_blue_reg_reg[3]_lopt_replica_2_1
    Y14                  OBUF (Prop_obuf_I_O)         3.640     5.267 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.267    VGA_B[1]
    Y14                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.836ns  (logic 4.115ns (70.505%)  route 1.721ns (29.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.755    -0.603    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  vga_blue_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.721     1.636    vga_blue_reg_reg[3]_lopt_replica_3_1
    T12                  OBUF (Prop_obuf_I_O)         3.597     5.233 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.233    VGA_B[2]
    T12                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_green_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.431ns (83.606%)  route 0.281ns (16.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.592    -0.468    pxl_clk
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  vga_green_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.281    -0.024    vga_green_reg_reg[3]_lopt_replica_2_1
    T15                  OBUF (Prop_obuf_I_O)         1.267     1.243 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.243    VGA_G[1]
    T15                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.428ns (81.318%)  route 0.328ns (18.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.592    -0.468    pxl_clk
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  vga_green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.328     0.024    vga_green_reg_reg[3]_lopt_replica_1
    T14                  OBUF (Prop_obuf_I_O)         1.264     1.287 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.287    VGA_G[0]
    T14                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.432ns (81.163%)  route 0.332ns (18.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.591    -0.469    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           0.332     0.027    VGA_G_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.268     1.295 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.295    VGA_G[3]
    R14                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.437ns (81.011%)  route 0.337ns (18.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.591    -0.469    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  vga_green_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.337     0.031    vga_green_reg_reg[3]_lopt_replica_3_1
    P14                  OBUF (Prop_obuf_I_O)         1.273     1.304 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.304    VGA_G[2]
    P14                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.461ns (80.085%)  route 0.363ns (19.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.593    -0.467    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  vga_blue_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.363     0.060    vga_blue_reg_reg[3]_lopt_replica_3_1
    T12                  OBUF (Prop_obuf_I_O)         1.297     1.357 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.357    VGA_B[2]
    T12                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.504ns (80.746%)  route 0.359ns (19.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  vga_blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.359     0.052    vga_blue_reg_reg[3]_lopt_replica_2_1
    Y14                  OBUF (Prop_obuf_I_O)         1.340     1.392 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.392    VGA_B[1]
    Y14                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.476ns (78.308%)  route 0.409ns (21.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.593    -0.467    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           0.409     0.106    VGA_R_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.312     1.418 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.418    VGA_R[3]
    T10                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.457ns (77.079%)  route 0.433ns (22.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X40Y35         FDRE                                         r  h_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  h_sync_dly_reg_reg/Q
                         net (fo=1, routed)           0.433     0.104    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     1.420 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     1.420    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.470ns (77.869%)  route 0.418ns (22.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.593    -0.467    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           0.418     0.114    VGA_B_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         1.306     1.420 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.420    VGA_B[3]
    U12                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.501ns (79.278%)  route 0.392ns (20.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.590    -0.470    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  vga_blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.392     0.086    vga_blue_reg_reg[3]_lopt_replica_1
    W14                  OBUF (Prop_obuf_I_O)         1.337     1.423 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.423    VGA_B[0]
    W14                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  CLK_I (IN)
                         net (fo=0)                   0.000    20.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_div_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    15.781 f  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760    17.541    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 f  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.663    19.305    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  CLK_I (IN)
                         net (fo=0)                   0.000    20.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_div_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    15.781 f  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760    17.541    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 f  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.663    19.305    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.454ns  (logic 1.575ns (35.352%)  route 2.880ns (64.648%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.337     3.787    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.124     3.911 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.543     4.454    vga_green_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575    -1.256    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_blue_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.387ns  (logic 1.601ns (36.486%)  route 2.787ns (63.514%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.136     3.586    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150     3.736 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.651     4.387    vga_blue_reg[3]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.574    -1.257    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_blue_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.387ns  (logic 1.601ns (36.486%)  route 2.787ns (63.514%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.136     3.586    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150     3.736 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.651     4.387    vga_blue_reg[3]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.574    -1.257    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_green_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.302ns  (logic 1.575ns (36.601%)  route 2.728ns (63.399%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.337     3.787    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.124     3.911 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.391     4.302    vga_green_reg[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577    -1.254    pxl_clk
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_green_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.265ns  (logic 1.575ns (36.920%)  route 2.690ns (63.080%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.337     3.787    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.124     3.911 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.354     4.265    vga_green_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575    -1.256    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.214ns  (logic 1.575ns (37.370%)  route 2.639ns (62.630%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.136     3.586    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     3.710 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.503     4.214    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575    -1.256    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.214ns  (logic 1.575ns (37.370%)  route 2.639ns (62.630%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.136     3.586    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     3.710 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.503     4.214    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575    -1.256    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.205ns  (logic 1.575ns (37.450%)  route 2.630ns (62.550%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.136     3.586    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     3.710 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.494     4.205    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577    -1.254    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.205ns  (logic 1.575ns (37.450%)  route 2.630ns (62.550%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.136     3.586    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     3.710 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.494     4.205    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577    -1.254    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.094ns  (logic 1.601ns (39.097%)  route 2.494ns (60.903%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.136     3.586    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150     3.736 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.358     4.094    vga_blue_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577    -1.254    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_green_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.351ns (48.105%)  route 0.379ns (51.895%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.379     0.685    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.730 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.000     0.730    vga_green_reg[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.861    -0.702    pxl_clk
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_green_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.351ns (40.930%)  route 0.507ns (59.070%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.379     0.685    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.730 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.128     0.859    vga_green_reg[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.861    -0.702    pxl_clk
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_green_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.351ns (40.561%)  route 0.515ns (59.439%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.379     0.685    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.730 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.136     0.866    vga_green_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.859    -0.704    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.351ns (37.923%)  route 0.575ns (62.077%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.379     0.685    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.730 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.196     0.927    vga_green_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.859    -0.704    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.349ns (37.234%)  route 0.589ns (62.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.451     0.757    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.043     0.800 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.138     0.938    vga_blue_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.862    -0.701    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_blue_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.349ns (37.234%)  route 0.589ns (62.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.451     0.757    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.043     0.800 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.138     0.938    vga_blue_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.862    -0.701    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.351ns (35.496%)  route 0.639ns (64.504%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.451     0.757    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.802 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.187     0.990    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.862    -0.701    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.351ns (35.496%)  route 0.639ns (64.504%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.451     0.757    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.802 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.187     0.990    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.862    -0.701    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.351ns (35.388%)  route 0.642ns (64.612%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.451     0.757    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.802 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.190     0.993    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.859    -0.704    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.351ns (35.388%)  route 0.642ns (64.612%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.451     0.757    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.802 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.190     0.993    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.859    -0.704    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.454ns  (logic 1.575ns (35.352%)  route 2.880ns (64.648%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.337     3.787    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.124     3.911 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.543     4.454    vga_green_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575    -1.256    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_blue_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.387ns  (logic 1.601ns (36.486%)  route 2.787ns (63.514%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.136     3.586    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150     3.736 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.651     4.387    vga_blue_reg[3]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.574    -1.257    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_blue_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.387ns  (logic 1.601ns (36.486%)  route 2.787ns (63.514%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.136     3.586    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150     3.736 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.651     4.387    vga_blue_reg[3]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.574    -1.257    pxl_clk
    SLICE_X42Y36         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_green_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.302ns  (logic 1.575ns (36.601%)  route 2.728ns (63.399%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.337     3.787    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.124     3.911 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.391     4.302    vga_green_reg[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577    -1.254    pxl_clk
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_green_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.265ns  (logic 1.575ns (36.920%)  route 2.690ns (63.080%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.337     3.787    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.124     3.911 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.354     4.265    vga_green_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575    -1.256    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.214ns  (logic 1.575ns (37.370%)  route 2.639ns (62.630%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.136     3.586    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     3.710 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.503     4.214    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575    -1.256    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.214ns  (logic 1.575ns (37.370%)  route 2.639ns (62.630%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.136     3.586    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     3.710 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.503     4.214    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.575    -1.256    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.205ns  (logic 1.575ns (37.450%)  route 2.630ns (62.550%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.136     3.586    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     3.710 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.494     4.205    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577    -1.254    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.205ns  (logic 1.575ns (37.450%)  route 2.630ns (62.550%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.136     3.586    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     3.710 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.494     4.205    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577    -1.254    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.094ns  (logic 1.601ns (39.097%)  route 2.494ns (60.903%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.136     3.586    sw_IBUF[1]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.150     3.736 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.358     4.094    vga_blue_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          1.577    -1.254    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_green_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.351ns (48.105%)  route 0.379ns (51.895%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.379     0.685    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.730 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.000     0.730    vga_green_reg[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.861    -0.702    pxl_clk
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_green_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.351ns (40.930%)  route 0.507ns (59.070%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.379     0.685    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.730 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.128     0.859    vga_green_reg[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.861    -0.702    pxl_clk
    SLICE_X42Y39         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_green_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.351ns (40.561%)  route 0.515ns (59.439%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.379     0.685    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.730 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.136     0.866    vga_green_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.859    -0.704    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.351ns (37.923%)  route 0.575ns (62.077%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.379     0.685    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.730 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.196     0.927    vga_green_reg[3]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.859    -0.704    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_green_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.349ns (37.234%)  route 0.589ns (62.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.451     0.757    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.043     0.800 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.138     0.938    vga_blue_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.862    -0.701    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_blue_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.349ns (37.234%)  route 0.589ns (62.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.451     0.757    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.043     0.800 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.138     0.938    vga_blue_reg[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.862    -0.701    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.351ns (35.496%)  route 0.639ns (64.504%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.451     0.757    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.802 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.187     0.990    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.862    -0.701    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.351ns (35.496%)  route 0.639ns (64.504%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.451     0.757    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.802 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.187     0.990    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.862    -0.701    pxl_clk
    SLICE_X42Y40         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.351ns (35.388%)  route 0.642ns (64.612%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.451     0.757    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.802 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.190     0.993    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.859    -0.704    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.351ns (35.388%)  route 0.642ns (64.612%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.451     0.757    sw_IBUF[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.802 r  vga_red_reg[3]_i_2/O
                         net (fo=4, routed)           0.190     0.993    vga_red_reg[3]_i_2_n_0
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=40, routed)          0.859    -0.704    pxl_clk
    SLICE_X42Y37         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C





