// Seed: 70599188
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_12 = id_11 & 1;
  assign id_7  = 1'd0 - 1;
  wire id_14, id_15;
  wire id_16;
  id_17(
      id_8, -1
  );
  assign module_1.type_1 = 0;
  wire id_18;
  assign id_14 = (id_14);
endmodule
module module_1 (
    output tri1 id_0,
    input  wand id_1
);
  `define pp_3 0
  assign id_0 = 'd0;
  uwire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_0  = `pp_3;
  assign `pp_3 = `pp_3;
  assign `pp_3 = (id_4 === 1);
  assign `pp_3 = id_1;
endmodule
