// Seed: 1472693633
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output tri id_3,
    input wor id_4,
    output tri1 id_5,
    input tri id_6,
    input wand id_7,
    input wand id_8,
    input supply1 id_9,
    output supply0 id_10,
    input wor id_11,
    output wire id_12,
    input wand id_13,
    output tri id_14,
    output uwire id_15,
    output uwire id_16,
    input wor id_17,
    input supply1 id_18
);
  logic [7:0] id_20;
  assign module_1.type_0 = 0;
  wire id_21;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input supply1 id_2,
    input uwire id_3
);
  assign id_1 = 1 != 1;
  always @(negedge 1) begin : LABEL_0
    disable id_5;
  end
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2
  );
endmodule
