
################################################################
# This is a generated script based on design: bram_design_system
#
# Though there are limitations about the generated script,
# the main purpose of this utility is to make learning
# IP Integrator Tcl commands easier.
################################################################

namespace eval _tcl {
proc get_script_folder {} {
   set script_path [file normalize [info script]]
   set script_folder [file dirname $script_path]
   return $script_folder
}
}
variable script_folder
set script_folder [_tcl::get_script_folder]

################################################################
# Check if script is running in correct Vivado version.
################################################################
set scripts_vivado_version 2016.3
set current_vivado_version [version -short]

if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
   puts ""
   catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}

   return 1
}

################################################################
# START
################################################################

# To test this script, run the following commands from Vivado Tcl console:
# source bram_design_system_script.tcl

# If there is no project opened, this script will create a
# project, but make sure you do not have an existing project
# <./myproj/project_1.xpr> in the current working folder.

set list_projs [get_projects -quiet]
if { $list_projs eq "" } {
   create_project project_1 myproj -part xc7z020clg484-1
   set_property BOARD_PART em.avnet.com:zed:part0:1.3 [current_project]
}


# CHANGE DESIGN NAME HERE
set design_name bram_design_system

# If you do not already have an existing IP Integrator design open,
# you can create a design using the following command:
#    create_bd_design $design_name

# Creating design if needed
set errMsg ""
set nRet 0

set cur_design [current_bd_design -quiet]
set list_cells [get_bd_cells -quiet]

if { ${design_name} eq "" } {
   # USE CASES:
   #    1) Design_name not set

   set errMsg "Please set the variable <design_name> to a non-empty value."
   set nRet 1

} elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
   # USE CASES:
   #    2): Current design opened AND is empty AND names same.
   #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
   #    4): Current design opened AND is empty AND names diff; design_name exists in project.

   if { $cur_design ne $design_name } {
      common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
      set design_name [get_property NAME $cur_design]
   }
   common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."

} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
   # USE CASES:
   #    5) Current design opened AND has components AND same names.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 1
} elseif { [get_files -quiet ${design_name}.bd] ne "" } {
   # USE CASES: 
   #    6) Current opened design, has components, but diff names, design_name exists in project.
   #    7) No opened design, design_name exists in project.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 2

} else {
   # USE CASES:
   #    8) No opened design, design_name not in project.
   #    9) Current opened design, has components, but diff names, design_name not in project.

   common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

   create_bd_design $design_name

   common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
   current_bd_design $design_name

}

common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."

if { $nRet != 0 } {
   catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
   return $nRet
}

##################################################################
# DESIGN PROCs
##################################################################



# Procedure to create entire design; Provide argument to make
# procedure reusable. If parentCell is "", will use root.
proc create_root_design { parentCell } {

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
  set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]

  # Create ports

  # Create instance: ARM_FPGA_Control_Bus_0, and set properties
  set ARM_FPGA_Control_Bus_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 ARM_FPGA_Control_Bus_0 ]

  # Create instance: DARC_BRAM2_0, and set properties
  set DARC_BRAM2_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:DARC_BRAM2:1.0 DARC_BRAM2_0 ]

  # Create instance: DARC_Mux_0, and set properties
  set DARC_Mux_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:DARC_Mux:1.0 DARC_Mux_0 ]

  # Create instance: REV2_JPEG_IP_DESIGN_0, and set properties
  set REV2_JPEG_IP_DESIGN_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:REV2_JPEG_IP_DESIGN:1.0 REV2_JPEG_IP_DESIGN_0 ]

  # Create instance: axi_timer_0, and set properties
  set axi_timer_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0 ]

  # Create instance: bram_0, and set properties
  set bram_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:bram:1.0 bram_0 ]

  # Create instance: controller_0, and set properties
  set controller_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:controller:1.0 controller_0 ]

  # Create instance: processing_system7_0, and set properties
  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
  set_property -dict [ list \
CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {50.000000} \
CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {50.000000} \
CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666667} \
CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \
CONFIG.PCW_CAN0_CAN0_IO {<Select>} \
CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \
CONFIG.PCW_CAN0_GRP_CLK_IO {<Select>} \
CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_CAN1_CAN1_IO {<Select>} \
CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \
CONFIG.PCW_CAN1_GRP_CLK_IO {<Select>} \
CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
CONFIG.PCW_CLK1_FREQ {10000000} \
CONFIG.PCW_CLK2_FREQ {10000000} \
CONFIG.PCW_CLK3_FREQ {10000000} \
CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \
CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \
CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \
CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \
CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
CONFIG.PCW_DDR_PRIORITY_READPORT_0 {<Select>} \
CONFIG.PCW_DDR_PRIORITY_READPORT_1 {<Select>} \
CONFIG.PCW_DDR_PRIORITY_READPORT_2 {<Select>} \
CONFIG.PCW_DDR_PRIORITY_READPORT_3 {<Select>} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0 {<Select>} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1 {<Select>} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2 {<Select>} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3 {<Select>} \
CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
CONFIG.PCW_ENET0_RESET_ENABLE {0} \
CONFIG.PCW_ENET0_RESET_IO {<Select>} \
CONFIG.PCW_ENET1_ENET1_IO {<Select>} \
CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
CONFIG.PCW_ENET1_GRP_MDIO_IO {<Select>} \
CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
CONFIG.PCW_ENET1_RESET_ENABLE {0} \
CONFIG.PCW_ENET1_RESET_IO {<Select>} \
CONFIG.PCW_ENET_RESET_ENABLE {1} \
CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
CONFIG.PCW_EN_4K_TIMER {0} \
CONFIG.PCW_EN_EMIO_TTC0 {1} \
CONFIG.PCW_EN_ENET0 {1} \
CONFIG.PCW_EN_QSPI {1} \
CONFIG.PCW_EN_SDIO0 {1} \
CONFIG.PCW_EN_TTC0 {1} \
CONFIG.PCW_EN_UART1 {1} \
CONFIG.PCW_EN_USB0 {1} \
CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {4} \
CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} \
CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {150.000000} \
CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
CONFIG.PCW_GPIO_EMIO_GPIO_IO {<Select>} \
CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
CONFIG.PCW_I2C0_GRP_INT_IO {<Select>} \
CONFIG.PCW_I2C0_I2C0_IO {<Select>} \
CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_I2C0_RESET_ENABLE {0} \
CONFIG.PCW_I2C0_RESET_IO {<Select>} \
CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \
CONFIG.PCW_I2C1_GRP_INT_IO {<Select>} \
CONFIG.PCW_I2C1_I2C1_IO {<Select>} \
CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_I2C1_RESET_ENABLE {0} \
CONFIG.PCW_I2C1_RESET_IO {<Select>} \
CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
CONFIG.PCW_I2C_RESET_ENABLE {1} \
CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
CONFIG.PCW_I2C_RESET_SELECT {<Select>} \
CONFIG.PCW_IOPLL_CTRL_FBDIV {30} \
CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
CONFIG.PCW_MIO_0_DIRECTION {inout} \
CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_0_PULLUP {disabled} \
CONFIG.PCW_MIO_0_SLEW {slow} \
CONFIG.PCW_MIO_10_DIRECTION {inout} \
CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_10_PULLUP {disabled} \
CONFIG.PCW_MIO_10_SLEW {slow} \
CONFIG.PCW_MIO_11_DIRECTION {inout} \
CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_11_PULLUP {disabled} \
CONFIG.PCW_MIO_11_SLEW {slow} \
CONFIG.PCW_MIO_12_DIRECTION {inout} \
CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_12_PULLUP {disabled} \
CONFIG.PCW_MIO_12_SLEW {slow} \
CONFIG.PCW_MIO_13_DIRECTION {inout} \
CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_13_PULLUP {disabled} \
CONFIG.PCW_MIO_13_SLEW {slow} \
CONFIG.PCW_MIO_14_DIRECTION {inout} \
CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_14_PULLUP {disabled} \
CONFIG.PCW_MIO_14_SLEW {slow} \
CONFIG.PCW_MIO_15_DIRECTION {inout} \
CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_15_PULLUP {disabled} \
CONFIG.PCW_MIO_15_SLEW {slow} \
CONFIG.PCW_MIO_16_DIRECTION {out} \
CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_16_PULLUP {disabled} \
CONFIG.PCW_MIO_16_SLEW {fast} \
CONFIG.PCW_MIO_17_DIRECTION {out} \
CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_17_PULLUP {disabled} \
CONFIG.PCW_MIO_17_SLEW {fast} \
CONFIG.PCW_MIO_18_DIRECTION {out} \
CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_18_PULLUP {disabled} \
CONFIG.PCW_MIO_18_SLEW {fast} \
CONFIG.PCW_MIO_19_DIRECTION {out} \
CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_19_PULLUP {disabled} \
CONFIG.PCW_MIO_19_SLEW {fast} \
CONFIG.PCW_MIO_1_DIRECTION {out} \
CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_1_PULLUP {disabled} \
CONFIG.PCW_MIO_1_SLEW {fast} \
CONFIG.PCW_MIO_20_DIRECTION {out} \
CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_20_PULLUP {disabled} \
CONFIG.PCW_MIO_20_SLEW {fast} \
CONFIG.PCW_MIO_21_DIRECTION {out} \
CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_21_PULLUP {disabled} \
CONFIG.PCW_MIO_21_SLEW {fast} \
CONFIG.PCW_MIO_22_DIRECTION {in} \
CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_22_PULLUP {disabled} \
CONFIG.PCW_MIO_22_SLEW {fast} \
CONFIG.PCW_MIO_23_DIRECTION {in} \
CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_23_PULLUP {disabled} \
CONFIG.PCW_MIO_23_SLEW {fast} \
CONFIG.PCW_MIO_24_DIRECTION {in} \
CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_24_PULLUP {disabled} \
CONFIG.PCW_MIO_24_SLEW {fast} \
CONFIG.PCW_MIO_25_DIRECTION {in} \
CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_25_PULLUP {disabled} \
CONFIG.PCW_MIO_25_SLEW {fast} \
CONFIG.PCW_MIO_26_DIRECTION {in} \
CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_26_PULLUP {disabled} \
CONFIG.PCW_MIO_26_SLEW {fast} \
CONFIG.PCW_MIO_27_DIRECTION {in} \
CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_27_PULLUP {disabled} \
CONFIG.PCW_MIO_27_SLEW {fast} \
CONFIG.PCW_MIO_28_DIRECTION {inout} \
CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_28_PULLUP {disabled} \
CONFIG.PCW_MIO_28_SLEW {fast} \
CONFIG.PCW_MIO_29_DIRECTION {in} \
CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_29_PULLUP {disabled} \
CONFIG.PCW_MIO_29_SLEW {fast} \
CONFIG.PCW_MIO_2_DIRECTION {inout} \
CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_2_PULLUP {disabled} \
CONFIG.PCW_MIO_2_SLEW {fast} \
CONFIG.PCW_MIO_30_DIRECTION {out} \
CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_30_PULLUP {disabled} \
CONFIG.PCW_MIO_30_SLEW {fast} \
CONFIG.PCW_MIO_31_DIRECTION {in} \
CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_31_PULLUP {disabled} \
CONFIG.PCW_MIO_31_SLEW {fast} \
CONFIG.PCW_MIO_32_DIRECTION {inout} \
CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_32_PULLUP {disabled} \
CONFIG.PCW_MIO_32_SLEW {fast} \
CONFIG.PCW_MIO_33_DIRECTION {inout} \
CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_33_PULLUP {disabled} \
CONFIG.PCW_MIO_33_SLEW {fast} \
CONFIG.PCW_MIO_34_DIRECTION {inout} \
CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_34_PULLUP {disabled} \
CONFIG.PCW_MIO_34_SLEW {fast} \
CONFIG.PCW_MIO_35_DIRECTION {inout} \
CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_35_PULLUP {disabled} \
CONFIG.PCW_MIO_35_SLEW {fast} \
CONFIG.PCW_MIO_36_DIRECTION {in} \
CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_36_PULLUP {disabled} \
CONFIG.PCW_MIO_36_SLEW {fast} \
CONFIG.PCW_MIO_37_DIRECTION {inout} \
CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_37_PULLUP {disabled} \
CONFIG.PCW_MIO_37_SLEW {fast} \
CONFIG.PCW_MIO_38_DIRECTION {inout} \
CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_38_PULLUP {disabled} \
CONFIG.PCW_MIO_38_SLEW {fast} \
CONFIG.PCW_MIO_39_DIRECTION {inout} \
CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_39_PULLUP {disabled} \
CONFIG.PCW_MIO_39_SLEW {fast} \
CONFIG.PCW_MIO_3_DIRECTION {inout} \
CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_3_PULLUP {disabled} \
CONFIG.PCW_MIO_3_SLEW {fast} \
CONFIG.PCW_MIO_40_DIRECTION {inout} \
CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_40_PULLUP {disabled} \
CONFIG.PCW_MIO_40_SLEW {fast} \
CONFIG.PCW_MIO_41_DIRECTION {inout} \
CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_41_PULLUP {disabled} \
CONFIG.PCW_MIO_41_SLEW {fast} \
CONFIG.PCW_MIO_42_DIRECTION {inout} \
CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_42_PULLUP {disabled} \
CONFIG.PCW_MIO_42_SLEW {fast} \
CONFIG.PCW_MIO_43_DIRECTION {inout} \
CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_43_PULLUP {disabled} \
CONFIG.PCW_MIO_43_SLEW {fast} \
CONFIG.PCW_MIO_44_DIRECTION {inout} \
CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_44_PULLUP {disabled} \
CONFIG.PCW_MIO_44_SLEW {fast} \
CONFIG.PCW_MIO_45_DIRECTION {inout} \
CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_45_PULLUP {disabled} \
CONFIG.PCW_MIO_45_SLEW {fast} \
CONFIG.PCW_MIO_46_DIRECTION {in} \
CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_46_PULLUP {disabled} \
CONFIG.PCW_MIO_46_SLEW {slow} \
CONFIG.PCW_MIO_47_DIRECTION {in} \
CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_47_PULLUP {disabled} \
CONFIG.PCW_MIO_47_SLEW {slow} \
CONFIG.PCW_MIO_48_DIRECTION {out} \
CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_48_PULLUP {disabled} \
CONFIG.PCW_MIO_48_SLEW {slow} \
CONFIG.PCW_MIO_49_DIRECTION {in} \
CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_49_PULLUP {disabled} \
CONFIG.PCW_MIO_49_SLEW {slow} \
CONFIG.PCW_MIO_4_DIRECTION {inout} \
CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_4_PULLUP {disabled} \
CONFIG.PCW_MIO_4_SLEW {fast} \
CONFIG.PCW_MIO_50_DIRECTION {inout} \
CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_50_PULLUP {disabled} \
CONFIG.PCW_MIO_50_SLEW {slow} \
CONFIG.PCW_MIO_51_DIRECTION {inout} \
CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_51_PULLUP {disabled} \
CONFIG.PCW_MIO_51_SLEW {slow} \
CONFIG.PCW_MIO_52_DIRECTION {out} \
CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_52_PULLUP {disabled} \
CONFIG.PCW_MIO_52_SLEW {slow} \
CONFIG.PCW_MIO_53_DIRECTION {inout} \
CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_53_PULLUP {disabled} \
CONFIG.PCW_MIO_53_SLEW {slow} \
CONFIG.PCW_MIO_5_DIRECTION {inout} \
CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_5_PULLUP {disabled} \
CONFIG.PCW_MIO_5_SLEW {fast} \
CONFIG.PCW_MIO_6_DIRECTION {out} \
CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_6_PULLUP {disabled} \
CONFIG.PCW_MIO_6_SLEW {fast} \
CONFIG.PCW_MIO_7_DIRECTION {out} \
CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_7_PULLUP {disabled} \
CONFIG.PCW_MIO_7_SLEW {slow} \
CONFIG.PCW_MIO_8_DIRECTION {out} \
CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_8_PULLUP {disabled} \
CONFIG.PCW_MIO_8_SLEW {fast} \
CONFIG.PCW_MIO_9_DIRECTION {inout} \
CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_9_PULLUP {disabled} \
CONFIG.PCW_MIO_9_SLEW {slow} \
CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0} \
CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio} \
CONFIG.PCW_NAND_CYCLES_T_AR {1} \
CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
CONFIG.PCW_NAND_CYCLES_T_RC {11} \
CONFIG.PCW_NAND_CYCLES_T_REA {1} \
CONFIG.PCW_NAND_CYCLES_T_RR {1} \
CONFIG.PCW_NAND_CYCLES_T_WC {11} \
CONFIG.PCW_NAND_CYCLES_T_WP {1} \
CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
CONFIG.PCW_NAND_GRP_D8_IO {<Select>} \
CONFIG.PCW_NAND_NAND_IO {<Select>} \
CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_NOR_CS0_T_CEOE {1} \
CONFIG.PCW_NOR_CS0_T_PC {1} \
CONFIG.PCW_NOR_CS0_T_RC {11} \
CONFIG.PCW_NOR_CS0_T_TR {1} \
CONFIG.PCW_NOR_CS0_T_WC {11} \
CONFIG.PCW_NOR_CS0_T_WP {1} \
CONFIG.PCW_NOR_CS0_WE_TIME {0} \
CONFIG.PCW_NOR_CS1_T_CEOE {1} \
CONFIG.PCW_NOR_CS1_T_PC {1} \
CONFIG.PCW_NOR_CS1_T_RC {11} \
CONFIG.PCW_NOR_CS1_T_TR {1} \
CONFIG.PCW_NOR_CS1_T_WC {11} \
CONFIG.PCW_NOR_CS1_T_WP {1} \
CONFIG.PCW_NOR_CS1_WE_TIME {0} \
CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
CONFIG.PCW_NOR_GRP_A25_IO {<Select>} \
CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
CONFIG.PCW_NOR_GRP_CS0_IO {<Select>} \
CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
CONFIG.PCW_NOR_GRP_CS1_IO {<Select>} \
CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
CONFIG.PCW_NOR_GRP_SRAM_CS0_IO {<Select>} \
CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
CONFIG.PCW_NOR_GRP_SRAM_CS1_IO {<Select>} \
CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
CONFIG.PCW_NOR_GRP_SRAM_INT_IO {<Select>} \
CONFIG.PCW_NOR_NOR_IO {<Select>} \
CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.063} \
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.062} \
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.065} \
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.083} \
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.007} \
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.010} \
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.006} \
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.048} \
CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
CONFIG.PCW_PERIPHERAL_BOARD_PRESET {part0} \
CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_PJTAG_PJTAG_IO {<Select>} \
CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
CONFIG.PCW_QSPI_GRP_FBCLK_IO {<Select>} \
CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
CONFIG.PCW_QSPI_GRP_IO1_IO {<Select>} \
CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
CONFIG.PCW_QSPI_GRP_SS1_IO {<Select>} \
CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
CONFIG.PCW_SD0_GRP_POW_IO {<Select>} \
CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \
CONFIG.PCW_SD0_GRP_WP_IO {MIO 46} \
CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
CONFIG.PCW_SD1_GRP_CD_IO {<Select>} \
CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
CONFIG.PCW_SD1_GRP_POW_IO {<Select>} \
CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
CONFIG.PCW_SD1_GRP_WP_IO {<Select>} \
CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_SD1_SD1_IO {<Select>} \
CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
CONFIG.PCW_SPI0_GRP_SS0_IO {<Select>} \
CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
CONFIG.PCW_SPI0_GRP_SS1_IO {<Select>} \
CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
CONFIG.PCW_SPI0_GRP_SS2_IO {<Select>} \
CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_SPI0_SPI0_IO {<Select>} \
CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
CONFIG.PCW_SPI1_GRP_SS0_IO {<Select>} \
CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
CONFIG.PCW_SPI1_GRP_SS1_IO {<Select>} \
CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
CONFIG.PCW_SPI1_GRP_SS2_IO {<Select>} \
CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_SPI1_SPI1_IO {<Select>} \
CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \
CONFIG.PCW_TRACE_GRP_16BIT_IO {<Select>} \
CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \
CONFIG.PCW_TRACE_GRP_2BIT_IO {<Select>} \
CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \
CONFIG.PCW_TRACE_GRP_32BIT_IO {<Select>} \
CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \
CONFIG.PCW_TRACE_GRP_4BIT_IO {<Select>} \
CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \
CONFIG.PCW_TRACE_GRP_8BIT_IO {<Select>} \
CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_TRACE_TRACE_IO {<Select>} \
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
CONFIG.PCW_TTC0_TTC0_IO {EMIO} \
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_TTC1_TTC1_IO {<Select>} \
CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
CONFIG.PCW_UART0_BAUD_RATE {115200} \
CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
CONFIG.PCW_UART0_GRP_FULL_IO {<Select>} \
CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_UART0_UART0_IO {<Select>} \
CONFIG.PCW_UART1_BAUD_RATE {115200} \
CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
CONFIG.PCW_UART1_GRP_FULL_IO {<Select>} \
CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \
CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {20} \
CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {50} \
CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
CONFIG.PCW_UIPARAM_DDR_AL {0} \
CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
CONFIG.PCW_UIPARAM_DDR_BL {8} \
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.41} \
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.411} \
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.341} \
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.358} \
CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
CONFIG.PCW_UIPARAM_DDR_CL {7} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {61.0905} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {61.0905} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {61.0905} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {61.0905} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
CONFIG.PCW_UIPARAM_DDR_CWL {6} \
CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {2048 MBits} \
CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {68.4725} \
CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {71.086} \
CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {66.794} \
CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {108.7385} \
CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.025} \
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.028} \
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.061} \
CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {64.1705} \
CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {63.686} \
CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {68.46} \
CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {105.4895} \
CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333313} \
CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J128M16 HA-15E} \
CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {14} \
CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
CONFIG.PCW_UIPARAM_DDR_T_FAW {45.0} \
CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {36.0} \
CONFIG.PCW_UIPARAM_DDR_T_RC {49.5} \
CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {1} \
CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
CONFIG.PCW_USB0_RESET_ENABLE {0} \
CONFIG.PCW_USB0_RESET_IO {<Select>} \
CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
CONFIG.PCW_USB1_RESET_ENABLE {0} \
CONFIG.PCW_USB1_RESET_IO {<Select>} \
CONFIG.PCW_USB1_USB1_IO {<Select>} \
CONFIG.PCW_USB_RESET_ENABLE {1} \
CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
CONFIG.PCW_USE_CROSS_TRIGGER {0} \
CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
CONFIG.PCW_WDT_WDT_IO {<Select>} \
CONFIG.preset {ZedBoard} \
 ] $processing_system7_0

  # Need to retain value_src of defaults
  set_property -dict [ list \
CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_APU_CLK_RATIO_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_APU_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ARMPLL_CTRL_FBDIV.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN0_CAN0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN0_GRP_CLK_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN0_GRP_CLK_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN1_CAN1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN1_GRP_CLK_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN1_GRP_CLK_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CLK1_FREQ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CLK2_FREQ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CLK3_FREQ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CPU_CPU_PLL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CPU_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DCI_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDRPLL_CTRL_FBDIV.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_DDR_PLL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PORT0_HPR_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PORT1_HPR_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PORT2_HPR_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PORT3_HPR_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_READPORT_0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_READPORT_1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_READPORT_2.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_READPORT_3.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_RAM_HIGHADDR.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET0_ENET0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET0_GRP_MDIO_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET0_GRP_MDIO_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET0_RESET_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET0_RESET_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET1_ENET1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET1_GRP_MDIO_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET1_GRP_MDIO_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET1_RESET_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET1_RESET_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET_RESET_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET_RESET_POLARITY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET_RESET_SELECT.VALUE_SRC {DEFAULT} \
CONFIG.PCW_EN_4K_TIMER.VALUE_SRC {DEFAULT} \
CONFIG.PCW_EN_EMIO_TTC0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_EN_ENET0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_EN_QSPI.VALUE_SRC {DEFAULT} \
CONFIG.PCW_EN_SDIO0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_EN_TTC0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_EN_UART1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_EN_USB0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK_CLK0_BUF.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK_CLK1_BUF.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK_CLK2_BUF.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FCLK_CLK3_BUF.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FPGA_FCLK0_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_GPIO_EMIO_GPIO_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_GPIO_MIO_GPIO_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_GPIO_MIO_GPIO_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_GPIO_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C0_GRP_INT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C0_GRP_INT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C0_I2C0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C0_RESET_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C0_RESET_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C1_GRP_INT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C1_GRP_INT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C1_I2C1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C1_RESET_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C1_RESET_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C_RESET_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C_RESET_POLARITY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C_RESET_SELECT.VALUE_SRC {DEFAULT} \
CONFIG.PCW_IOPLL_CTRL_FBDIV.VALUE_SRC {DEFAULT} \
CONFIG.PCW_IO_IO_PLL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_0_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_0_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_0_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_0_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_10_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_10_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_10_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_10_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_11_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_11_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_11_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_11_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_12_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_12_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_12_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_12_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_13_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_13_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_13_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_13_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_14_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_14_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_14_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_14_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_15_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_15_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_15_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_15_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_16_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_16_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_16_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_16_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_17_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_17_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_17_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_17_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_18_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_18_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_18_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_18_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_19_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_19_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_19_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_19_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_1_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_1_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_1_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_1_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_20_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_20_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_20_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_20_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_21_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_21_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_21_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_21_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_22_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_22_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_22_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_22_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_23_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_23_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_23_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_23_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_24_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_24_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_24_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_24_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_25_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_25_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_25_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_25_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_26_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_26_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_26_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_26_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_27_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_27_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_27_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_27_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_28_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_28_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_28_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_28_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_29_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_29_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_29_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_29_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_2_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_2_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_2_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_2_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_30_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_30_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_30_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_30_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_31_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_31_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_31_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_31_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_32_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_32_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_32_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_32_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_33_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_33_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_33_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_33_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_34_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_34_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_34_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_34_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_35_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_35_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_35_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_35_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_36_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_36_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_36_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_36_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_37_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_37_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_37_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_37_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_38_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_38_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_38_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_38_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_39_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_39_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_39_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_39_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_3_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_3_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_3_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_3_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_40_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_40_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_40_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_40_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_41_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_41_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_41_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_41_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_42_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_42_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_42_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_42_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_43_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_43_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_43_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_43_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_44_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_44_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_44_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_44_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_45_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_45_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_45_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_45_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_46_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_46_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_46_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_46_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_47_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_47_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_47_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_47_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_48_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_48_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_48_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_48_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_49_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_49_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_49_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_49_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_4_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_4_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_4_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_4_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_50_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_50_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_50_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_50_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_51_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_51_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_51_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_51_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_52_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_52_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_52_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_52_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_53_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_53_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_53_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_53_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_5_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_5_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_5_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_5_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_6_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_6_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_6_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_6_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_7_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_7_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_7_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_7_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_8_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_8_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_8_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_8_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_9_DIRECTION.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_9_IOTYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_9_PULLUP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_9_SLEW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_TREE_PERIPHERALS.VALUE_SRC {DEFAULT} \
CONFIG.PCW_MIO_TREE_SIGNALS.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NAND_CYCLES_T_AR.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NAND_CYCLES_T_CLR.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NAND_CYCLES_T_RC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NAND_CYCLES_T_REA.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NAND_CYCLES_T_RR.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NAND_CYCLES_T_WC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NAND_CYCLES_T_WP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NAND_GRP_D8_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NAND_GRP_D8_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NAND_NAND_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NAND_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_CS0_T_CEOE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_CS0_T_PC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_CS0_T_RC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_CS0_T_TR.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_CS0_T_WC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_CS0_T_WP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_CS0_WE_TIME.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_CS1_T_CEOE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_CS1_T_PC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_CS1_T_RC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_CS1_T_TR.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_CS1_T_WC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_CS1_T_WP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_CS1_WE_TIME.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_A25_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_A25_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_CS0_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_CS0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_CS1_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_CS1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_SRAM_CS0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_SRAM_CS1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_SRAM_INT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_NOR_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_SRAM_CS0_T_CEOE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_SRAM_CS0_T_PC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_SRAM_CS0_T_RC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_SRAM_CS0_T_TR.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_SRAM_CS0_T_WC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_SRAM_CS0_T_WP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_SRAM_CS0_WE_TIME.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_SRAM_CS1_T_CEOE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_SRAM_CS1_T_PC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_SRAM_CS1_T_RC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_SRAM_CS1_T_TR.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_SRAM_CS1_T_WC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_SRAM_CS1_T_WP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_SRAM_CS1_WE_TIME.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PERIPHERAL_BOARD_PRESET.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PJTAG_PJTAG_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PLL_BYPASSMODE_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PRESET_BANK0_VOLTAGE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PRESET_BANK1_VOLTAGE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_GRP_FBCLK_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_GRP_IO1_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_GRP_IO1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_GRP_SS1_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_GRP_SS1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_QSPI_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD0_GRP_CD_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD0_GRP_CD_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD0_GRP_POW_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD0_GRP_POW_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD0_GRP_WP_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD0_GRP_WP_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD0_SD0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD1_GRP_CD_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD1_GRP_CD_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD1_GRP_POW_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD1_GRP_POW_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD1_GRP_WP_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD1_GRP_WP_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD1_SD1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SDIO_PERIPHERAL_VALID.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SMC_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI0_GRP_SS0_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI0_GRP_SS0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI0_GRP_SS1_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI0_GRP_SS1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI0_GRP_SS2_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI0_GRP_SS2_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI0_SPI0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI1_GRP_SS0_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI1_GRP_SS0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI1_GRP_SS1_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI1_GRP_SS1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI1_GRP_SS2_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI1_GRP_SS2_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI1_SPI1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_S_AXI_HP0_DATA_WIDTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_S_AXI_HP1_DATA_WIDTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_S_AXI_HP2_DATA_WIDTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_S_AXI_HP3_DATA_WIDTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_16BIT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_16BIT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_2BIT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_2BIT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_32BIT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_32BIT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_4BIT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_4BIT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_8BIT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_8BIT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_INTERNAL_WIDTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_TRACE_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC0_TTC0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC1_TTC1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART0_BAUD_RATE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART0_GRP_FULL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART0_GRP_FULL_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART0_UART0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART1_BAUD_RATE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART1_GRP_FULL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART1_GRP_FULL_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART1_UART1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART_PERIPHERAL_VALID.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_AL.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_BL.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CL.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_CWL.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_ECC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_PARTNO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_SPEED_BIN.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_T_FAW.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_T_RC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_T_RCD.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_T_RP.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB0_RESET_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB0_RESET_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB0_USB0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB1_RESET_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB1_RESET_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB1_USB1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB_RESET_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB_RESET_POLARITY.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB_RESET_SELECT.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USE_CROSS_TRIGGER.VALUE_SRC {DEFAULT} \
CONFIG.PCW_WDT_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_WDT_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
CONFIG.PCW_WDT_WDT_IO.VALUE_SRC {DEFAULT} \
 ] $processing_system7_0

  # Create instance: ps7_0_axi_periph, and set properties
  set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
  set_property -dict [ list \
CONFIG.NUM_MI {4} \
 ] $ps7_0_axi_periph

  # Create instance: rst_ps7_0_100M, and set properties
  set rst_ps7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_100M ]

  # Create interface connections
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
  connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins DARC_BRAM2_0/S00_AXI] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins ARM_FPGA_Control_Bus_0/S00_AXI] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net ps7_0_axi_periph_M02_AXI [get_bd_intf_pins REV2_JPEG_IP_DESIGN_0/S00_AXI] [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins axi_timer_0/S_AXI] [get_bd_intf_pins ps7_0_axi_periph/M03_AXI]

  # Create port connections
  connect_bd_net -net ARM_FPGA_Control_Bus_0_bram_addr_offset [get_bd_pins ARM_FPGA_Control_Bus_0/bram_addr_offset] [get_bd_pins controller_0/bram_addr_offset]
  connect_bd_net -net ARM_FPGA_Control_Bus_0_compute_wakeup [get_bd_pins ARM_FPGA_Control_Bus_0/compute_wakeup] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_compute]
  connect_bd_net -net ARM_FPGA_Control_Bus_0_fpga_start_read [get_bd_pins ARM_FPGA_Control_Bus_0/fpga_start_read] [get_bd_pins controller_0/fpga_start_read]
  connect_bd_net -net ARM_FPGA_Control_Bus_0_fpga_start_write [get_bd_pins ARM_FPGA_Control_Bus_0/fpga_start_write] [get_bd_pins controller_0/fpga_start_write]
  connect_bd_net -net ARM_FPGA_Control_Bus_0_jpeg_compute_len_out [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_len_out] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_len_in]
  connect_bd_net -net ARM_FPGA_Control_Bus_0_sel_mux_channel [get_bd_pins ARM_FPGA_Control_Bus_0/sel_mux_channel] [get_bd_pins DARC_Mux_0/sel]
  connect_bd_net -net DARC_BRAM2_0_arm_control_bram_addr [get_bd_pins DARC_BRAM2_0/arm_control_bram_addr] [get_bd_pins DARC_Mux_0/arm_bram_addr]
  connect_bd_net -net DARC_BRAM2_0_arm_control_bram_data_in [get_bd_pins DARC_BRAM2_0/arm_control_bram_data_in] [get_bd_pins DARC_Mux_0/arm_bram_data_in]
  connect_bd_net -net DARC_BRAM2_0_arm_control_bram_we [get_bd_pins DARC_BRAM2_0/arm_control_bram_we] [get_bd_pins DARC_Mux_0/arm_bram_we]
  connect_bd_net -net DARC_Mux_0_arm_bram_data_out [get_bd_pins DARC_BRAM2_0/arm_control_bram_data_out] [get_bd_pins DARC_Mux_0/arm_bram_data_out]
  connect_bd_net -net DARC_Mux_0_bram_addr [get_bd_pins DARC_Mux_0/bram_addr] [get_bd_pins bram_0/addr]
  connect_bd_net -net DARC_Mux_0_bram_data_in [get_bd_pins DARC_Mux_0/bram_data_in] [get_bd_pins bram_0/din]
  connect_bd_net -net DARC_Mux_0_bram_we [get_bd_pins DARC_Mux_0/bram_we] [get_bd_pins bram_0/we]
  connect_bd_net -net DARC_Mux_0_fpga_bram_data_out [get_bd_pins DARC_Mux_0/fpga_bram_data_out] [get_bd_pins controller_0/bram_control_fpga_data_out]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_00_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_00_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_00_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_00_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_00_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_00_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_01_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_01_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_01_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_01_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_01_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_01_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_02_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_02_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_02_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_02_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_02_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_02_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_03_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_03_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_03_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_03_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_03_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_03_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_04_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_04_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_04_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_04_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_04_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_04_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_05_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_05_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_05_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_05_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_05_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_05_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_06_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_06_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_06_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_06_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_06_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_06_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_07_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_07_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_07_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_07_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_07_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_07_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_08_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_08_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_08_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_08_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_08_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_08_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_09_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_09_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_09_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_09_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_09_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_09_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_10_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_10_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_10_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_10_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_10_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_10_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_11_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_11_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_11_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_11_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_11_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_11_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_12_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_12_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_12_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_12_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_12_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_12_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_13_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_13_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_13_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_13_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_13_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_13_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_14_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_14_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_14_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_14_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_14_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_14_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_15_lsb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_15_lsb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_15_lsb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_compute_15_msb [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_15_msb] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_15_msb]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_len_out [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_len_in] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_len_out]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a00 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a00] [get_bd_pins controller_0/data_in_compute_00]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a01 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a01] [get_bd_pins controller_0/data_in_compute_01]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a02 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a02] [get_bd_pins controller_0/data_in_compute_02]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a03 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a03] [get_bd_pins controller_0/data_in_compute_03]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a04 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a04] [get_bd_pins controller_0/data_in_compute_04]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a05 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a05] [get_bd_pins controller_0/data_in_compute_05]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a06 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a06] [get_bd_pins controller_0/data_in_compute_06]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a07 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a07] [get_bd_pins controller_0/data_in_compute_07]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a08 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a08] [get_bd_pins controller_0/data_in_compute_08]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a09 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a09] [get_bd_pins controller_0/data_in_compute_09]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a10 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a10] [get_bd_pins controller_0/data_in_compute_10]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a11 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a11] [get_bd_pins controller_0/data_in_compute_11]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a12 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a12] [get_bd_pins controller_0/data_in_compute_12]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a13 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a13] [get_bd_pins controller_0/data_in_compute_13]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a14 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a14] [get_bd_pins controller_0/data_in_compute_14]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a15 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a15] [get_bd_pins controller_0/data_in_compute_15]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a16 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a16] [get_bd_pins controller_0/data_in_compute_16]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a17 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a17] [get_bd_pins controller_0/data_in_compute_17]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a18 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a18] [get_bd_pins controller_0/data_in_compute_18]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a19 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a19] [get_bd_pins controller_0/data_in_compute_19]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a20 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a20] [get_bd_pins controller_0/data_in_compute_20]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a21 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a21] [get_bd_pins controller_0/data_in_compute_21]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a22 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a22] [get_bd_pins controller_0/data_in_compute_22]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a23 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a23] [get_bd_pins controller_0/data_in_compute_23]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a24 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a24] [get_bd_pins controller_0/data_in_compute_24]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a25 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a25] [get_bd_pins controller_0/data_in_compute_25]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a26 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a26] [get_bd_pins controller_0/data_in_compute_26]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a27 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a27] [get_bd_pins controller_0/data_in_compute_27]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a28 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a28] [get_bd_pins controller_0/data_in_compute_28]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a29 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a29] [get_bd_pins controller_0/data_in_compute_29]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a30 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a30] [get_bd_pins controller_0/data_in_compute_30]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a31 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a31] [get_bd_pins controller_0/data_in_compute_31]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a32 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a32] [get_bd_pins controller_0/data_in_compute_32]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a33 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a33] [get_bd_pins controller_0/data_in_compute_33]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a34 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a34] [get_bd_pins controller_0/data_in_compute_34]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a35 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a35] [get_bd_pins controller_0/data_in_compute_35]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a36 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a36] [get_bd_pins controller_0/data_in_compute_36]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a37 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a37] [get_bd_pins controller_0/data_in_compute_37]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a38 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a38] [get_bd_pins controller_0/data_in_compute_38]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a39 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a39] [get_bd_pins controller_0/data_in_compute_39]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a40 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a40] [get_bd_pins controller_0/data_in_compute_40]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a41 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a41] [get_bd_pins controller_0/data_in_compute_41]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a42 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a42] [get_bd_pins controller_0/data_in_compute_42]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a43 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a43] [get_bd_pins controller_0/data_in_compute_43]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a44 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a44] [get_bd_pins controller_0/data_in_compute_44]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a45 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a45] [get_bd_pins controller_0/data_in_compute_45]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a46 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a46] [get_bd_pins controller_0/data_in_compute_46]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a47 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a47] [get_bd_pins controller_0/data_in_compute_47]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a48 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a48] [get_bd_pins controller_0/data_in_compute_48]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a49 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a49] [get_bd_pins controller_0/data_in_compute_49]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a50 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a50] [get_bd_pins controller_0/data_in_compute_50]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a51 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a51] [get_bd_pins controller_0/data_in_compute_51]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a52 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a52] [get_bd_pins controller_0/data_in_compute_52]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a53 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a53] [get_bd_pins controller_0/data_in_compute_53]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a54 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a54] [get_bd_pins controller_0/data_in_compute_54]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a55 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a55] [get_bd_pins controller_0/data_in_compute_55]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a56 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a56] [get_bd_pins controller_0/data_in_compute_56]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a57 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a57] [get_bd_pins controller_0/data_in_compute_57]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a58 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a58] [get_bd_pins controller_0/data_in_compute_58]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a59 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a59] [get_bd_pins controller_0/data_in_compute_59]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a60 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a60] [get_bd_pins controller_0/data_in_compute_60]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a61 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a61] [get_bd_pins controller_0/data_in_compute_61]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a62 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a62] [get_bd_pins controller_0/data_in_compute_62]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a63 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a63] [get_bd_pins controller_0/data_in_compute_63]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a64 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a64] [get_bd_pins controller_0/data_in_compute_64]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a65 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a65] [get_bd_pins controller_0/data_in_compute_65]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a66 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a66] [get_bd_pins controller_0/data_in_compute_66]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a67 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a67] [get_bd_pins controller_0/data_in_compute_67]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a68 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a68] [get_bd_pins controller_0/data_in_compute_68]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a69 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a69] [get_bd_pins controller_0/data_in_compute_69]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a70 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a70] [get_bd_pins controller_0/data_in_compute_70]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a71 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a71] [get_bd_pins controller_0/data_in_compute_71]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a72 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a72] [get_bd_pins controller_0/data_in_compute_72]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a73 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a73] [get_bd_pins controller_0/data_in_compute_73]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a74 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a74] [get_bd_pins controller_0/data_in_compute_74]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a75 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a75] [get_bd_pins controller_0/data_in_compute_75]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a76 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a76] [get_bd_pins controller_0/data_in_compute_76]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a77 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a77] [get_bd_pins controller_0/data_in_compute_77]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a78 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a78] [get_bd_pins controller_0/data_in_compute_78]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a79 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a79] [get_bd_pins controller_0/data_in_compute_79]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a80 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a80] [get_bd_pins controller_0/data_in_compute_80]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a81 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a81] [get_bd_pins controller_0/data_in_compute_81]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a82 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a82] [get_bd_pins controller_0/data_in_compute_82]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a83 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a83] [get_bd_pins controller_0/data_in_compute_83]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a84 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a84] [get_bd_pins controller_0/data_in_compute_84]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a85 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a85] [get_bd_pins controller_0/data_in_compute_85]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a86 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a86] [get_bd_pins controller_0/data_in_compute_86]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a87 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a87] [get_bd_pins controller_0/data_in_compute_87]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a88 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a88] [get_bd_pins controller_0/data_in_compute_88]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a89 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a89] [get_bd_pins controller_0/data_in_compute_89]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a90 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a90] [get_bd_pins controller_0/data_in_compute_90]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a91 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a91] [get_bd_pins controller_0/data_in_compute_91]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a92 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a92] [get_bd_pins controller_0/data_in_compute_92]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a93 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a93] [get_bd_pins controller_0/data_in_compute_93]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a94 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a94] [get_bd_pins controller_0/data_in_compute_94]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a95 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a95] [get_bd_pins controller_0/data_in_compute_95]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a96 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a96] [get_bd_pins controller_0/data_in_compute_96]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a97 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a97] [get_bd_pins controller_0/data_in_compute_97]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a98 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a98] [get_bd_pins controller_0/data_in_compute_98]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a99 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a99] [get_bd_pins controller_0/data_in_compute_99]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a100 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a100] [get_bd_pins controller_0/data_in_compute_100]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a101 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a101] [get_bd_pins controller_0/data_in_compute_101]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a102 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a102] [get_bd_pins controller_0/data_in_compute_102]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a103 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a103] [get_bd_pins controller_0/data_in_compute_103]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a104 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a104] [get_bd_pins controller_0/data_in_compute_104]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a105 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a105] [get_bd_pins controller_0/data_in_compute_105]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a106 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a106] [get_bd_pins controller_0/data_in_compute_106]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a107 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a107] [get_bd_pins controller_0/data_in_compute_107]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a108 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a108] [get_bd_pins controller_0/data_in_compute_108]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a109 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a109] [get_bd_pins controller_0/data_in_compute_109]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a110 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a110] [get_bd_pins controller_0/data_in_compute_110]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a111 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a111] [get_bd_pins controller_0/data_in_compute_111]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a112 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a112] [get_bd_pins controller_0/data_in_compute_112]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a113 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a113] [get_bd_pins controller_0/data_in_compute_113]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a114 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a114] [get_bd_pins controller_0/data_in_compute_114]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a115 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a115] [get_bd_pins controller_0/data_in_compute_115]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a116 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a116] [get_bd_pins controller_0/data_in_compute_116]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a117 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a117] [get_bd_pins controller_0/data_in_compute_117]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a118 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a118] [get_bd_pins controller_0/data_in_compute_118]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a119 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a119] [get_bd_pins controller_0/data_in_compute_119]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a120 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a120] [get_bd_pins controller_0/data_in_compute_120]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a121 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a121] [get_bd_pins controller_0/data_in_compute_121]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a122 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a122] [get_bd_pins controller_0/data_in_compute_122]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a123 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a123] [get_bd_pins controller_0/data_in_compute_123]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a124 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a124] [get_bd_pins controller_0/data_in_compute_124]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a125 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a125] [get_bd_pins controller_0/data_in_compute_125]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a126 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a126] [get_bd_pins controller_0/data_in_compute_126]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_jpeg_out_a127 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a127] [get_bd_pins controller_0/data_in_compute_127]
  connect_bd_net -net REV2_JPEG_IP_DESIGN_0_valid [get_bd_pins ARM_FPGA_Control_Bus_0/compute_valid] [get_bd_pins REV2_JPEG_IP_DESIGN_0/valid]
  connect_bd_net -net bram_0_dout [get_bd_pins DARC_Mux_0/bram_data_out] [get_bd_pins bram_0/dout]
  connect_bd_net -net controller_0_bram_control_fpga_addr [get_bd_pins DARC_Mux_0/fpga_bram_addr] [get_bd_pins controller_0/bram_control_fpga_addr]
  connect_bd_net -net controller_0_bram_control_fpga_data_in [get_bd_pins DARC_Mux_0/fpga_bram_data_in] [get_bd_pins controller_0/bram_control_fpga_data_in]
  connect_bd_net -net controller_0_bram_control_fpga_we [get_bd_pins DARC_Mux_0/fpga_bram_we] [get_bd_pins controller_0/bram_control_fpga_we]
  connect_bd_net -net controller_0_data_mat_in [get_bd_pins ARM_FPGA_Control_Bus_0/data] [get_bd_pins controller_0/data_mat_in]
  connect_bd_net -net controller_0_data_out_compute_00 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a00] [get_bd_pins controller_0/data_out_compute_00]
  connect_bd_net -net controller_0_data_out_compute_01 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a01] [get_bd_pins controller_0/data_out_compute_01]
  connect_bd_net -net controller_0_data_out_compute_02 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a02] [get_bd_pins controller_0/data_out_compute_02]
  connect_bd_net -net controller_0_data_out_compute_03 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a03] [get_bd_pins controller_0/data_out_compute_03]
  connect_bd_net -net controller_0_data_out_compute_04 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a04] [get_bd_pins controller_0/data_out_compute_04]
  connect_bd_net -net controller_0_data_out_compute_05 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a05] [get_bd_pins controller_0/data_out_compute_05]
  connect_bd_net -net controller_0_data_out_compute_06 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a06] [get_bd_pins controller_0/data_out_compute_06]
  connect_bd_net -net controller_0_data_out_compute_07 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a07] [get_bd_pins controller_0/data_out_compute_07]
  connect_bd_net -net controller_0_data_out_compute_08 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a08] [get_bd_pins controller_0/data_out_compute_08]
  connect_bd_net -net controller_0_data_out_compute_09 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a09] [get_bd_pins controller_0/data_out_compute_09]
  connect_bd_net -net controller_0_data_out_compute_10 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a10] [get_bd_pins controller_0/data_out_compute_10]
  connect_bd_net -net controller_0_data_out_compute_11 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a11] [get_bd_pins controller_0/data_out_compute_11]
  connect_bd_net -net controller_0_data_out_compute_12 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a12] [get_bd_pins controller_0/data_out_compute_12]
  connect_bd_net -net controller_0_data_out_compute_13 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a13] [get_bd_pins controller_0/data_out_compute_13]
  connect_bd_net -net controller_0_data_out_compute_14 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a14] [get_bd_pins controller_0/data_out_compute_14]
  connect_bd_net -net controller_0_data_out_compute_15 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a15] [get_bd_pins controller_0/data_out_compute_15]
  connect_bd_net -net controller_0_data_out_compute_16 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a16] [get_bd_pins controller_0/data_out_compute_16]
  connect_bd_net -net controller_0_data_out_compute_17 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a17] [get_bd_pins controller_0/data_out_compute_17]
  connect_bd_net -net controller_0_data_out_compute_18 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a18] [get_bd_pins controller_0/data_out_compute_18]
  connect_bd_net -net controller_0_data_out_compute_19 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a19] [get_bd_pins controller_0/data_out_compute_19]
  connect_bd_net -net controller_0_data_out_compute_20 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a20] [get_bd_pins controller_0/data_out_compute_20]
  connect_bd_net -net controller_0_data_out_compute_21 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a21] [get_bd_pins controller_0/data_out_compute_21]
  connect_bd_net -net controller_0_data_out_compute_22 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a22] [get_bd_pins controller_0/data_out_compute_22]
  connect_bd_net -net controller_0_data_out_compute_23 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a23] [get_bd_pins controller_0/data_out_compute_23]
  connect_bd_net -net controller_0_data_out_compute_24 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a24] [get_bd_pins controller_0/data_out_compute_24]
  connect_bd_net -net controller_0_data_out_compute_25 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a25] [get_bd_pins controller_0/data_out_compute_25]
  connect_bd_net -net controller_0_data_out_compute_26 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a26] [get_bd_pins controller_0/data_out_compute_26]
  connect_bd_net -net controller_0_data_out_compute_27 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a27] [get_bd_pins controller_0/data_out_compute_27]
  connect_bd_net -net controller_0_data_out_compute_28 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a28] [get_bd_pins controller_0/data_out_compute_28]
  connect_bd_net -net controller_0_data_out_compute_29 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a29] [get_bd_pins controller_0/data_out_compute_29]
  connect_bd_net -net controller_0_data_out_compute_30 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a30] [get_bd_pins controller_0/data_out_compute_30]
  connect_bd_net -net controller_0_data_out_compute_31 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a31] [get_bd_pins controller_0/data_out_compute_31]
  connect_bd_net -net controller_0_data_out_compute_32 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a32] [get_bd_pins controller_0/data_out_compute_32]
  connect_bd_net -net controller_0_data_out_compute_33 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a33] [get_bd_pins controller_0/data_out_compute_33]
  connect_bd_net -net controller_0_data_out_compute_34 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a34] [get_bd_pins controller_0/data_out_compute_34]
  connect_bd_net -net controller_0_data_out_compute_35 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a35] [get_bd_pins controller_0/data_out_compute_35]
  connect_bd_net -net controller_0_data_out_compute_36 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a36] [get_bd_pins controller_0/data_out_compute_36]
  connect_bd_net -net controller_0_data_out_compute_37 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a37] [get_bd_pins controller_0/data_out_compute_37]
  connect_bd_net -net controller_0_data_out_compute_38 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a38] [get_bd_pins controller_0/data_out_compute_38]
  connect_bd_net -net controller_0_data_out_compute_39 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a39] [get_bd_pins controller_0/data_out_compute_39]
  connect_bd_net -net controller_0_data_out_compute_40 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a40] [get_bd_pins controller_0/data_out_compute_40]
  connect_bd_net -net controller_0_data_out_compute_41 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a41] [get_bd_pins controller_0/data_out_compute_41]
  connect_bd_net -net controller_0_data_out_compute_42 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a42] [get_bd_pins controller_0/data_out_compute_42]
  connect_bd_net -net controller_0_data_out_compute_43 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a43] [get_bd_pins controller_0/data_out_compute_43]
  connect_bd_net -net controller_0_data_out_compute_44 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a44] [get_bd_pins controller_0/data_out_compute_44]
  connect_bd_net -net controller_0_data_out_compute_45 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a45] [get_bd_pins controller_0/data_out_compute_45]
  connect_bd_net -net controller_0_data_out_compute_46 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a46] [get_bd_pins controller_0/data_out_compute_46]
  connect_bd_net -net controller_0_data_out_compute_47 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a47] [get_bd_pins controller_0/data_out_compute_47]
  connect_bd_net -net controller_0_data_out_compute_48 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a48] [get_bd_pins controller_0/data_out_compute_48]
  connect_bd_net -net controller_0_data_out_compute_49 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a49] [get_bd_pins controller_0/data_out_compute_49]
  connect_bd_net -net controller_0_data_out_compute_50 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a50] [get_bd_pins controller_0/data_out_compute_50]
  connect_bd_net -net controller_0_data_out_compute_51 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a51] [get_bd_pins controller_0/data_out_compute_51]
  connect_bd_net -net controller_0_data_out_compute_52 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a52] [get_bd_pins controller_0/data_out_compute_52]
  connect_bd_net -net controller_0_data_out_compute_53 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a53] [get_bd_pins controller_0/data_out_compute_53]
  connect_bd_net -net controller_0_data_out_compute_54 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a54] [get_bd_pins controller_0/data_out_compute_54]
  connect_bd_net -net controller_0_data_out_compute_55 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a55] [get_bd_pins controller_0/data_out_compute_55]
  connect_bd_net -net controller_0_data_out_compute_56 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a56] [get_bd_pins controller_0/data_out_compute_56]
  connect_bd_net -net controller_0_data_out_compute_57 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a57] [get_bd_pins controller_0/data_out_compute_57]
  connect_bd_net -net controller_0_data_out_compute_58 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a58] [get_bd_pins controller_0/data_out_compute_58]
  connect_bd_net -net controller_0_data_out_compute_59 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a59] [get_bd_pins controller_0/data_out_compute_59]
  connect_bd_net -net controller_0_data_out_compute_60 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a60] [get_bd_pins controller_0/data_out_compute_60]
  connect_bd_net -net controller_0_data_out_compute_61 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a61] [get_bd_pins controller_0/data_out_compute_61]
  connect_bd_net -net controller_0_data_out_compute_62 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a62] [get_bd_pins controller_0/data_out_compute_62]
  connect_bd_net -net controller_0_data_out_compute_63 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a63] [get_bd_pins controller_0/data_out_compute_63]
  connect_bd_net -net controller_0_data_out_compute_64 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a64] [get_bd_pins controller_0/data_out_compute_64]
  connect_bd_net -net controller_0_data_out_compute_65 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a65] [get_bd_pins controller_0/data_out_compute_65]
  connect_bd_net -net controller_0_data_out_compute_66 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a66] [get_bd_pins controller_0/data_out_compute_66]
  connect_bd_net -net controller_0_data_out_compute_67 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a67] [get_bd_pins controller_0/data_out_compute_67]
  connect_bd_net -net controller_0_data_out_compute_68 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a68] [get_bd_pins controller_0/data_out_compute_68]
  connect_bd_net -net controller_0_data_out_compute_69 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a69] [get_bd_pins controller_0/data_out_compute_69]
  connect_bd_net -net controller_0_data_out_compute_70 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a70] [get_bd_pins controller_0/data_out_compute_70]
  connect_bd_net -net controller_0_data_out_compute_71 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a71] [get_bd_pins controller_0/data_out_compute_71]
  connect_bd_net -net controller_0_data_out_compute_72 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a72] [get_bd_pins controller_0/data_out_compute_72]
  connect_bd_net -net controller_0_data_out_compute_73 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a73] [get_bd_pins controller_0/data_out_compute_73]
  connect_bd_net -net controller_0_data_out_compute_74 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a74] [get_bd_pins controller_0/data_out_compute_74]
  connect_bd_net -net controller_0_data_out_compute_75 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a75] [get_bd_pins controller_0/data_out_compute_75]
  connect_bd_net -net controller_0_data_out_compute_76 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a76] [get_bd_pins controller_0/data_out_compute_76]
  connect_bd_net -net controller_0_data_out_compute_77 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a77] [get_bd_pins controller_0/data_out_compute_77]
  connect_bd_net -net controller_0_data_out_compute_78 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a78] [get_bd_pins controller_0/data_out_compute_78]
  connect_bd_net -net controller_0_data_out_compute_79 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a79] [get_bd_pins controller_0/data_out_compute_79]
  connect_bd_net -net controller_0_data_out_compute_80 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a80] [get_bd_pins controller_0/data_out_compute_80]
  connect_bd_net -net controller_0_data_out_compute_81 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a81] [get_bd_pins controller_0/data_out_compute_81]
  connect_bd_net -net controller_0_data_out_compute_82 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a82] [get_bd_pins controller_0/data_out_compute_82]
  connect_bd_net -net controller_0_data_out_compute_83 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a83] [get_bd_pins controller_0/data_out_compute_83]
  connect_bd_net -net controller_0_data_out_compute_84 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a84] [get_bd_pins controller_0/data_out_compute_84]
  connect_bd_net -net controller_0_data_out_compute_85 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a85] [get_bd_pins controller_0/data_out_compute_85]
  connect_bd_net -net controller_0_data_out_compute_86 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a86] [get_bd_pins controller_0/data_out_compute_86]
  connect_bd_net -net controller_0_data_out_compute_87 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a87] [get_bd_pins controller_0/data_out_compute_87]
  connect_bd_net -net controller_0_data_out_compute_88 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a88] [get_bd_pins controller_0/data_out_compute_88]
  connect_bd_net -net controller_0_data_out_compute_89 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a89] [get_bd_pins controller_0/data_out_compute_89]
  connect_bd_net -net controller_0_data_out_compute_90 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a90] [get_bd_pins controller_0/data_out_compute_90]
  connect_bd_net -net controller_0_data_out_compute_91 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a91] [get_bd_pins controller_0/data_out_compute_91]
  connect_bd_net -net controller_0_data_out_compute_92 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a92] [get_bd_pins controller_0/data_out_compute_92]
  connect_bd_net -net controller_0_data_out_compute_93 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a93] [get_bd_pins controller_0/data_out_compute_93]
  connect_bd_net -net controller_0_data_out_compute_94 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a94] [get_bd_pins controller_0/data_out_compute_94]
  connect_bd_net -net controller_0_data_out_compute_95 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a95] [get_bd_pins controller_0/data_out_compute_95]
  connect_bd_net -net controller_0_data_out_compute_96 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a96] [get_bd_pins controller_0/data_out_compute_96]
  connect_bd_net -net controller_0_data_out_compute_97 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a97] [get_bd_pins controller_0/data_out_compute_97]
  connect_bd_net -net controller_0_data_out_compute_98 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a98] [get_bd_pins controller_0/data_out_compute_98]
  connect_bd_net -net controller_0_data_out_compute_99 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a99] [get_bd_pins controller_0/data_out_compute_99]
  connect_bd_net -net controller_0_data_out_compute_100 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a100] [get_bd_pins controller_0/data_out_compute_100]
  connect_bd_net -net controller_0_data_out_compute_101 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a101] [get_bd_pins controller_0/data_out_compute_101]
  connect_bd_net -net controller_0_data_out_compute_102 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a102] [get_bd_pins controller_0/data_out_compute_102]
  connect_bd_net -net controller_0_data_out_compute_103 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a103] [get_bd_pins controller_0/data_out_compute_103]
  connect_bd_net -net controller_0_data_out_compute_104 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a104] [get_bd_pins controller_0/data_out_compute_104]
  connect_bd_net -net controller_0_data_out_compute_105 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a105] [get_bd_pins controller_0/data_out_compute_105]
  connect_bd_net -net controller_0_data_out_compute_106 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a106] [get_bd_pins controller_0/data_out_compute_106]
  connect_bd_net -net controller_0_data_out_compute_107 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a107] [get_bd_pins controller_0/data_out_compute_107]
  connect_bd_net -net controller_0_data_out_compute_108 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a108] [get_bd_pins controller_0/data_out_compute_108]
  connect_bd_net -net controller_0_data_out_compute_109 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a109] [get_bd_pins controller_0/data_out_compute_109]
  connect_bd_net -net controller_0_data_out_compute_110 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a110] [get_bd_pins controller_0/data_out_compute_110]
  connect_bd_net -net controller_0_data_out_compute_111 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a111] [get_bd_pins controller_0/data_out_compute_111]
  connect_bd_net -net controller_0_data_out_compute_112 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a112] [get_bd_pins controller_0/data_out_compute_112]
  connect_bd_net -net controller_0_data_out_compute_113 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a113] [get_bd_pins controller_0/data_out_compute_113]
  connect_bd_net -net controller_0_data_out_compute_114 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a114] [get_bd_pins controller_0/data_out_compute_114]
  connect_bd_net -net controller_0_data_out_compute_115 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a115] [get_bd_pins controller_0/data_out_compute_115]
  connect_bd_net -net controller_0_data_out_compute_116 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a116] [get_bd_pins controller_0/data_out_compute_116]
  connect_bd_net -net controller_0_data_out_compute_117 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a117] [get_bd_pins controller_0/data_out_compute_117]
  connect_bd_net -net controller_0_data_out_compute_118 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a118] [get_bd_pins controller_0/data_out_compute_118]
  connect_bd_net -net controller_0_data_out_compute_119 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a119] [get_bd_pins controller_0/data_out_compute_119]
  connect_bd_net -net controller_0_data_out_compute_120 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a120] [get_bd_pins controller_0/data_out_compute_120]
  connect_bd_net -net controller_0_data_out_compute_121 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a121] [get_bd_pins controller_0/data_out_compute_121]
  connect_bd_net -net controller_0_data_out_compute_122 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a122] [get_bd_pins controller_0/data_out_compute_122]
  connect_bd_net -net controller_0_data_out_compute_123 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a123] [get_bd_pins controller_0/data_out_compute_123]
  connect_bd_net -net controller_0_data_out_compute_124 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a124] [get_bd_pins controller_0/data_out_compute_124]
  connect_bd_net -net controller_0_data_out_compute_125 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a125] [get_bd_pins controller_0/data_out_compute_125]
  connect_bd_net -net controller_0_data_out_compute_126 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a126] [get_bd_pins controller_0/data_out_compute_126]
  connect_bd_net -net controller_0_data_out_compute_127 [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a127] [get_bd_pins controller_0/data_out_compute_127]
  connect_bd_net -net controller_0_fpga_done_read [get_bd_pins ARM_FPGA_Control_Bus_0/fpga_done_read] [get_bd_pins controller_0/fpga_done_read]
  connect_bd_net -net controller_0_fpga_done_write [get_bd_pins ARM_FPGA_Control_Bus_0/fpga_done_write] [get_bd_pins controller_0/fpga_done_write]
  connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins ARM_FPGA_Control_Bus_0/s00_axi_aclk] [get_bd_pins DARC_BRAM2_0/s00_axi_aclk] [get_bd_pins DARC_Mux_0/clk] [get_bd_pins REV2_JPEG_IP_DESIGN_0/s00_axi_aclk] [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins bram_0/clk] [get_bd_pins controller_0/sys_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
  connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_100M/ext_reset_in]
  connect_bd_net -net rst_ps7_0_100M_interconnect_aresetn [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
  connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins ARM_FPGA_Control_Bus_0/s00_axi_aresetn] [get_bd_pins DARC_BRAM2_0/s00_axi_aresetn] [get_bd_pins REV2_JPEG_IP_DESIGN_0/s00_axi_aresetn] [get_bd_pins axi_timer_0/s_axi_aresetn] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]

  # Create address segments
  create_bd_addr_seg -range 0x00010000 -offset 0x43C10000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ARM_FPGA_Control_Bus_0/S00_AXI/S00_AXI_reg] SEG_ARM_FPGA_Control_Bus_0_S00_AXI_reg
  create_bd_addr_seg -range 0x00010000 -offset 0x43C00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs DARC_BRAM2_0/S00_AXI/S00_AXI_reg] SEG_DARC_BRAM2_0_S00_AXI_reg
  create_bd_addr_seg -range 0x00010000 -offset 0x43C20000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs REV2_JPEG_IP_DESIGN_0/S00_AXI/S00_AXI_reg] SEG_REV2_JPEG_IP_DESIGN_0_S00_AXI_reg
  create_bd_addr_seg -range 0x00010000 -offset 0x42800000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_timer_0/S_AXI/Reg] SEG_axi_timer_0_Reg

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   guistr: "# # String gsaved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y -150 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y -130 -defaultsOSRD
preplace inst REV2_JPEG_IP_DESIGN_0 -pg 1 -lvl 9 -y 1510 -defaultsOSRD
preplace inst bram_0 -pg 1 -lvl 8 -y -910 -defaultsOSRD
preplace inst ARM_FPGA_Control_Bus_0 -pg 1 -lvl 1 -y -480 -defaultsOSRD
preplace inst DARC_BRAM2_0 -pg 1 -lvl 4 -y -960 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 6 -y -870 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 5 -y -950 -defaultsOSRD
preplace inst controller_0 -pg 1 -lvl 2 -y 1510 -defaultsOSRD
preplace inst DARC_Mux_0 -pg 1 -lvl 7 -y -910 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 3 -y -1020 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y -1240 -defaultsOSRD
preplace netloc controller_0_data_out_compute_89 1 2 7 NJ 2080 N 2080 N 2080 N 2080 N 2080 N 2080 9420
preplace netloc controller_0_data_out_compute_126 1 2 7 NJ 2820 N 2820 N 2820 N 2820 N 2820 N 2820 9770
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a00 1 1 9 340J -1150 NJ -1150 NJ -1150 N -1150 N -1150 N -1150 N -1150 7960 -1120 10930
preplace netloc controller_0_data_out_compute_127 1 2 7 NJ 2840 N 2840 N 2840 N 2840 N 2840 N 2840 9780
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a01 1 1 9 370J -1130 NJ -1130 NJ -1130 N -1130 N -1130 N -1130 N -1130 7920 -1110 10920
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 3 2720 -770 N -770 5590J
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a02 1 1 9 320J -1140 NJ -1140 NJ -1140 N -1140 N -1140 N -1140 N -1140 7950 -1100 10910
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a03 1 1 9 350J -850 1520J -1160 NJ -1160 N -1160 N -1160 N -1160 N -1160 8850 -1090 10900
preplace netloc ARM_FPGA_Control_Bus_0_sel_mux_channel 1 1 6 N -530 N -530 NJ -530 NJ -530 NJ -530 6140J
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a04 1 1 9 420J -660 NJ -660 NJ -660 N -660 N -660 N -660 N -660 7990 -1080 10890
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_03_msb 1 0 10 -1400 -950 NJ -950 1450J -1310 NJ -1310 NJ -1310 NJ -1310 NJ -1310 NJ -1310 7940J -1270 11850
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a05 1 1 9 180J -1170 NJ -1170 NJ -1170 N -1170 N -1170 N -1170 N -1170 8830 -1050 10870
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a06 1 1 9 160J -1190 NJ -1190 NJ -1190 N -1190 N -1190 N -1190 N -1190 N -1190 11000
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 2 N -1160 1500
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a07 1 1 9 130J -1200 NJ -1200 NJ -1200 N -1200 N -1200 N -1200 N -1200 8820 -1010 10840
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a08 1 1 9 80J -1230 1490J -1220 NJ -1220 N -1220 N -1220 N -1220 N -1220 7940 -1030 10880
preplace netloc controller_0_data_out_compute_90 1 2 7 NJ 2100 N 2100 N 2100 N 2100 N 2100 N 2100 9430
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a09 1 1 9 50J -1240 1500J -1230 NJ -1230 N -1230 N -1230 N -1230 N -1230 8010 -1040 10950
preplace netloc controller_0_data_out_compute_91 1 2 7 NJ 2120 N 2120 N 2120 N 2120 N 2120 N 2120 9440
preplace netloc controller_0_data_out_compute_92 1 2 7 NJ 2140 N 2140 N 2140 N 2140 N 2140 N 2140 9450
preplace netloc controller_0_data_out_compute_93 1 2 7 NJ 2160 N 2160 N 2160 N 2160 N 2160 N 2160 9460
preplace netloc controller_0_data_out_compute_94 1 2 7 NJ 2180 N 2180 N 2180 N 2180 N 2180 N 2180 9470
preplace netloc REV2_JPEG_IP_DESIGN_0_valid 1 0 10 -1210 -930 -180J -640 NJ -640 NJ -640 N -640 N -640 N -640 N -640 N -640 11490
preplace netloc controller_0_data_out_compute_95 1 2 7 NJ 2200 N 2200 N 2200 N 2200 N 2200 N 2200 9480
preplace netloc controller_0_data_out_compute_96 1 2 7 NJ 2220 N 2220 N 2220 N 2220 N 2220 N 2220 9490
preplace netloc DARC_Mux_0_fpga_bram_data_out 1 1 7 580J -630 NJ -630 NJ -630 NJ -630 NJ -630 NJ -630 6970J
preplace netloc controller_0_data_out_compute_97 1 2 7 NJ 2240 N 2240 N 2240 N 2240 N 2240 N 2240 9500
preplace netloc DARC_Mux_0_bram_data_in 1 7 1 7010
preplace netloc controller_0_data_out_compute_98 1 2 7 NJ 2260 N 2260 N 2260 N 2260 N 2260 N 2260 9510
preplace netloc controller_0_data_out_compute_99 1 2 7 NJ 2280 N 2280 N 2280 N 2280 N 2280 N 2280 9520
preplace netloc controller_0_data_out_compute_20 1 2 7 NJ 700 N 700 N 700 N 700 N 700 N 700 8560
preplace netloc controller_0_data_out_compute_21 1 2 7 NJ 720 N 720 N 720 N 720 N 720 N 720 8570
preplace netloc controller_0_data_out_compute_22 1 2 7 NJ 740 N 740 N 740 N 740 N 740 N 740 8580
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a30 1 1 9 220J -360 NJ -360 NJ -360 N -360 N -360 N -360 N -360 N -360 10670
preplace netloc controller_0_data_out_compute_23 1 2 7 NJ 760 N 760 N 760 N 760 N 760 N 760 8590
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a31 1 1 9 280J -340 NJ -340 NJ -340 N -340 N -340 N -340 N -340 N -340 10620
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_11_lsb 1 0 10 -1290 -970 -190J -510 NJ -510 NJ -510 NJ -510 NJ -510 NJ -510 NJ -510 NJ -510 11480
preplace netloc controller_0_data_out_compute_24 1 2 7 NJ 780 N 780 N 780 N 780 N 780 N 780 8600
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a32 1 1 9 530J -200 NJ -200 NJ -200 N -200 N -200 N -200 N -200 8220 -300 10580
preplace netloc controller_0_data_out_compute_25 1 2 7 NJ 800 N 800 N 800 N 800 N 800 N 800 8610
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a33 1 1 9 310J -310 NJ -310 NJ -310 N -310 N -310 N -310 N -310 N -310 10610
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 3 2 2720J -1040 4180J
preplace netloc controller_0_data_out_compute_26 1 2 7 NJ 820 N 820 N 820 N 820 N 820 N 820 8620
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a34 1 1 9 470J -190 1430J 580 NJ 580 N 580 N 580 N 580 N 580 8420 -160 10510
preplace netloc controller_0_data_out_compute_27 1 2 7 NJ 840 N 840 N 840 N 840 N 840 N 840 8640
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a35 1 1 9 480J -180 NJ -180 NJ -180 N -180 N -180 N -180 N -180 8210 -320 10690
preplace netloc bram_0_dout 1 6 3 6200 -540 N -540 7920J
preplace netloc controller_0_data_out_compute_28 1 2 7 NJ 860 N 860 N 860 N 860 N 860 N 860 8650
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a36 1 1 9 540J -160 NJ -160 NJ -160 N -160 N -160 N -160 N -160 8240 -330 10710
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_15_lsb 1 0 10 -1290 130 NJ 130 NJ 130 NJ 130 NJ 130 NJ 130 NJ 130 NJ 130 8410J -460 11310
preplace netloc controller_0_data_out_compute_29 1 2 7 NJ 880 N 880 N 880 N 880 N 880 N 880 8670
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a37 1 1 9 630J -70 NJ -70 NJ -70 N -70 N -70 N -70 N -70 8350 -270 10600
preplace netloc processing_system7_0_FIXED_IO 1 1 9 -270 -750 NJ -750 NJ -750 NJ -750 NJ -750 NJ -750 NJ -750 7970J -1150 11920J
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a38 1 1 9 450J -170 NJ -170 NJ -170 N -170 N -170 N -170 N -170 8290 -180 10520
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a120 1 1 9 440J 3670 NJ 3670 NJ 3670 N 3670 N 3670 N 3670 N 3670 N 3670 11080
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a39 1 1 9 460J -150 NJ -150 NJ -150 N -150 N -150 N -150 N -150 8320 -190 10540
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a121 1 1 9 450J 3680 NJ 3680 NJ 3680 N 3680 N 3680 N 3680 N 3680 N 3680 11070
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a122 1 1 9 460J 3690 NJ 3690 NJ 3690 N 3690 N 3690 N 3690 N 3690 N 3690 11060
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a123 1 1 9 470J 3700 NJ 3700 NJ 3700 N 3700 N 3700 N 3700 N 3700 N 3700 11050
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_00_msb 1 0 10 -1480 -1070 -250J -1320 NJ -1320 NJ -1320 NJ -1320 NJ -1320 NJ -1320 NJ -1320 NJ -1320 11900
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a124 1 1 9 480J 3710 NJ 3710 NJ 3710 N 3710 N 3710 N 3710 N 3710 N 3710 11040
preplace netloc DARC_BRAM2_0_arm_control_bram_we 1 4 3 4200 -760 N -760 6130
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_04_msb 1 0 10 -1410 2900 NJ 2900 NJ 2900 NJ 2900 NJ 2900 NJ 2900 NJ 2900 NJ 2900 8750J -1250 11840
preplace netloc ARM_FPGA_Control_Bus_0_jpeg_compute_len_out 1 1 8 -200J -1350 NJ -1350 NJ -1350 NJ -1350 NJ -1350 NJ -1350 NJ -1350 8870
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a125 1 1 9 490J 3720 NJ 3720 NJ 3720 N 3720 N 3720 N 3720 N 3720 N 3720 11030
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a126 1 1 9 640J 3400 NJ 3400 NJ 3400 N 3400 N 3400 N 3400 N 3400 N 3400 10490
preplace netloc controller_0_data_out_compute_30 1 2 7 NJ 900 N 900 N 900 N 900 N 900 N 900 8680
preplace netloc controller_0_data_out_compute_100 1 2 7 NJ 2300 N 2300 N 2300 N 2300 N 2300 N 2300 9530
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a20 1 1 9 330J -430 NJ -430 NJ -430 N -430 N -430 N -430 N -430 N -430 10590
preplace netloc ARM_FPGA_Control_Bus_0_fpga_start_write 1 1 1 -260
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a127 1 1 9 650J 3410 NJ 3410 NJ 3410 N 3410 N 3410 N 3410 N 3410 N 3410 10480
preplace netloc controller_0_data_out_compute_31 1 2 7 NJ 920 N 920 N 920 N 920 N 920 N 920 8690
preplace netloc controller_0_data_out_compute_101 1 2 7 NJ 2320 N 2320 N 2320 N 2320 N 2320 N 2320 9540
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a21 1 1 9 390J -400 NJ -400 NJ -400 N -400 N -400 N -400 N -400 N -400 10550
preplace netloc controller_0_data_out_compute_32 1 2 7 NJ 940 N 940 N 940 N 940 N 940 N 940 8700
preplace netloc controller_0_data_out_compute_102 1 2 7 NJ 2340 N 2340 N 2340 N 2340 N 2340 N 2340 9550
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a22 1 1 9 610J -250 NJ -250 NJ -250 N -250 N -250 N -250 N -250 N -250 10500
preplace netloc controller_0_data_out_compute_33 1 2 7 NJ 960 N 960 N 960 N 960 N 960 N 960 8710
preplace netloc controller_0_data_out_compute_103 1 2 7 NJ 2360 N 2360 N 2360 N 2360 N 2360 N 2360 9560
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a23 1 1 9 620J -240 NJ -240 NJ -240 N -240 N -240 N -240 N -240 N -240 10490
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_10_msb 1 0 10 -1360 3020 NJ 3020 NJ 3020 NJ 3020 NJ 3020 NJ 3020 NJ 3020 NJ 3020 9180J -170 11020
preplace netloc controller_0_data_out_compute_34 1 2 7 NJ 980 N 980 N 980 N 980 N 980 N 980 8720
preplace netloc controller_0_data_out_compute_104 1 2 7 NJ 2380 N 2380 N 2380 N 2380 N 2380 N 2380 9570
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a24 1 1 9 640J -210 NJ -210 NJ -210 N -210 N -210 N -210 N -210 N -210 10480
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 0 9 -1440 -990 -150 -1210 N -1210 2710 -1210 4220 -1210 5620 -1210 N -1210 N -1210 8790
preplace netloc controller_0_data_out_compute_35 1 2 7 NJ 1000 N 1000 N 1000 N 1000 N 1000 N 1000 8740
preplace netloc controller_0_data_out_compute_105 1 2 7 NJ 2400 N 2400 N 2400 N 2400 N 2400 N 2400 9580
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a25 1 1 9 210J -410 NJ -410 NJ -410 N -410 N -410 N -410 N -410 N -410 10680
preplace netloc controller_0_bram_control_fpga_addr 1 2 5 N 200 NJ 200 NJ 200 NJ 200 6180J
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_05_msb 1 0 10 -1400 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 NJ 2920 8770J -1230 11830
preplace netloc controller_0_data_out_compute_36 1 2 7 NJ 1020 N 1020 N 1020 N 1020 N 1020 N 1020 8760
preplace netloc controller_0_data_out_compute_106 1 2 7 NJ 2420 N 2420 N 2420 N 2420 N 2420 N 2420 9590
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a26 1 1 9 250J -390 NJ -390 NJ -390 N -390 N -390 N -390 N -390 N -390 10650
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_12_msb 1 0 10 -1340 3060 NJ 3060 NJ 3060 NJ 3060 NJ 3060 NJ 3060 NJ 3060 NJ 3060 9080J -500 11680
preplace netloc controller_0_data_out_compute_37 1 2 7 NJ 1040 N 1040 N 1040 N 1040 N 1040 N 1040 8780
preplace netloc controller_0_data_out_compute_107 1 2 7 NJ 2440 N 2440 N 2440 N 2440 N 2440 N 2440 9600
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a27 1 1 9 260J -380 NJ -380 NJ -380 N -380 N -380 N -380 N -380 N -380 10640
preplace netloc controller_0_data_out_compute_38 1 2 7 NJ 1060 N 1060 N 1060 N 1060 N 1060 N 1060 8800
preplace netloc controller_0_data_out_compute_108 1 2 7 NJ 2460 N 2460 N 2460 N 2460 N 2460 N 2460 9610
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a28 1 1 9 270J -370 NJ -370 NJ -370 N -370 N -370 N -370 N -370 N -370 10630
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_13_msb 1 0 10 -1330 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 9110J -470 11670
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a110 1 1 9 380J 3610 NJ 3610 NJ 3610 N 3610 N 3610 N 3610 N 3610 N 3610 11140
preplace netloc controller_0_data_out_compute_39 1 2 7 NJ 1080 N 1080 N 1080 N 1080 N 1080 N 1080 8830
preplace netloc controller_0_data_out_compute_109 1 2 7 NJ 2480 N 2480 N 2480 N 2480 N 2480 N 2480 9620
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a29 1 1 9 110J -440 NJ -440 NJ -440 N -440 N -440 N -440 N -440 N -440 10720
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_06_msb 1 0 10 -1390 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 NJ 2940 8810J -1210 11820
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a111 1 1 9 390J 3620 NJ 3620 NJ 3620 N 3620 N 3620 N 3620 N 3620 N 3620 11130
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a112 1 1 9 400J 3630 NJ 3630 NJ 3630 N 3630 N 3630 N 3630 N 3630 N 3630 11120
preplace netloc DARC_Mux_0_bram_addr 1 7 1 7020
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a113 1 1 9 410J 3640 NJ 3640 NJ 3640 N 3640 N 3640 N 3640 N 3640 N 3640 11110
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a90 1 1 9 190J 3510 NJ 3510 NJ 3510 N 3510 N 3510 N 3510 N 3510 N 3510 11380
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_07_msb 1 0 10 -1380 2960 NJ 2960 NJ 2960 NJ 2960 NJ 2960 NJ 2960 NJ 2960 NJ 2960 8840J -1200 11810
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a114 1 1 9 420J 3650 NJ 3650 NJ 3650 N 3650 N 3650 N 3650 N 3650 N 3650 11100
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a91 1 1 9 200J 3520 NJ 3520 NJ 3520 N 3520 N 3520 N 3520 N 3520 N 3520 11370
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a115 1 1 9 540J 3360 NJ 3360 NJ 3360 N 3360 N 3360 N 3360 N 3360 N 3360 10590
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a92 1 1 9 210J 3530 NJ 3530 NJ 3530 N 3530 N 3530 N 3530 N 3530 N 3530 11360
preplace netloc controller_0_bram_control_fpga_we 1 2 5 N 180 N 180 N 180 N 180 6170
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a116 1 1 9 550J 3370 NJ 3370 NJ 3370 N 3370 N 3370 N 3370 N 3370 N 3370 10580
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a93 1 1 9 220J 3540 NJ 3540 NJ 3540 N 3540 N 3540 N 3540 N 3540 N 3540 11350
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a117 1 1 9 560J 3380 NJ 3380 NJ 3380 N 3380 N 3380 N 3380 N 3380 N 3380 10570
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a94 1 1 9 230J 3550 NJ 3550 NJ 3550 N 3550 N 3550 N 3550 N 3550 N 3550 11340
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a118 1 1 9 570J 3390 NJ 3390 NJ 3390 N 3390 N 3390 N 3390 N 3390 N 3390 10560
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a95 1 1 9 240J 3560 NJ 3560 NJ 3560 N 3560 N 3560 N 3560 N 3560 N 3560 11330
preplace netloc controller_0_data_out_compute_40 1 2 7 NJ 1100 N 1100 N 1100 N 1100 N 1100 N 1100 8850
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_04_lsb 1 0 10 -1250 -960 NJ -960 1440J 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 8660J -1260 11750
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a119 1 1 9 430J 3660 NJ 3660 NJ 3660 N 3660 N 3660 N 3660 N 3660 N 3660 11090
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a96 1 1 9 250J 3570 NJ 3570 NJ 3570 N 3570 N 3570 N 3570 N 3570 N 3570 11320
preplace netloc controller_0_data_out_compute_41 1 2 7 NJ 1120 N 1120 N 1120 N 1120 N 1120 N 1120 8860
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a97 1 1 9 500J 3320 NJ 3320 NJ 3320 N 3320 N 3320 N 3320 N 3320 N 3320 10630
preplace netloc controller_0_data_out_compute_42 1 2 7 NJ 1140 N 1140 N 1140 N 1140 N 1140 N 1140 8880
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a50 1 1 9 570J 40 NJ 40 NJ 40 N 40 N 40 N 40 N 40 8390 -290 10750
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a98 1 1 9 510J 3330 NJ 3330 NJ 3330 N 3330 N 3330 N 3330 N 3330 N 3330 10620
preplace netloc controller_0_data_out_compute_43 1 2 7 NJ 1160 N 1160 N 1160 N 1160 N 1160 N 1160 8890
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a51 1 1 9 560J 30 1510J -280 NJ -280 N -280 N -280 N -280 N -280 N -280 10740
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_08_msb 1 0 10 -1210 30 -90J -550 NJ -550 NJ -550 NJ -550 NJ -550 NJ -550 NJ -550 NJ -550 11700
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a99 1 1 9 580J 3170 NJ 3170 NJ 3170 N 3170 N 3170 N 3170 N 3170 N 3170 10550
preplace netloc controller_0_data_out_compute_44 1 2 7 NJ 1180 N 1180 N 1180 N 1180 N 1180 N 1180 8910
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a52 1 1 9 -40J -450 NJ -450 NJ -450 N -450 N -450 N -450 N -450 N -450 10830
preplace netloc controller_0_fpga_done_write 1 0 3 -1420 90 -80J -500 1420J
preplace netloc controller_0_data_out_compute_45 1 2 7 NJ 1200 N 1200 N 1200 N 1200 N 1200 N 1200 8930
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a53 1 1 9 430J 10 NJ 10 NJ 10 N 10 N 10 N 10 N 10 8260 -630 11010
preplace netloc controller_0_data_out_compute_46 1 2 7 NJ 1220 N 1220 N 1220 N 1220 N 1220 N 1220 8940
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a54 1 1 9 440J 20 NJ 20 NJ 20 N 20 N 20 N 20 N 20 8250 -650 11240
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a100 1 1 9 590J 3180 NJ 3180 NJ 3180 N 3180 N 3180 N 3180 N 3180 N 3180 10540
preplace netloc controller_0_data_out_compute_47 1 2 7 NJ 1240 N 1240 N 1240 N 1240 N 1240 N 1240 8950
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a55 1 1 9 500J 70 NJ 70 NJ 70 N 70 N 70 N 70 N 70 8310 -660 11250
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a101 1 1 9 600J 3190 NJ 3190 NJ 3190 N 3190 N 3190 N 3190 N 3190 N 3190 10530
preplace netloc controller_0_data_out_compute_48 1 2 7 NJ 1260 N 1260 N 1260 N 1260 N 1260 N 1260 8960
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a56 1 1 9 510J 80 NJ 80 NJ 80 N 80 N 80 N 80 N 80 8300 -670 11260
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a102 1 1 9 610J 3200 NJ 3200 NJ 3200 N 3200 N 3200 N 3200 N 3200 N 3200 10520
preplace netloc controller_0_data_out_compute_49 1 2 7 NJ 1280 N 1280 N 1280 N 1280 N 1280 N 1280 8970
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a57 1 1 9 520J 90 NJ 90 NJ 90 N 90 N 90 N 90 N 90 8280 -720 11280
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a103 1 1 9 620J 3210 NJ 3210 NJ 3210 N 3210 N 3210 N 3210 N 3210 N 3210 10510
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a80 1 1 9 -30J -290 NJ -290 NJ -290 N -290 N -290 N -290 N -290 8120 -760 11570
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a58 1 1 9 200J -60 1450J 30 NJ 30 N 30 N 30 N 30 N 30 8230 -730 11300
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a104 1 1 9 630J 3220 NJ 3220 NJ 3220 N 3220 N 3220 N 3220 N 3220 N 3220 10500
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a81 1 1 9 -50J -320 NJ -320 NJ -320 N -320 N -320 N -320 N -320 8030 -1070 11710
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a59 1 1 9 120J -110 NJ -110 NJ -110 N -110 N -110 N -110 N -110 8070 -1000 11660
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_06_lsb 1 0 10 -1240 -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 8060J -1220 11730
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a105 1 1 9 520J 3340 NJ 3340 NJ 3340 N 3340 N 3340 N 3340 N 3340 N 3340 10610
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a82 1 1 9 -60J -330 NJ -330 NJ -330 N -330 N -330 N -330 N -330 8100 -750 11620
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a106 1 1 9 530J 3350 NJ 3350 NJ 3350 N 3350 N 3350 N 3350 N 3350 N 3350 10600
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a83 1 1 9 -70J -740 NJ -740 NJ -740 N -740 N -740 N -740 N -740 N -740 11610
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a107 1 1 9 350J 3580 NJ 3580 NJ 3580 N 3580 N 3580 N 3580 N 3580 N 3580 11170
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a84 1 1 9 130J 3450 NJ 3450 NJ 3450 N 3450 N 3450 N 3450 N 3450 N 3450 11440
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a108 1 1 9 360J 3590 NJ 3590 NJ 3590 N 3590 N 3590 N 3590 N 3590 N 3590 11160
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a85 1 1 9 140J 3460 NJ 3460 NJ 3460 N 3460 N 3460 N 3460 N 3460 N 3460 11430
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a109 1 1 9 370J 3600 NJ 3600 NJ 3600 N 3600 N 3600 N 3600 N 3600 N 3600 11150
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a86 1 1 9 150J 3470 NJ 3470 NJ 3470 N 3470 N 3470 N 3470 N 3470 N 3470 11420
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a87 1 1 9 160J 3480 NJ 3480 NJ 3480 N 3480 N 3480 N 3480 N 3480 N 3480 11410
preplace netloc controller_0_data_out_compute_50 1 2 7 NJ 1300 N 1300 N 1300 N 1300 N 1300 N 1300 8980
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a40 1 1 9 70J -350 NJ -350 NJ -350 N -350 N -350 N -350 N -350 N -350 10730
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_13_lsb 1 0 10 -1260 -940 -170J -590 NJ -590 NJ -590 NJ -590 NJ -590 NJ -590 NJ -590 NJ -590 11630
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a88 1 1 9 170J 3490 NJ 3490 NJ 3490 N 3490 N 3490 N 3490 N 3490 N 3490 11400
preplace netloc controller_0_data_out_compute_51 1 2 7 NJ 1320 N 1320 N 1320 N 1320 N 1320 N 1320 8990
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a41 1 1 9 30J -610 NJ -610 NJ -610 N -610 N -610 N -610 N -610 N -610 10960
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a89 1 1 9 180J 3500 NJ 3500 NJ 3500 N 3500 N 3500 N 3500 N 3500 N 3500 11390
preplace netloc controller_0_data_out_compute_52 1 2 7 NJ 1340 N 1340 N 1340 N 1340 N 1340 N 1340 9000
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a42 1 1 9 550J -80 NJ -80 NJ -80 N -80 N -80 N -80 N -80 8360 -200 10570
preplace netloc DARC_BRAM2_0_arm_control_bram_addr 1 4 3 4190 -730 N -730 6150
preplace netloc controller_0_data_out_compute_53 1 2 7 NJ 1360 N 1360 N 1360 N 1360 N 1360 N 1360 9010
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a43 1 1 9 410J -120 NJ -120 NJ -120 N -120 N -120 N -120 N -120 8370 -150 10530
preplace netloc controller_0_data_out_compute_54 1 2 7 NJ 1380 N 1380 N 1380 N 1380 N 1380 N 1380 9020
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a44 1 1 9 190J -220 NJ -220 NJ -220 N -220 N -220 N -220 N -220 N -220 10660
preplace netloc controller_0_data_out_compute_55 1 2 7 NJ 1400 N 1400 N 1400 N 1400 N 1400 N 1400 9030
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a45 1 1 9 590J 0 NJ 0 NJ 0 N 0 N 0 N 0 N 0 8380 -230 10700
preplace netloc controller_0_data_out_compute_56 1 2 7 NJ 1420 N 1420 N 1420 N 1420 N 1420 N 1420 9040
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a46 1 1 9 -20J -620 NJ -620 NJ -620 N -620 N -620 N -620 N -620 N -620 10990
preplace netloc controller_0_data_out_compute_57 1 2 7 NJ 1440 N 1440 N 1440 N 1440 N 1440 N 1440 9060
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a47 1 1 9 490J -40 NJ -40 NJ -40 N -40 N -40 N -40 N -40 8270 -490 10810
preplace netloc DARC_Mux_0_arm_bram_data_out 1 3 5 2730 -190 N -190 NJ -190 NJ -190 6980J
preplace netloc controller_0_data_out_compute_58 1 2 7 NJ 1460 N 1460 N 1460 N 1460 N 1460 N 1460 9070
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a48 1 1 9 650J 120 NJ 120 NJ 120 N 120 N 120 N 120 N 120 8400 -480 10800
preplace netloc controller_0_data_out_compute_59 1 2 7 NJ 1480 N 1480 N 1480 N 1480 N 1480 N 1480 9090
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a49 1 1 9 600J 50 NJ 50 NJ 50 N 50 N 50 N 50 N 50 8340 -540 10970
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_05_lsb 1 0 10 -1230 -920 NJ -920 1510J -1240 NJ -1240 NJ -1240 NJ -1240 NJ -1240 NJ -1240 NJ -1240 11740
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_03_lsb 1 0 10 -1300 -1000 -220J -1360 NJ -1360 NJ -1360 NJ -1360 NJ -1360 NJ -1360 NJ -1360 NJ -1360 11800
preplace netloc controller_0_data_mat_in 1 0 3 -1220 -980 NJ -980 1410J
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a70 1 1 9 300J 3270 NJ 3270 NJ 3270 N 3270 N 3270 N 3270 N 3270 N 3270 11220
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a71 1 1 9 310J 3280 NJ 3280 NJ 3280 N 3280 N 3280 N 3280 N 3280 N 3280 11210
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_02_msb 1 0 10 -1460 -1030 -190J -1280 NJ -1280 NJ -1280 NJ -1280 NJ -1280 NJ -1280 NJ -1280 NJ -1280 11860
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a72 1 1 9 320J 3290 NJ 3290 NJ 3290 N 3290 N 3290 N 3290 N 3290 N 3290 11200
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_07_lsb 1 0 10 -1230 0 -130J -600 NJ -600 NJ -600 NJ -600 NJ -600 NJ -600 NJ -600 NJ -600 11530
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a73 1 1 9 330J 3300 NJ 3300 NJ 3300 N 3300 N 3300 N 3300 N 3300 N 3300 11190
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a74 1 1 9 340J 3310 NJ 3310 NJ 3310 N 3310 N 3310 N 3310 N 3310 N 3310 11180
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a75 1 1 9 100J 3420 NJ 3420 NJ 3420 N 3420 N 3420 N 3420 N 3420 N 3420 11470
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_08_lsb 1 0 10 -1220 20 -110J -560 NJ -560 NJ -560 NJ -560 NJ -560 NJ -560 NJ -560 NJ -560 11510
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a76 1 1 9 110J 3430 NJ 3430 NJ 3430 N 3430 N 3430 N 3430 N 3430 N 3430 11460
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a77 1 1 9 120J 3440 NJ 3440 NJ 3440 N 3440 N 3440 N 3440 N 3440 N 3440 11450
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a78 1 1 9 -10J -300 NJ -300 NJ -300 N -300 N -300 N -300 N -300 8080 -780 11590
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a79 1 1 9 20J -230 NJ -230 NJ -230 N -230 N -230 N -230 N -230 8130 -770 11580
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_11_msb 1 0 10 -1350 3040 NJ 3040 NJ 3040 NJ 3040 NJ 3040 NJ 3040 NJ 3040 NJ 3040 9150J -260 11270
preplace netloc ARM_FPGA_Control_Bus_0_fpga_start_read 1 1 1 -240
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_len_out 1 0 10 -1450 140 -120 -1220 1480J 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 8190J -1130 11720
preplace netloc controller_0_bram_control_fpga_data_in 1 2 5 N 220 NJ 220 NJ 220 NJ 220 6190J
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a60 1 1 9 230J -30 NJ -30 NJ -30 N -30 N -30 N -30 N -30 8140 -990 11650
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a61 1 1 9 90J -100 NJ -100 NJ -100 N -100 N -100 N -100 N -100 8150 -810 11550
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_00_lsb 1 0 10 -1310 -1050 -240J -1330 NJ -1330 NJ -1330 NJ -1330 NJ -1330 NJ -1330 NJ -1330 NJ -1330 11790
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a62 1 1 9 100J -90 NJ -90 NJ -90 N -90 N -90 N -90 N -90 8200 -680 11290
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_14_msb 1 0 10 -1320 3100 NJ 3100 NJ 3100 NJ 3100 NJ 3100 NJ 3100 NJ 3100 NJ 3100 8900J -1170 11880
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a63 1 1 9 150J -50 NJ -50 NJ -50 N -50 N -50 N -50 N -50 8180 -800 11560
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a64 1 1 9 0J -280 1470J -60 NJ -60 N -60 N -60 N -60 N -60 8160 -850 11640
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_09_msb 1 0 10 -1370 3000 NJ 3000 NJ 3000 NJ 3000 NJ 3000 NJ 3000 NJ 3000 NJ 3000 9050J -530 11690
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a65 1 1 9 10J -270 NJ -270 NJ -270 N -270 N -270 N -270 N -270 8090 -790 11600
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a66 1 1 9 260J 3230 NJ 3230 NJ 3230 N 3230 N 3230 N 3230 N 3230 N 3230 11260
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a67 1 1 9 270J 3240 NJ 3240 NJ 3240 N 3240 N 3240 N 3240 N 3240 N 3240 11250
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a68 1 1 9 280J 3250 NJ 3250 NJ 3250 N 3250 N 3250 N 3250 N 3250 N 3250 11240
preplace netloc ps7_0_axi_periph_M02_AXI 1 5 4 5600J 190 N 190 N 190 N
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a69 1 1 9 290J 3260 NJ 3260 NJ 3260 N 3260 N 3260 N 3260 N 3260 N 3260 11230
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_09_lsb 1 0 10 -1280 40 -100J -570 NJ -570 NJ -570 NJ -570 NJ -570 NJ -570 NJ -570 NJ -570 11520
preplace netloc ps7_0_axi_periph_M01_AXI 1 0 6 -1240 -1010 -180J -1270 NJ -1270 NJ -1270 NJ -1270 5600J
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_02_lsb 1 0 10 -1320 -1040 -210J -1290 NJ -1290 NJ -1290 NJ -1290 NJ -1290 NJ -1290 NJ -1290 NJ -1290 11760
preplace netloc DARC_BRAM2_0_arm_control_bram_data_in 1 4 3 4180 -720 N -720 6160
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_15_msb 1 0 10 -1310 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 8920J -1160 11870
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_01_lsb 1 0 10 -1410 -1080 NJ -1080 1460J 2520 NJ 2520 NJ 2520 NJ 2520 NJ 2520 NJ 2520 8630J -1310 11780
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 -1500 150 -140 -1180 1530 -1180 2700 -1180 4210 -1180 5610 -1180 6130 -1180 7000 -1180 7930
preplace netloc controller_0_data_out_compute_60 1 2 7 NJ 1500 N 1500 N 1500 N 1500 N 1500 N 1500 9100
preplace netloc controller_0_data_out_compute_61 1 2 7 NJ 1520 N 1520 N 1520 N 1520 N 1520 N 1520 9120
preplace netloc controller_0_data_out_compute_62 1 2 7 NJ 1540 N 1540 N 1540 N 1540 N 1540 N 1540 9130
preplace netloc controller_0_data_out_compute_63 1 2 7 NJ 1560 N 1560 N 1560 N 1560 N 1560 N 1560 9140
preplace netloc controller_0_data_out_compute_64 1 2 7 NJ 1580 N 1580 N 1580 N 1580 N 1580 N 1580 9160
preplace netloc controller_0_data_out_compute_65 1 2 7 NJ 1600 N 1600 N 1600 N 1600 N 1600 N 1600 9170
preplace netloc controller_0_data_out_compute_66 1 2 7 NJ 1620 N 1620 N 1620 N 1620 N 1620 N 1620 9190
preplace netloc controller_0_data_out_compute_67 1 2 7 NJ 1640 N 1640 N 1640 N 1640 N 1640 N 1640 9200
preplace netloc controller_0_data_out_compute_68 1 2 7 NJ 1660 N 1660 N 1660 N 1660 N 1660 N 1660 9210
preplace netloc controller_0_data_out_compute_10 1 2 7 NJ 500 N 500 N 500 N 500 N 500 N 500 8470
preplace netloc controller_0_data_out_compute_69 1 2 7 NJ 1680 N 1680 N 1680 N 1680 N 1680 N 1680 9220
preplace netloc controller_0_data_out_compute_11 1 2 7 NJ 520 N 520 N 520 N 520 N 520 N 520 8480
preplace netloc processing_system7_0_M_AXI_GP0 1 1 4 N -1260 NJ -1260 NJ -1260 4230J
preplace netloc controller_0_data_out_compute_12 1 2 7 NJ 540 N 540 N 540 N 540 N 540 N 540 8490
preplace netloc controller_0_data_out_compute_13 1 2 7 NJ 560 N 560 N 560 N 560 N 560 N 560 8500
preplace netloc controller_0_data_out_compute_14 1 2 7 1400J 490 N 490 N 490 N 490 N 490 N 490 N
preplace netloc controller_0_data_out_compute_15 1 2 7 NJ 600 N 600 N 600 N 600 N 600 N 600 8510
preplace netloc ps7_0_axi_periph_M03_AXI 1 5 1 N
preplace netloc processing_system7_0_DDR 1 1 9 -260 -680 NJ -680 NJ -680 NJ -680 NJ -680 NJ -680 NJ -680 7980J -1140 11910J
preplace netloc controller_0_data_out_compute_16 1 2 7 NJ 620 N 620 N 620 N 620 N 620 N 620 8520
preplace netloc controller_0_data_out_compute_17 1 2 7 NJ 640 N 640 N 640 N 640 N 640 N 640 8530
preplace netloc controller_0_data_out_compute_70 1 2 7 NJ 1700 N 1700 N 1700 N 1700 N 1700 N 1700 9230
preplace netloc controller_0_data_out_compute_18 1 2 7 NJ 660 N 660 N 660 N 660 N 660 N 660 8540
preplace netloc controller_0_data_out_compute_71 1 2 7 NJ 1720 N 1720 N 1720 N 1720 N 1720 N 1720 9240
preplace netloc controller_0_data_out_compute_19 1 2 7 NJ 680 N 680 N 680 N 680 N 680 N 680 8550
preplace netloc ARM_FPGA_Control_Bus_0_bram_addr_offset 1 1 1 -270
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_14_lsb 1 0 10 -1300 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 8170J -1180 11770
preplace netloc controller_0_data_out_compute_72 1 2 7 NJ 1740 N 1740 N 1740 N 1740 N 1740 N 1740 9250
preplace netloc controller_0_data_out_compute_73 1 2 7 NJ 1760 N 1760 N 1760 N 1760 N 1760 N 1760 9260
preplace netloc controller_0_data_out_compute_110 1 2 7 NJ 2500 N 2500 N 2500 N 2500 N 2500 N 2500 9630
preplace netloc DARC_Mux_0_bram_we 1 7 1 6990
preplace netloc controller_0_data_out_compute_74 1 2 7 NJ 1780 N 1780 N 1780 N 1780 N 1780 N 1780 9270
preplace netloc controller_0_data_out_compute_111 1 2 7 1400J 2430 N 2430 N 2430 N 2430 N 2430 N 2430 N
preplace netloc controller_0_data_out_compute_75 1 2 7 NJ 1800 N 1800 N 1800 N 1800 N 1800 N 1800 9280
preplace netloc controller_0_data_out_compute_112 1 2 7 NJ 2540 N 2540 N 2540 N 2540 N 2540 N 2540 9640
preplace netloc controller_0_data_out_compute_76 1 2 7 NJ 1820 N 1820 N 1820 N 1820 N 1820 N 1820 9290
preplace netloc controller_0_data_out_compute_113 1 2 7 NJ 2560 N 2560 N 2560 N 2560 N 2560 N 2560 9650
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_10_lsb 1 0 10 -1270 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 8330J -580 11540
preplace netloc controller_0_fpga_done_read 1 0 3 -1430 100 NJ 100 1400J
preplace netloc controller_0_data_out_compute_77 1 2 7 NJ 1840 N 1840 N 1840 N 1840 N 1840 N 1840 9300
preplace netloc controller_0_data_out_compute_114 1 2 7 1410J 2490 N 2490 N 2490 N 2490 N 2490 N 2490 N
preplace netloc controller_0_data_out_compute_00 1 2 7 NJ 300 N 300 N 300 N 300 N 300 N 300 7960
preplace netloc controller_0_data_out_compute_78 1 2 7 NJ 1860 N 1860 N 1860 N 1860 N 1860 N 1860 9310
preplace netloc controller_0_data_out_compute_115 1 2 7 NJ 2600 N 2600 N 2600 N 2600 N 2600 N 2600 9660
preplace netloc controller_0_data_out_compute_01 1 2 7 NJ 320 N 320 N 320 N 320 N 320 N 320 7990
preplace netloc controller_0_data_out_compute_79 1 2 7 NJ 1880 N 1880 N 1880 N 1880 N 1880 N 1880 9320
preplace netloc controller_0_data_out_compute_116 1 2 7 NJ 2620 N 2620 N 2620 N 2620 N 2620 N 2620 9670
preplace netloc controller_0_data_out_compute_02 1 2 7 NJ 340 N 340 N 340 N 340 N 340 N 340 8040
preplace netloc controller_0_data_out_compute_117 1 2 7 NJ 2640 N 2640 N 2640 N 2640 N 2640 N 2640 9680
preplace netloc controller_0_data_out_compute_03 1 2 7 NJ 360 N 360 N 360 N 360 N 360 N 360 8110
preplace netloc controller_0_data_out_compute_118 1 2 7 NJ 2660 N 2660 N 2660 N 2660 N 2660 N 2660 9690
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a10 1 1 9 40J -1250 NJ -1250 NJ -1250 N -1250 N -1250 N -1250 N -1250 8000 -1060 10980
preplace netloc controller_0_data_out_compute_04 1 2 7 NJ 380 N 380 N 380 N 380 N 380 N 380 8200
preplace netloc controller_0_data_out_compute_119 1 2 7 NJ 2680 N 2680 N 2680 N 2680 N 2680 N 2680 9700
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a11 1 1 9 240J -670 NJ -670 NJ -670 N -670 N -670 N -670 N -670 8000 -870 10820
preplace netloc controller_0_data_out_compute_05 1 2 7 NJ 400 N 400 N 400 N 400 N 400 N 400 8280
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a12 1 1 9 290J -650 NJ -650 NJ -650 N -650 N -650 N -650 N -650 8010 -890 10860
preplace netloc controller_0_data_out_compute_06 1 2 7 NJ 420 N 420 N 420 N 420 N 420 N 420 8430
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a13 1 1 9 170J -700 NJ -700 NJ -700 N -700 N -700 N -700 N -700 8020 -820 10790
preplace netloc controller_0_data_out_compute_07 1 2 7 NJ 440 N 440 N 440 N 440 N 440 N 440 8440
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a14 1 1 9 400J -460 NJ -460 NJ -460 N -460 N -460 N -460 N -460 8040 -910 10940
preplace netloc controller_0_data_out_compute_08 1 2 7 NJ 460 N 460 N 460 N 460 N 460 N 460 8450
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a15 1 1 9 360J -480 NJ -480 NJ -480 N -480 N -480 N -480 N -480 8050 -840 10850
preplace netloc controller_0_data_out_compute_09 1 2 7 NJ 480 N 480 N 480 N 480 N 480 N 480 8460
preplace netloc controller_0_data_out_compute_80 1 2 7 NJ 1900 N 1900 N 1900 N 1900 N 1900 N 1900 9330
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a16 1 1 9 300J -490 NJ -490 NJ -490 N -490 N -490 N -490 N -490 8110 -700 10770
preplace netloc controller_0_data_out_compute_81 1 2 7 NJ 1920 N 1920 N 1920 N 1920 N 1920 N 1920 9340
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a17 1 1 9 140J -690 NJ -690 NJ -690 N -690 N -690 N -690 N -690 N -690 10760
preplace netloc controller_0_data_out_compute_82 1 2 7 NJ 1940 N 1940 N 1940 N 1940 N 1940 N 1940 9350
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a18 1 1 9 60J -710 NJ -710 NJ -710 N -710 N -710 N -710 N -710 N -710 10780
preplace netloc controller_0_data_out_compute_83 1 2 7 NJ 1960 N 1960 N 1960 N 1960 N 1960 N 1960 9360
preplace netloc controller_0_data_out_compute_120 1 2 7 NJ 2700 N 2700 N 2700 N 2700 N 2700 N 2700 9710
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_out_a19 1 1 9 380J -420 NJ -420 NJ -420 N -420 N -420 N -420 N -420 N -420 10560
preplace netloc controller_0_data_out_compute_84 1 2 7 NJ 1980 N 1980 N 1980 N 1980 N 1980 N 1980 9370
preplace netloc controller_0_data_out_compute_121 1 2 7 NJ 2720 N 2720 N 2720 N 2720 N 2720 N 2720 9720
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_12_lsb 1 0 10 -1490 -1100 -160J -520 NJ -520 NJ -520 NJ -520 NJ -520 NJ -520 NJ -520 NJ -520 11500
preplace netloc controller_0_data_out_compute_85 1 2 7 NJ 2000 N 2000 N 2000 N 2000 N 2000 N 2000 9380
preplace netloc controller_0_data_out_compute_122 1 2 7 NJ 2740 N 2740 N 2740 N 2740 N 2740 N 2740 9730
preplace netloc ARM_FPGA_Control_Bus_0_compute_wakeup 1 1 8 NJ -470 NJ -470 N -470 N -470 N -470 N -470 N -470 8730
preplace netloc controller_0_data_out_compute_86 1 2 7 NJ 2020 N 2020 N 2020 N 2020 N 2020 N 2020 9390
preplace netloc controller_0_data_out_compute_123 1 2 7 NJ 2760 N 2760 N 2760 N 2760 N 2760 N 2760 9740
preplace netloc controller_0_data_out_compute_87 1 2 7 NJ 2040 N 2040 N 2040 N 2040 N 2040 N 2040 9400
preplace netloc controller_0_data_out_compute_124 1 2 7 NJ 2780 N 2780 N 2780 N 2780 N 2780 N 2780 9750
preplace netloc REV2_JPEG_IP_DESIGN_0_jpeg_compute_01_msb 1 0 10 -1470 -1060 -230J -1300 NJ -1300 NJ -1300 NJ -1300 NJ -1300 NJ -1300 NJ -1300 NJ -1300 11890
preplace netloc controller_0_data_out_compute_88 1 2 7 NJ 2060 N 2060 N 2060 N 2060 N 2060 N 2060 9410
preplace netloc controller_0_data_out_compute_125 1 2 7 NJ 2800 N 2800 N 2800 N 2800 N 2800 N 2800 9760
levelinfo -pg 1 -1520 -470 1180 2540 3960 5460 6020 6790 7820 10310 11950 -top -1370 -bot 4530
",
}

  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
}
# End of create_root_design()


##################################################################
# MAIN FLOW
##################################################################

create_root_design ""


