// Seed: 2726971230
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input tri0 id_2
);
  assign id_0 = id_1;
endmodule
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input wire id_2,
    input tri0 id_3
    , id_16,
    output logic id_4,
    input wor id_5,
    input tri1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input wor id_10,
    input wand module_1,
    output tri1 id_12,
    output wand id_13,
    output uwire id_14
);
  wire id_17;
  final begin : LABEL_0
    if (id_6)
      assert (id_10);
      else if (1) id_4 <= 1;
  end
  assign id_13 = 1;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
