0.6
2018.2
Jun 14 2018
20:41:02
D:/Projects/FPGA/upcounter/upcounter.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Projects/FPGA/upcounter/upcounter.srcs/sim_1/new/tb_counter.v,1571820320,verilog,,,,tb_counter,,,,,,,,
D:/Projects/FPGA/upcounter/upcounter.srcs/sources_1/new/counter.v,1571820325,verilog,,D:/Projects/FPGA/upcounter/upcounter.srcs/sim_1/new/tb_counter.v,,counter,,,,,,,,
