/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allregs_p.i 1.19.2.2 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allregs_p.i
 * Purpose:	Independent register descriptions.
 */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_P2PCFGr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60a2,
	0,
	3,
	soc_P2PCFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PACKETAGEDCOUNTERr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x588c,
	0,
	2,
	soc_PACKETAGEDCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PACKETCONFIGURATIONREGISTERr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4524,
	0,
	2,
	soc_PACKETCONFIGURATIONREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PACKETCOUNTERCONFIGURATIONr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4525,
	0,
	1,
	soc_PACKETCOUNTERCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PACKETDELAYCONFIGURATIONr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4526,
	0,
	1,
	soc_PACKETDELAYCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PACKETEDITFIFOSTATUSr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x250d,
	0,
	4,
	soc_PACKETEDITFIFOSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003f7f03, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PACKETEDITFIFOTHRESHOLDSr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x250c,
	0,
	2,
	soc_PACKETEDITFIFOTHRESHOLDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PACKETHEADERSIZERANGE0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x610b,
	0,
	2,
	soc_PACKETHEADERSIZERANGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PACKETHEADERSIZERANGE1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x610c,
	0,
	2,
	soc_PACKETHEADERSIZERANGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PACKETHEADERSIZERANGE2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x610d,
	0,
	2,
	soc_PACKETHEADERSIZERANGE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PACKETLENGTHINCREMENTALVALUEr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4527,
	0,
	1,
	soc_PACKETLENGTHINCREMENTALVALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PACKETQUEUESCATEGORIES1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x482,
	0,
	2,
	soc_PACKETQUEUESCATEGORIES1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PACKETQUEUESCATEGORIES2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x483,
	0,
	1,
	soc_PACKETQUEUESCATEGORIES2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PACKETSIZESr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x290a,
	0,
	2,
	soc_PACKETSIZESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PACKET_RESET_LIMIT_OFFSET_SPr */
	soc_block_list[5],
	soc_genreg,
	4,
	0x2080118,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PACKET_RESET_LIMIT_OFFSET_SPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PACKET_SPAP_RED_OFFSET_SPr */
	soc_block_list[5],
	soc_genreg,
	4,
	0x2080128,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PACKET_RESET_LIMIT_OFFSET_SPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PACKET_SPAP_YELLOW_OFFSET_SPr */
	soc_block_list[5],
	soc_genreg,
	4,
	0x2080124,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PACKET_RESET_LIMIT_OFFSET_SPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PAEBINTERRUPTMASKREGISTERr */
	soc_block_list[45],
	soc_genreg,
	1,
	0x5012,
	0,
	1,
	soc_PAEBINTERRUPTMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PAEBINTERRUPTREGISTERr */
	soc_block_list[45],
	soc_genreg,
	1,
	0x5002,
	0,
	1,
	soc_PAEBINTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PARITY_CHK_ENr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x32000200,
	0,
	20,
	soc_PARITY_CHK_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PARITY_DEBUGr */
	soc_block_list[98],
	soc_genreg,
	1,
	0x2005700,
	0,
	30,
	soc_PARITY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PARITY_ENr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x32000100,
	0,
	21,
	soc_PARITY_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PARITY_ERROR_COUNTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x208013e,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_AGED_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PARITY_ERROR_INTR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa01b000,
	0,
	8,
	soc_PARITY_ERROR_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PARITY_ERROR_STATUS_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x208013a,
	SOC_REG_FLAG_RO,
	6,
	soc_PARITY_ERROR_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PARITY_ERROR_STATUS_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x208013b,
	SOC_REG_FLAG_RO,
	6,
	soc_PARITY_ERROR_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PARITY_ERROR_STATUS_0_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa016000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	16,
	soc_PARITY_ERROR_STATUS_0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PARITY_ERROR_STATUS_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa016000,
	SOC_REG_FLAG_64_BITS,
	14,
	soc_PARITY_ERROR_STATUS_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PARITY_ERROR_STATUS_1_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x208013b,
	SOC_REG_FLAG_RO,
	6,
	soc_PARITY_ERROR_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PARITY_ERROR_STATUS_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa016100,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_PARITY_ERROR_STATUS_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PARITY_ERROR_STATUS_1_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa016100,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	6,
	soc_PARITY_ERROR_STATUS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PARSERLASTNWKRECORD1r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x695800,
	0,
	1,
	soc_PARSERLASTNWKRECORD1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PARSERLASTNWKRECORD2r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x6a5800,
	0,
	1,
	soc_PARSERLASTNWKRECORD2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PARSERLASTSYSRECORDr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x685800,
	0,
	1,
	soc_PARSERLASTSYSRECORDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PARS_RAM_DBGCTRLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080c19,
	0,
	2,
	soc_PARS_RAM_DBGCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PARS_RAM_DBGCTRL_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa010900,
	0,
	1,
	soc_PARS_RAM_DBGCTRL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PARS_RAM_DBGCTRL_2_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb090000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	6,
	soc_PARS_RAM_DBGCTRL_2_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa010400,
	0,
	6,
	soc_PARS_RAM_DBGCTRL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208010e,
	0,
	6,
	soc_PARS_RAM_DBGCTRL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080d08,
	SOC_REG_FLAG_64_BITS,
	15,
	soc_PARS_RAM_DBGCTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa010800,
	SOC_REG_FLAG_64_BITS,
	14,
	soc_PARS_RAM_DBGCTRL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080106,
	0,
	6,
	soc_PARS_RAM_DBGCTRL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080118,
	0,
	8,
	soc_PARS_RAM_DBGCTRL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa010800,
	SOC_REG_FLAG_64_BITS,
	13,
	soc_PARS_RAM_DBGCTRL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080c19,
	0,
	8,
	soc_PARS_RAM_DBGCTRL_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080d08,
	SOC_REG_FLAG_64_BITS,
	14,
	soc_PARS_RAM_DBGCTRL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080000,
	SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACCSHIFT),
	11,
	soc_PARS_RAM_DBGCTRL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PASSTHRU_NLF_MTU_CHECKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000f00,
	0,
	2,
	soc_PASSTHRU_NLF_MTU_CHECKr_fields,
	SOC_RESET_VAL_DEC(0x000f6000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PASS_CONTROL_FRAMEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8010a,
	0,
	2,
	soc_PASS_CONTROL_FRAMEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_PAUSE_CONTROLr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x302,
	0,
	2,
	soc_PAUSE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PAUSE_CONTROL_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1cc00,
	0,
	2,
	soc_UNIMAC0_PAUSE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_PAUSE_CONTROL_BCM56224_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1cc,
	0,
	2,
	soc_PAUSE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_PAUSE_CONTROL_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x2cc,
	0,
	2,
	soc_PAUSE_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PAUSE_CONTROL_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x5cc,
	0,
	2,
	soc_PAUSE_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PAUSE_CONTROL_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x2cc,
	0,
	2,
	soc_PAUSE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_PAUSE_CONTROL_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x2cc,
	0,
	2,
	soc_PAUSE_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PAUSE_CONTROL_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x2cc,
	0,
	2,
	soc_PAUSE_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PAUSE_CONTROL_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x302,
	0,
	2,
	soc_PAUSE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PAUSE_CONTROL_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x2cc,
	0,
	2,
	soc_PAUSE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_PAUSE_CONTROL_BCM56840_A0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x5cc,
	0,
	2,
	soc_PAUSE_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_PAUSE_CONTROL_BCM56840_B0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x5cc,
	0,
	2,
	soc_PAUSE_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PAUSE_CONTROL_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2cc,
	0,
	2,
	soc_PAUSE_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PAUSE_CONTROL_BCM88732_A0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x5cc,
	0,
	2,
	soc_PAUSE_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PAUSE_QUANTr */
	soc_block_list[137],
	soc_portreg,
	1,
	0x206,
	0,
	1,
	soc_PAUSE_QUANTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PAUSE_QUANT_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x10600,
	0,
	1,
	soc_UNIMAC0_PAUSE_QUANTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_PAUSE_QUANT_BCM56224_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x106,
	0,
	1,
	soc_PAUSE_QUANTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_PAUSE_QUANT_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x206,
	0,
	1,
	soc_PAUSE_QUANTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PAUSE_QUANT_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x506,
	0,
	1,
	soc_PAUSE_QUANTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_PAUSE_QUANT_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x206,
	0,
	1,
	soc_PAUSE_QUANTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PAUSE_QUANT_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x206,
	0,
	1,
	soc_PAUSE_QUANTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PAUSE_QUANT_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x206,
	0,
	1,
	soc_PAUSE_QUANTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_PAUSE_QUANT_BCM56840_A0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x506,
	0,
	1,
	soc_PAUSE_QUANTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_PAUSE_QUANT_BCM56840_B0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x506,
	0,
	1,
	soc_PAUSE_QUANTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PAUSE_QUANT_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x206,
	0,
	1,
	soc_PAUSE_QUANTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PAUSE_QUANT_BCM88732_A0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x506,
	0,
	1,
	soc_PAUSE_QUANTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_CFG_ADDRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180121f8,
	0,
	6,
	soc_PAXB_0_CFG_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_CFG_DATAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180121fc,
	0,
	1,
	soc_PAXB_0_CFG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_CLK_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012000,
	0,
	3,
	soc_PAXB_0_CLK_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_CMICD_TO_PCIE_INTR_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012380,
	0,
	2,
	soc_PAXB_0_CMICD_TO_PCIE_INTR_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_CONFIG_IND_ADDRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012120,
	0,
	3,
	soc_PAXB_0_CONFIG_IND_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_CONFIG_IND_DATAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012124,
	0,
	1,
	soc_PAXB_0_CFG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_EP_LTR_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012014,
	0,
	2,
	soc_PAXB_0_EP_LTR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_EP_LTR_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012018,
	SOC_REG_FLAG_RO,
	1,
	soc_PAXB_0_EP_LTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_EP_OBFF_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012020,
	SOC_REG_FLAG_RO,
	1,
	soc_PAXB_0_EP_OBFF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_EP_PM_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801200c,
	0,
	2,
	soc_PAXB_0_EP_PM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_EP_PM_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012010,
	SOC_REG_FLAG_RO,
	2,
	soc_PAXB_0_EP_PM_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c80,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP1r_fields,
	SOC_RESET_VAL_DEC(0x48000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012cc0,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c00,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_0r_fields,
	SOC_RESET_VAL_DEC(0x18000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c04,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_1r_fields,
	SOC_RESET_VAL_DEC(0x18030001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c08,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_2r_fields,
	SOC_RESET_VAL_DEC(0x18012001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c0c,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_3r_fields,
	SOC_RESET_VAL_DEC(0xffff1001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c10,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c14,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c18,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c1c,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_0123_REGS_TYPEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012cd0,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0123_REGS_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_0_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c40,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_1_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c44,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_2_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c48,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_3_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c4c,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_4_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c50,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_5_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c54,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_6_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c58,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP0_7_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c5c,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP1_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c84,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC0_IMAP2_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012cc4,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IARR_1_SIZEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d58,
	0,
	1,
	soc_PAXB_0_FUNC1_IARR_1_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IARR_2_SIZEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d5c,
	0,
	1,
	soc_PAXB_0_FUNC1_IARR_2_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c88,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012cc8,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c20,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c24,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c28,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c2c,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c30,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c34,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c38,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c3c,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_0_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c60,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_1_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c64,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_2_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c68,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_3_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c6c,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_4_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c70,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_5_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c74,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_6_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c78,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP0_7_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c7c,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP1_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012c8c,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_FUNC1_IMAP2_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012ccc,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_IARR_0_LOWERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d00,
	0,
	3,
	soc_PAXB_0_IARR_0_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_IARR_0_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d04,
	0,
	1,
	soc_PAXB_0_IARR_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_IARR_1_LOWERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d08,
	0,
	3,
	soc_PAXB_0_IARR_1_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_IARR_1_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d0c,
	0,
	1,
	soc_PAXB_0_IARR_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_IARR_2_LOWERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d10,
	0,
	3,
	soc_PAXB_0_IARR_2_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_IARR_2_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d14,
	0,
	1,
	soc_PAXB_0_IARR_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_MEM_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012f00,
	0,
	15,
	soc_PAXB_0_MEM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_MEM_ECC_ERR_LOG_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012f04,
	SOC_REG_FLAG_RO,
	9,
	soc_PAXB_0_MEM_ECC_ERR_LOG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_MEM_ECC_ERR_LOG_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012f08,
	0,
	9,
	soc_PAXB_0_MEM_ECC_ERR_LOG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_MISC_INTR_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012f1c,
	0,
	3,
	soc_PAXB_0_MISC_INTR_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OARR_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d20,
	0,
	3,
	soc_PAXB_0_OARR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OARR_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d28,
	0,
	3,
	soc_PAXB_0_OARR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OARR_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d60,
	0,
	2,
	soc_PAXB_0_OARR_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OARR_0_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d24,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OARR_1_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d2c,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OARR_2_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d64,
	0,
	2,
	soc_PAXB_0_OARR_2_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OARR_FUNC0_MSI_PAGEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d34,
	0,
	3,
	soc_PAXB_0_OARR_FUNC0_MSI_PAGEr_fields,
	SOC_RESET_VAL_DEC(0x19030000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OARR_FUNC0_MSI_PAGE_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d50,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OARR_FUNC1_MSI_PAGEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d38,
	0,
	3,
	soc_PAXB_0_OARR_FUNC1_MSI_PAGEr_fields,
	SOC_RESET_VAL_DEC(0x19031000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OARR_FUNC1_MSI_PAGE_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d54,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OMAP_0_LOWERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d40,
	0,
	2,
	soc_PAXB_0_OMAP_0_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OMAP_0_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d44,
	0,
	1,
	soc_PAXB_0_IARR_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OMAP_1_LOWERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d48,
	0,
	2,
	soc_PAXB_0_OMAP_0_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OMAP_1_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d4c,
	0,
	1,
	soc_PAXB_0_IARR_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OMAP_2_LOWERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d68,
	SOC_REG_FLAG_RO,
	1,
	soc_PAXB_0_OMAP_2_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_OMAP_2_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012d6c,
	0,
	1,
	soc_PAXB_0_IARR_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PAXB_ENDIANNESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012030,
	0,
	1,
	soc_PAXB_0_PAXB_ENDIANNESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PAXB_INTR_CLEARr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012f34,
	0,
	12,
	soc_PAXB_0_PAXB_INTR_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PAXB_INTR_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012f30,
	0,
	12,
	soc_PAXB_0_PAXB_INTR_ENr_fields,
	SOC_RESET_VAL_DEC(0x000004c0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PAXB_INTR_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012f38,
	SOC_REG_FLAG_RO,
	12,
	soc_PAXB_0_PAXB_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PAXB_MISC_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012f24,
	0,
	1,
	soc_PAXB_0_PAXB_MISC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PAXB_MISC_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012f28,
	SOC_REG_FLAG_RO,
	1,
	soc_PAXB_0_PAXB_MISC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PAXB_RD_CMPL_BUF_INIT_DONEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012044,
	SOC_REG_FLAG_RO,
	1,
	soc_PAXB_0_PAXB_RD_CMPL_BUF_INIT_DONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PAXB_RD_CMPL_BUF_INIT_STARTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012040,
	0,
	1,
	soc_PAXB_0_PAXB_RD_CMPL_BUF_INIT_STARTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PAXB_TX_DEBUG_CFGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012f20,
	0,
	4,
	soc_PAXB_0_PAXB_TX_DEBUG_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_EP_AXI_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012104,
	0,
	4,
	soc_PAXB_0_PCIE_EP_AXI_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_ERROR_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012024,
	SOC_REG_FLAG_RO,
	2,
	soc_PAXB_0_PCIE_ERROR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_LINK_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012f0c,
	SOC_REG_FLAG_RO,
	4,
	soc_PAXB_0_PCIE_LINK_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_PAXB_RX_DEBUG_CONTROL_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801210c,
	0,
	4,
	soc_PAXB_0_PCIE_PAXB_RX_DEBUG_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_PAXB_RX_DEBUG_STATUS_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012108,
	SOC_REG_FLAG_RO,
	6,
	soc_PAXB_0_PCIE_PAXB_RX_DEBUG_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00082000, 0x00000000)
	SOC_RESET_MASK_DEC(0xc00fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_RC_AXI_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012100,
	0,
	4,
	soc_PAXB_0_PCIE_RC_AXI_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x0003bfdf, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EP_INT_CSR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012370,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EP_INT_CSR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EP_INT_CSR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012374,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EP_INT_CSR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EP_INT_EN0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012360,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EP_INT_EN0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EP_INT_EN1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012364,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EP_INT_EN0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180122a0,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_1_OVERWRITTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180122a4,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_2_OVERWRITTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180122a8,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_3_OVERWRITTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180122ac,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_4_OVERWRITTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180122b0,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_5_OVERWRITTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180122b4,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_HEAD_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012250,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EQ_HEAD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_HEAD_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012258,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EQ_HEAD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_HEAD_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012260,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EQ_HEAD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_HEAD_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012268,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EQ_HEAD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_HEAD_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012270,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EQ_HEAD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_HEAD_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012278,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EQ_HEAD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_PAGEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012200,
	0,
	1,
	soc_PAXB_0_IARR_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_PAGE_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180122c0,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_TAIL_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012254,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_TAIL_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801225c,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_TAIL_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012264,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_TAIL_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801226c,
	SOC_REG_FLAG_RO,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_TAIL_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012274,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_TAIL_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801227c,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012280,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012284,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012288,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801228c,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012290,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012294,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_HOST_INTR_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012350,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_HOST_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_HOST_INTR_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012354,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_HOST_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_HOST_INTR_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012358,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_HOST_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_HOST_INTR_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801235c,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_HOST_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_HOST_INTR_CSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012348,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_HOST_INTR_CSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_HOST_INTR_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012344,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_HOST_INTR_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_MSI_CTRL_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012210,
	0,
	3,
	soc_PAXB_0_PCIE_SYS_MSI_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_MSI_CTRL_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012214,
	0,
	3,
	soc_PAXB_0_PCIE_SYS_MSI_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_MSI_CTRL_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012218,
	0,
	3,
	soc_PAXB_0_PCIE_SYS_MSI_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_MSI_CTRL_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801221c,
	0,
	3,
	soc_PAXB_0_PCIE_SYS_MSI_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_MSI_CTRL_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012220,
	0,
	3,
	soc_PAXB_0_PCIE_SYS_MSI_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_MSI_CTRL_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012224,
	0,
	3,
	soc_PAXB_0_PCIE_SYS_MSI_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_MSI_INTR_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012208,
	0,
	6,
	soc_PAXB_0_PCIE_SYS_MSI_INTR_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_MSI_PAGEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012204,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_MSI_PAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_MSI_PAGE_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180122c4,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_MSI_REQr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012340,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_MSI_REQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_RC_INTX_CSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012334,
	SOC_REG_FLAG_RO,
	4,
	soc_PAXB_0_PCIE_SYS_RC_INTX_CSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_PCIE_SYS_RC_INTX_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012330,
	0,
	4,
	soc_PAXB_0_PCIE_SYS_RC_INTX_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_RC_PM_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012004,
	0,
	1,
	soc_PAXB_0_RC_PM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_RC_PM_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012008,
	SOC_REG_FLAG_RO,
	1,
	soc_PAXB_0_RC_PM_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012f18,
	0,
	3,
	soc_PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_RESET_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012f14,
	SOC_REG_FLAG_RO,
	11,
	soc_PAXB_0_RESET_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_0_STRAP_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18012f10,
	SOC_REG_FLAG_RO,
	5,
	soc_PAXB_0_STRAP_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_CFG_ADDRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180131f8,
	0,
	6,
	soc_PAXB_0_CFG_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_CFG_DATAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180131fc,
	0,
	1,
	soc_PAXB_0_CFG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_CLK_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013000,
	0,
	3,
	soc_PAXB_0_CLK_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_CMICD_TO_PCIE_INTR_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013380,
	0,
	2,
	soc_PAXB_0_CMICD_TO_PCIE_INTR_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_CONFIG_IND_ADDRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013120,
	0,
	3,
	soc_PAXB_0_CONFIG_IND_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_CONFIG_IND_DATAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013124,
	0,
	1,
	soc_PAXB_0_CFG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_EP_LTR_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013014,
	0,
	2,
	soc_PAXB_0_EP_LTR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_EP_LTR_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013018,
	SOC_REG_FLAG_RO,
	1,
	soc_PAXB_0_EP_LTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_EP_OBFF_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013020,
	SOC_REG_FLAG_RO,
	1,
	soc_PAXB_0_EP_OBFF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_EP_PM_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801300c,
	0,
	2,
	soc_PAXB_0_EP_PM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_EP_PM_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013010,
	SOC_REG_FLAG_RO,
	2,
	soc_PAXB_0_EP_PM_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c80,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP1r_fields,
	SOC_RESET_VAL_DEC(0x48000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013cc0,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c00,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_0r_fields,
	SOC_RESET_VAL_DEC(0x18000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c04,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_1r_fields,
	SOC_RESET_VAL_DEC(0x18030001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c08,
	0,
	3,
	soc_PAXB_1_FUNC0_IMAP0_2r_fields,
	SOC_RESET_VAL_DEC(0x18013001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c0c,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_3r_fields,
	SOC_RESET_VAL_DEC(0xffff1001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c10,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c14,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c18,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c1c,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_0123_REGS_TYPEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013cd0,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0123_REGS_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_0_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c40,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_1_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c44,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_2_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c48,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_3_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c4c,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_4_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c50,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_5_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c54,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_6_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c58,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP0_7_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c5c,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP1_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c84,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC0_IMAP2_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013cc4,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IARR_1_SIZEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d58,
	0,
	1,
	soc_PAXB_0_FUNC1_IARR_1_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IARR_2_SIZEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d5c,
	0,
	1,
	soc_PAXB_0_FUNC1_IARR_2_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c88,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013cc8,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c20,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c24,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c28,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c2c,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c30,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c34,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c38,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c3c,
	0,
	3,
	soc_PAXB_0_FUNC0_IMAP0_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_0_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c60,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_1_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c64,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_2_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c68,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_3_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c6c,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_4_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c70,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_5_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c74,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_6_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c78,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP0_7_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c7c,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP1_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013c8c,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_FUNC1_IMAP2_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013ccc,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_IARR_0_LOWERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d00,
	0,
	3,
	soc_PAXB_0_IARR_0_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_IARR_0_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d04,
	0,
	1,
	soc_PAXB_0_IARR_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_IARR_1_LOWERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d08,
	0,
	3,
	soc_PAXB_0_IARR_1_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_IARR_1_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d0c,
	0,
	1,
	soc_PAXB_0_IARR_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_IARR_2_LOWERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d10,
	0,
	3,
	soc_PAXB_0_IARR_2_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_IARR_2_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d14,
	0,
	1,
	soc_PAXB_0_IARR_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_MEM_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013f00,
	0,
	15,
	soc_PAXB_0_MEM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_MEM_ECC_ERR_LOG_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013f04,
	SOC_REG_FLAG_RO,
	9,
	soc_PAXB_0_MEM_ECC_ERR_LOG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_MEM_ECC_ERR_LOG_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013f08,
	0,
	9,
	soc_PAXB_0_MEM_ECC_ERR_LOG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_MISC_INTR_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013f1c,
	0,
	3,
	soc_PAXB_0_MISC_INTR_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OARR_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d20,
	0,
	3,
	soc_PAXB_0_OARR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OARR_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d28,
	0,
	3,
	soc_PAXB_0_OARR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OARR_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d60,
	0,
	2,
	soc_PAXB_0_OARR_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OARR_0_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d24,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OARR_1_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d2c,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OARR_2_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d64,
	0,
	2,
	soc_PAXB_0_OARR_2_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OARR_FUNC0_MSI_PAGEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d34,
	0,
	3,
	soc_PAXB_1_OARR_FUNC0_MSI_PAGEr_fields,
	SOC_RESET_VAL_DEC(0x19040000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OARR_FUNC0_MSI_PAGE_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d50,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OARR_FUNC1_MSI_PAGEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d38,
	0,
	3,
	soc_PAXB_1_OARR_FUNC1_MSI_PAGEr_fields,
	SOC_RESET_VAL_DEC(0x19041000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OARR_FUNC1_MSI_PAGE_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d54,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OMAP_0_LOWERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d40,
	0,
	2,
	soc_PAXB_0_OMAP_0_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OMAP_0_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d44,
	0,
	1,
	soc_PAXB_0_IARR_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OMAP_1_LOWERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d48,
	0,
	2,
	soc_PAXB_0_OMAP_0_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OMAP_1_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d4c,
	0,
	1,
	soc_PAXB_0_IARR_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OMAP_2_LOWERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d68,
	SOC_REG_FLAG_RO,
	1,
	soc_PAXB_0_OMAP_2_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_OMAP_2_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013d6c,
	0,
	1,
	soc_PAXB_0_IARR_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PAXB_ENDIANNESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013030,
	0,
	1,
	soc_PAXB_0_PAXB_ENDIANNESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PAXB_INTR_CLEARr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013f34,
	0,
	12,
	soc_PAXB_0_PAXB_INTR_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PAXB_INTR_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013f30,
	0,
	12,
	soc_PAXB_0_PAXB_INTR_ENr_fields,
	SOC_RESET_VAL_DEC(0x000004c0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PAXB_INTR_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013f38,
	SOC_REG_FLAG_RO,
	12,
	soc_PAXB_0_PAXB_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PAXB_MISC_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013f24,
	0,
	1,
	soc_PAXB_0_PAXB_MISC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PAXB_MISC_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013f28,
	SOC_REG_FLAG_RO,
	1,
	soc_PAXB_0_PAXB_MISC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PAXB_RD_CMPL_BUF_INIT_DONEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013044,
	SOC_REG_FLAG_RO,
	1,
	soc_PAXB_0_PAXB_RD_CMPL_BUF_INIT_DONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PAXB_RD_CMPL_BUF_INIT_STARTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013040,
	0,
	1,
	soc_PAXB_0_PAXB_RD_CMPL_BUF_INIT_STARTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PAXB_TX_DEBUG_CFGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013f20,
	0,
	4,
	soc_PAXB_0_PAXB_TX_DEBUG_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_EP_AXI_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013104,
	0,
	4,
	soc_PAXB_0_PCIE_EP_AXI_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_ERROR_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013024,
	SOC_REG_FLAG_RO,
	2,
	soc_PAXB_0_PCIE_ERROR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_LINK_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013f0c,
	SOC_REG_FLAG_RO,
	4,
	soc_PAXB_0_PCIE_LINK_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_PAXB_RX_DEBUG_CONTROL_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801310c,
	0,
	4,
	soc_PAXB_0_PCIE_PAXB_RX_DEBUG_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_PAXB_RX_DEBUG_STATUS_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013108,
	SOC_REG_FLAG_RO,
	6,
	soc_PAXB_0_PCIE_PAXB_RX_DEBUG_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00082000, 0x00000000)
	SOC_RESET_MASK_DEC(0xc00fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_RC_AXI_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013100,
	0,
	4,
	soc_PAXB_0_PCIE_RC_AXI_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x0003bfdf, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EP_INT_CSR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013370,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EP_INT_CSR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EP_INT_CSR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013374,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EP_INT_CSR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EP_INT_EN0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013360,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EP_INT_EN0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EP_INT_EN1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013364,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EP_INT_EN0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_0_OVERWRITTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180132a0,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_1_OVERWRITTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180132a4,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_2_OVERWRITTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180132a8,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_3_OVERWRITTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180132ac,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_4_OVERWRITTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180132b0,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_5_OVERWRITTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180132b4,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_HEAD_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013250,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EQ_HEAD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_HEAD_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013258,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EQ_HEAD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_HEAD_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013260,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EQ_HEAD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_HEAD_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013268,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EQ_HEAD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_HEAD_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013270,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EQ_HEAD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_HEAD_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013278,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_EQ_HEAD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_PAGEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013200,
	0,
	1,
	soc_PAXB_0_IARR_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_PAGE_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180132c0,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_TAIL_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013254,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_TAIL_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801325c,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_TAIL_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013264,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_TAIL_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801326c,
	SOC_REG_FLAG_RO,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_TAIL_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013274,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_TAIL_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801327c,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013280,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013284,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013288,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801328c,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013290,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_EQ_TAIL_EARLY_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013294,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_HOST_INTR_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013350,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_HOST_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_HOST_INTR_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013354,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_HOST_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_HOST_INTR_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013358,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_HOST_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_HOST_INTR_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801335c,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_HOST_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_HOST_INTR_CSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013348,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_HOST_INTR_CSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_HOST_INTR_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013344,
	0,
	1,
	soc_PAXB_0_PCIE_SYS_HOST_INTR_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_MSI_CTRL_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013210,
	0,
	3,
	soc_PAXB_0_PCIE_SYS_MSI_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_MSI_CTRL_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013214,
	0,
	3,
	soc_PAXB_0_PCIE_SYS_MSI_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_MSI_CTRL_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013218,
	0,
	3,
	soc_PAXB_0_PCIE_SYS_MSI_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_MSI_CTRL_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801321c,
	0,
	3,
	soc_PAXB_0_PCIE_SYS_MSI_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_MSI_CTRL_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013220,
	0,
	3,
	soc_PAXB_0_PCIE_SYS_MSI_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_MSI_CTRL_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013224,
	0,
	3,
	soc_PAXB_0_PCIE_SYS_MSI_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_MSI_INTR_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013208,
	0,
	6,
	soc_PAXB_0_PCIE_SYS_MSI_INTR_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_MSI_PAGEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013204,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_MSI_PAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_MSI_PAGE_UPPERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180132c4,
	0,
	2,
	soc_PAXB_0_FUNC0_IMAP0_0_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_MSI_REQr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013340,
	0,
	2,
	soc_PAXB_0_PCIE_SYS_MSI_REQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_RC_INTX_CSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013334,
	SOC_REG_FLAG_RO,
	4,
	soc_PAXB_0_PCIE_SYS_RC_INTX_CSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_PCIE_SYS_RC_INTX_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013330,
	0,
	4,
	soc_PAXB_0_PCIE_SYS_RC_INTX_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_RC_PM_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013004,
	0,
	1,
	soc_PAXB_0_RC_PM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_RC_PM_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013008,
	SOC_REG_FLAG_RO,
	1,
	soc_PAXB_0_RC_PM_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_RESET_ENABLE_IN_PCIE_LINK_DOWNr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013f18,
	0,
	3,
	soc_PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_RESET_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013f14,
	SOC_REG_FLAG_RO,
	11,
	soc_PAXB_0_RESET_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_PAXB_1_STRAP_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18013f10,
	SOC_REG_FLAG_RO,
	5,
	soc_PAXB_0_STRAP_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9a820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9b820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9c820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9d820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9e820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9f820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaa820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xab820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xac820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xad820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xae820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaf820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xba820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbb820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbc820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbd820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbe820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCASCFG_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbf820,
	0,
	3,
	soc_PBCASCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9a800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9b800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9c800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9d800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9e800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9f800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaa800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xab800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xac800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xad800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xae800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaf800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xba800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbb800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbc800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbd800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbe800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PBCHCFG_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbf800,
	0,
	3,
	soc_PBCHCFG_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PBI_SRC_INPUT_FC_MAPPING_TABLE_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801e3,
	0,
	6,
	soc_FC_DST_PORT_MAPPING_TABLE_0r_fields,
	SOC_RESET_VAL_DEC(0x0c520c41, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PBI_SRC_INPUT_FC_MAPPING_TABLE_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801e4,
	0,
	6,
	soc_FC_DST_PORT_MAPPING_TABLE_1r_fields,
	SOC_RESET_VAL_DEC(0x18b52507, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PBI_SRC_INPUT_FC_MAPPING_TABLE_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801e5,
	0,
	4,
	soc_FC_DST_PORT_MAPPING_TABLE_2r_fields,
	SOC_RESET_VAL_DEC(0x00083dcd, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PBI_SRC_INPUT_MAPPING_TABLE_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801e0,
	0,
	6,
	soc_FC_DST_PORT_MAPPING_TABLE_0r_fields,
	SOC_RESET_VAL_DEC(0x0c520c41, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PBI_SRC_INPUT_MAPPING_TABLE_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801e1,
	0,
	6,
	soc_FC_DST_PORT_MAPPING_TABLE_1r_fields,
	SOC_RESET_VAL_DEC(0x18b52507, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PBI_SRC_INPUT_MAPPING_TABLE_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801e2,
	0,
	4,
	soc_FC_DST_PORT_MAPPING_TABLE_2r_fields,
	SOC_RESET_VAL_DEC(0x00083dcd, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PBPACTIONPROFILESr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60e1,
	0,
	8,
	soc_PBPACTIONPROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PBPTEBVIDRANGEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60e0,
	0,
	2,
	soc_PBPTEBVIDRANGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_BANK_ARB_CONFIG0r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000800,
	0,
	2,
	soc_PB_BANK_ARB_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x0000028a, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_BANK_ARB_CONFIG1r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000900,
	0,
	3,
	soc_PB_BANK_ARB_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00aadaee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_BASM_MONITOR0r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001600,
	0,
	3,
	soc_PB_BASM_MONITOR0r_fields,
	SOC_RESET_VAL_DEC(0x0000007c, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007e, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_BASM_MONITOR1r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001700,
	0,
	1,
	soc_PB_BASM_MONITOR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_BASM_MONITOR2r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001800,
	0,
	1,
	soc_PB_BASM_MONITOR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_BASM_MONITOR3r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001900,
	0,
	1,
	soc_PB_BASM_MONITOR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_BASM_MONITOR4r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001a00,
	0,
	1,
	soc_PB_BASM_MONITOR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_BASM_STICKY_STATUSr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001500,
	0,
	3,
	soc_PB_BASM_STICKY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_BW_FIFO_CONFIGr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000a00,
	0,
	1,
	soc_PB_BW_FIFO_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_CONFIGr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000100,
	0,
	6,
	soc_PB_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_COUNTER_HI_WATERMARKS0r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001e00,
	0,
	3,
	soc_PB_COUNTER_HI_WATERMARKS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_ECC_DEBUG0r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002500,
	0,
	12,
	soc_PB_ECC_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_ECC_DEBUG1r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002600,
	0,
	18,
	soc_PB_ECC_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_ECC_ERRORr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002700,
	0,
	30,
	soc_PB_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_ECC_ERROR_MASKr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002800,
	0,
	30,
	soc_PB_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_ECC_STATUS0r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002d00,
	0,
	5,
	soc_PB_ECC_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_ECC_STATUS1r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002c00,
	0,
	3,
	soc_PB_ECC_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_ECC_STATUS2r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002b00,
	0,
	5,
	soc_PB_ECC_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_ECC_STATUS3r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002a00,
	0,
	8,
	soc_PB_ECC_STATUS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_ECC_STATUS4r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002900,
	0,
	4,
	soc_PB_ECC_STATUS4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_ERROR0r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001f00,
	0,
	19,
	soc_PB_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_ERROR0_MASKr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002000,
	0,
	19,
	soc_PB_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_FIFO_DEPTHS0r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001400,
	0,
	4,
	soc_PB_FIFO_DEPTHS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_FIFO_DEPTHS1r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001300,
	0,
	3,
	soc_PB_FIFO_DEPTHS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_FIFO_DEPTHS2r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001200,
	0,
	3,
	soc_PB_FIFO_DEPTHS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_FIFO_HI_WATERMARKS0r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001d00,
	0,
	4,
	soc_PB_FIFO_DEPTHS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_FIFO_HI_WATERMARKS1r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001c00,
	0,
	3,
	soc_PB_FIFO_DEPTHS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_FIFO_HI_WATERMARKS2r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001b00,
	0,
	3,
	soc_PB_FIFO_DEPTHS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_IN_FIFO_CONFIGr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000400,
	0,
	3,
	soc_PB_IN_FIFO_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000112, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_MEM_INIT_DONEr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000c00,
	0,
	9,
	soc_PB_MEM_INIT_DONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_MEM_TM_CTRLr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2004e00,
	0,
	6,
	soc_PB_MEM_TM_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_PAGE_FIFO_CONFIG0r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000700,
	0,
	4,
	soc_PB_PAGE_FIFO_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x8f302f00, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_PAGE_FIFO_CONFIG1r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000600,
	0,
	2,
	soc_PB_PAGE_FIFO_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x0000bf90, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_PAGE_FIFO_CONFIG2r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000500,
	0,
	3,
	soc_PB_PAGE_FIFO_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00306030, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_PARITY_DEBUGr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002100,
	0,
	3,
	soc_PB_PARITY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_PARITY_ERRORr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002200,
	0,
	3,
	soc_PB_PARITY_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_PARITY_ERROR_MASKr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002300,
	0,
	3,
	soc_PB_PARITY_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_PARITY_STATUSr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002400,
	0,
	3,
	soc_PB_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_PA_FIFO_CONFIG0r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000200,
	0,
	3,
	soc_PB_PA_FIFO_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000092, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_PA_FIFO_CONFIG1r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000300,
	0,
	3,
	soc_PB_PA_FIFO_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x0000a669, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_PD_ASSISTr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000000,
	0,
	2,
	soc_PB_PD_ASSISTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_RD_REQ_COUNTERSr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001100,
	0,
	3,
	soc_PB_COUNTER_HI_WATERMARKS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_RD_SIDE_FC_STATUSr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000e00,
	0,
	7,
	soc_PB_RD_SIDE_FC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_SBUS_CONFIGr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000b00,
	0,
	1,
	soc_PB_SBUS_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000032, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_CAPT_PAGE_RD_PTEr */
	soc_block_list[112],
	soc_genreg,
	3,
	0x2004b00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PB_TRACE_IF_CAPT_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_CAPT_PAGE_WR_PRE0r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2003e00,
	0,
	1,
	soc_PB_TRACE_IF_CAPT_PAGE_WR_PRE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_CAPT_PAGE_WR_PRE1r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2003d00,
	0,
	1,
	soc_PB_TRACE_IF_CAPT_PAGE_WR_PRE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_CAPT_PAGE_WR_PRE2r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2003c00,
	0,
	1,
	soc_PB_TRACE_IF_CAPT_PAGE_WR_PRE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_CONTROL_PAGE_RD_PTEr */
	soc_block_list[112],
	soc_genreg,
	3,
	0x2003f00,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_PB_TRACE_IF_CONTROL_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_CONTROL_PAGE_WR_PREr */
	soc_block_list[112],
	soc_genreg,
	3,
	0x2003000,
	SOC_REG_FLAG_ARRAY,
	4,
	soc_PB_TRACE_IF_CONTROL_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr */
	soc_block_list[112],
	soc_genreg,
	3,
	0x2004200,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_COUNTER_PAGE_WR_PREr */
	soc_block_list[112],
	soc_genreg,
	3,
	0x2003300,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_MASK_PAGE_RD_PTEr */
	soc_block_list[112],
	soc_genreg,
	3,
	0x2004800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PB_TRACE_IF_MASK_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_MASK_PAGE_WR_PRE0r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2003b00,
	0,
	1,
	soc_PB_TRACE_IF_MASK_PAGE_WR_PRE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_MASK_PAGE_WR_PRE1r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2003a00,
	0,
	1,
	soc_PB_TRACE_IF_MASK_PAGE_WR_PRE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_MASK_PAGE_WR_PRE2r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2003900,
	0,
	1,
	soc_PB_TRACE_IF_MASK_PAGE_WR_PRE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_STATUSr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002e00,
	0,
	6,
	soc_PB_TRACE_IF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_STATUS_MASKr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2002f00,
	0,
	6,
	soc_PB_TRACE_IF_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_VALUE_PAGE_RD_PTEr */
	soc_block_list[112],
	soc_genreg,
	3,
	0x2004500,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PB_TRACE_IF_MASK_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_VALUE_PAGE_WR_PRE0r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2003800,
	0,
	1,
	soc_PB_TRACE_IF_MASK_PAGE_WR_PRE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_VALUE_PAGE_WR_PRE1r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2003700,
	0,
	1,
	soc_PB_TRACE_IF_MASK_PAGE_WR_PRE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_TRACE_IF_VALUE_PAGE_WR_PRE2r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2003600,
	0,
	1,
	soc_PB_TRACE_IF_MASK_PAGE_WR_PRE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_WR_ACK_COUNTERS0r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2001000,
	0,
	2,
	soc_PB_WR_ACK_COUNTERS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_WR_ACK_COUNTERS1r */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000f00,
	0,
	2,
	soc_PB_WR_ACK_COUNTERS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PB_WR_SIDE_FC_STATUSr */
	soc_block_list[112],
	soc_genreg,
	1,
	0x2000d00,
	0,
	8,
	soc_PB_WR_SIDE_FC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG1_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f214,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCBRG2_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f216,
	0,
	1,
	soc_PCBRG1_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_PCIE_RST_CONTROLr */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10230,
	0,
	6,
	soc_PCIE_RST_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PCIE_RST_CONTROL_BCM56440_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10230,
	0,
	6,
	soc_PCIE_RST_CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_PCIE_RST_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_cpureg,
	1,
	0x10230,
	0,
	6,
	soc_PCIE_RST_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PCPDECODINGTABLEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60e5,
	0,
	1,
	soc_PCPDECODINGTABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PCPDEIPROFILEUSETCDPr */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3ae3,
	0,
	1,
	soc_PCPDEIPROFILEUSETCDPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PDG_BISR_LOAD_BUSY_STATUSr */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2024000,
	SOC_REG_FLAG_RO,
	32,
	soc_PDG_BISR_LOAD_BUSY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PDG_BISR_LOAD_DONE_STATUSr */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2023400,
	SOC_REG_FLAG_RO,
	32,
	soc_PDG_BISR_LOAD_DONE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PDG_BISR_LOAD_GO_STATUSr */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2023800,
	SOC_REG_FLAG_RO,
	32,
	soc_PDG_BISR_LOAD_GO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PDG_BISR_LOAD_TIMEOUT_STATUSr */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2023c00,
	SOC_REG_FLAG_RO,
	32,
	soc_PDG_BISR_LOAD_TIMEOUT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80c26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81c26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82c26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83c26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84c26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85c26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86c26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87c26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88c26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89c26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ac26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8bc26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8cc26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8dc26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ec26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PDTPMC_TCID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8fc26,
	SOC_REG_FLAG_RO,
	1,
	soc_PDTPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_CHECKSr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007100,
	0,
	12,
	soc_PD_CHECKSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_CHECKS_EVENTr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007200,
	0,
	7,
	soc_PD_CHECKS_EVENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_CHECKS_EVENT_MASKr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007300,
	0,
	7,
	soc_PD_CHECKS_EVENT_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_CONFIG0r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2000000,
	0,
	1,
	soc_LRB_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_COPY_BUF_CTRLr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2006500,
	0,
	5,
	soc_PD_COPY_BUF_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003f0, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_COPY_BUF_DATAr */
	soc_block_list[104],
	soc_genreg,
	32,
	0x2004500,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PD_COPY_BUF_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_COPY_BUF_LEVELr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2004400,
	0,
	2,
	soc_PD_COPY_BUF_LEVELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_DEBUGr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2006600,
	0,
	3,
	soc_PD_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_DROP_PKT_CNTr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007500,
	0,
	1,
	soc_PD_DROP_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_ECC_DEBUGr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007c00,
	0,
	2,
	soc_PD_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_ECC_ERR_CORR_STATUSr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007700,
	0,
	2,
	soc_PD_ECC_ERR_CORR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_ECC_ERR_UCOR_STATUSr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007800,
	0,
	2,
	soc_PD_ECC_ERR_CORR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_EMB_LEN_CONFIGr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2000200,
	0,
	2,
	soc_PD_EMB_LEN_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_EVENTr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2006700,
	0,
	4,
	soc_PD_EVENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_EVENT_MASKr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2006800,
	0,
	4,
	soc_PD_EVENT_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_CONFIGr */
	soc_block_list[104],
	soc_genreg,
	63,
	0x2000500,
	SOC_REG_FLAG_ARRAY,
	5,
	soc_PD_HDR_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK0r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007d00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK1r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007f00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK2r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008100,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK3r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008300,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK4r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008500,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK5r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008700,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK6r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008900,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK7r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008b00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK8r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008d00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK9r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008f00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK10r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2009100,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK11r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2009300,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK12r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2009500,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK13r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2009700,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK14r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2009900,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_CHECK15r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2009b00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK0r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007e00,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK1r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008000,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK2r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008200,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK3r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008400,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK4r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008600,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK5r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008800,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK6r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008a00,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK7r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008c00,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK8r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2008e00,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK9r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2009000,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK10r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2009200,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK11r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2009400,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK12r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2009600,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK13r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2009800,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK14r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2009a00,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_HDR_COPY_MASK15r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2009c00,
	0,
	1,
	soc_PD_HDR_COPY_MASK0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_IPV4_CONFIGr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2000100,
	0,
	3,
	soc_PD_IPV4_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_LEN_UPDATE_CONFIGr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2000300,
	0,
	4,
	soc_PD_LEN_UPDATE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
    { /* SOC_REG_INT_PD_PD_ASSISTr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007b00,
	0,
	2,
	soc_PD_PD_ASSISTr_fields,
	SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_PD_ASSIST_BCM88030_B0r */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007b00,
	0,
	3,
	soc_PD_PD_ASSIST_BCM88030_B0r_fields,
	SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_PKT_CNTr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007400,
	0,
	1,
	soc_PD_DROP_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_SER_EVENTr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007900,
	0,
	4,
	soc_PD_SER_EVENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_SER_EVENT_MASKr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007a00,
	0,
	4,
	soc_PD_SER_EVENT_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000001b, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_TMr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2007600,
	0,
	1,
	soc_PD_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007c, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_TRUNC_CONFIGr */
	soc_block_list[104],
	soc_genreg,
	1,
	0x2000400,
	0,
	2,
	soc_PD_TRUNC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_VALID_DQUEUESr */
	soc_block_list[104],
	soc_genreg,
	4,
	0x2006d00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PD_VALID_DQUEUESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PD_VALID_SQUEUESr */
	soc_block_list[104],
	soc_genreg,
	4,
	0x2006900,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PD_VALID_DQUEUESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PERIODICENABLEr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x6a3,
	0,
	2,
	soc_PERIODICENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PERIODICTRAININGCOUNTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x6a2,
	0,
	1,
	soc_PERIODICTRAININGCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PERR_PTR_CTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080005,
	0,
	1,
	soc_PERR_PTR_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PERR_PTR_CTR_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080006,
	0,
	1,
	soc_PERR_PTR_CTR_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PERR_PTR_CTR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36000600,
	0,
	1,
	soc_PERR_PTR_CTR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PERR_PTR_CTR_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080006,
	0,
	1,
	soc_PERR_PTR_CTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_PERR_PTR_EXPr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080006,
	0,
	1,
	soc_PERR_PTR_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PERR_PTR_EXP_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080007,
	0,
	1,
	soc_PERR_PTR_CTR_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PERR_PTR_EXP_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080007,
	0,
	1,
	soc_PERR_PTR_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PERR_PTR_EXP_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36000700,
	0,
	1,
	soc_PERR_PTR_CTR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PERR_PTR_EXP_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080007,
	0,
	1,
	soc_PERR_PTR_CTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PERR_STATr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080004,
	0,
	2,
	soc_PERR_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PERR_STAT_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080005,
	0,
	2,
	soc_PERR_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PERR_STAT_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36000500,
	0,
	2,
	soc_PERR_STAT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_PER_PORT_AGE_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80004,
	0,
	7,
	soc_PER_PORT_AGE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x2fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80005,
	0,
	9,
	soc_PER_PORT_AGE_CONTROL_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xefffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000500,
	0,
	9,
	soc_PER_PORT_AGE_CONTROL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xefffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80004,
	0,
	7,
	soc_PER_PORT_AGE_CONTROL_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x17ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80004,
	0,
	7,
	soc_PER_PORT_AGE_CONTROL_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80005,
	0,
	11,
	soc_PER_PORT_AGE_CONTROL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xefffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80005,
	0,
	8,
	soc_PER_PORT_AGE_CONTROL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x5fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80205,
	0,
	7,
	soc_PER_PORT_AGE_CONTROL_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x5fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80205,
	0,
	8,
	soc_PER_PORT_AGE_CONTROL_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xbfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_PER_PORT_REPL_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080000,
	0,
	2,
	soc_PER_PORT_REPL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7080000,
	0,
	13,
	soc_PER_PORT_REPL_CONTROL_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1e000000,
	0,
	14,
	soc_PER_PORT_REPL_CONTROL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080000,
	0,
	2,
	soc_PER_PORT_REPL_CONTROL_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7080000,
	0,
	16,
	soc_PER_PORT_REPL_CONTROL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7080000,
	0,
	12,
	soc_PER_PORT_REPL_CONTROL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080600,
	0,
	2,
	soc_PER_PORT_REPL_CONTROL_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080600,
	0,
	12,
	soc_PER_PORT_REPL_CONTROL_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PETRASOFTINITr */
	soc_block_list[58],
	soc_genreg,
	1,
	0xe,
	0,
	32,
	soc_PETRASOFTINITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PETRASOFTINIT1r */
	soc_block_list[58],
	soc_genreg,
	1,
	0x85,
	0,
	3,
	soc_PETRASOFTINIT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PETRASOFTRESETr */
	soc_block_list[58],
	soc_genreg,
	1,
	0xd,
	0,
	32,
	soc_PETRASOFTRESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PE_ETHERTYPEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa004000,
	0,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PE_ETHERTYPE_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa009100,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PE_PARITY_ERRORSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801e7,
	0,
	1,
	soc_PE_PARITY_ERRORSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PE_SOP_EOP_ERRORSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801e8,
	0,
	1,
	soc_PE_PARITY_ERRORSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PE_UNCORRECTABLE_ECC_ERRORSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801e6,
	0,
	1,
	soc_PE_PARITY_ERRORSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PFAPCONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080000,
	0,
	2,
	soc_PFAPCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00002bff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PFAPCONFIG_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080000,
	0,
	2,
	soc_PFAPCONFIG_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x000017ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PFAPDEBUGSCR0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080020,
	SOC_REG_FLAG_RO,
	3,
	soc_PFAPDEBUGSCR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PFAPDEBUGSCR1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080021,
	SOC_REG_FLAG_RO,
	3,
	soc_PFAPDEBUGSCR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PFAPDEBUGSCR2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080022,
	SOC_REG_FLAG_RO,
	3,
	soc_PFAPDEBUGSCR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PFAPDEBUGSCR0_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080020,
	SOC_REG_FLAG_RO,
	3,
	soc_PFAPDEBUGSCR0_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PFAPDEBUGSCR0_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080020,
	SOC_REG_FLAG_RO,
	2,
	soc_PFAPDEBUGSCR0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PFAPDEBUGSCR1_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080021,
	SOC_REG_FLAG_RO,
	3,
	soc_PFAPDEBUGSCR0_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PFAPDEBUGSCR1_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080021,
	SOC_REG_FLAG_RO,
	2,
	soc_PFAPDEBUGSCR0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PFAPDEBUGSCR2_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080022,
	SOC_REG_FLAG_RO,
	3,
	soc_PFAPDEBUGSCR0_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PFAPDEBUGSCR2_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080022,
	SOC_REG_FLAG_RO,
	2,
	soc_PFAPDEBUGSCR0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PFAPFULLTHRESHOLDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080001,
	0,
	2,
	soc_PFAPFULLTHRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x0ae4abc9, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PFAPFULLTHRESHOLD_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080001,
	0,
	2,
	soc_PFAPFULLTHRESHOLD_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x02f4f7de, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PFAPFULLTHRESHOLD_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080001,
	0,
	2,
	soc_PFAPFULLTHRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x0ae4abc9, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PFAPMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080012,
	0,
	1,
	soc_CFAPMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PFAPPARITYERRORPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080011,
	SOC_REG_FLAG_RO,
	1,
	soc_PFAPPARITYERRORPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PFAPPARITYERRORPTR_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080011,
	SOC_REG_FLAG_RO,
	1,
	soc_PFAPPARITYERRORPTR_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PFAPREADPOINTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080010,
	SOC_REG_FLAG_RO,
	2,
	soc_PFAPREADPOINTERr_fields,
	SOC_RESET_VAL_DEC(0x0000001c, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PFAPREADPOINTER_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x13080010,
	SOC_REG_FLAG_RO,
	2,
	soc_PFAPREADPOINTER_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000001c, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS0_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xc0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	244,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS10_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xca,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	254,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS11_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xcb,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	255,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS12_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xcc,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	256,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS13_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xcd,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	257,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS14_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xce,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	258,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS15_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xcf,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	259,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS1_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xc1,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	245,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS2_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xc2,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	246,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS3_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xc3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	247,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS4_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xc4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	248,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS5_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xc5,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	249,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS6_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xc6,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	250,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS7_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xc7,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	251,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS8_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xc8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	252,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PFC_COS9_XOFF_CNTr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xc9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	253,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_PFC_XOFF_TIMERr */
	soc_block_list[36],
	soc_portreg,
	1,
	0x518,
	0,
	1,
	soc_PFC_XOFF_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_PFC_XOFF_TIMER_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x218,
	0,
	1,
	soc_PFC_XOFF_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PFC_XOFF_TIMER_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x11800,
	0,
	1,
	soc_UNIMAC0_PFC_XOFF_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PFC_XOFF_TIMER_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x518,
	0,
	1,
	soc_PFC_XOFF_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_PFC_XOFF_TIMER_BCM56840_B0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x518,
	0,
	1,
	soc_PFC_XOFF_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PFC_XOFF_TIMER_BCM88732_A0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x518,
	0,
	1,
	soc_PFC_XOFF_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG0_HDRM_LIMIT_OFFSETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801f0,
	0,
	1,
	soc_PG0_HDRM_LIMIT_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG1_HDRM_LIMIT_OFFSETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801f1,
	0,
	1,
	soc_PG1_HDRM_LIMIT_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG2_HDRM_LIMIT_OFFSETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801f2,
	0,
	1,
	soc_PG2_HDRM_LIMIT_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG3_HDRM_LIMIT_OFFSETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801f3,
	0,
	1,
	soc_PG3_HDRM_LIMIT_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG4_HDRM_LIMIT_OFFSETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801f4,
	0,
	1,
	soc_PG4_HDRM_LIMIT_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG4_INTR_ENABLEr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x8000c,
	0,
	5,
	soc_PG4_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG4_INTR_STATUSr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x8000b,
	SOC_REG_FLAG_RO,
	5,
	soc_PG4_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG5_HDRM_LIMIT_OFFSETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801f5,
	0,
	1,
	soc_PG5_HDRM_LIMIT_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG5_INTR_ENABLEr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x8000c,
	0,
	6,
	soc_PG5_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG5_INTR_STATUSr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x8000b,
	SOC_REG_FLAG_RO,
	6,
	soc_PG5_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG6_HDRM_LIMIT_OFFSETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801f6,
	0,
	1,
	soc_PG6_HDRM_LIMIT_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG7_HDRM_LIMIT_OFFSETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801f7,
	0,
	1,
	soc_PG7_HDRM_LIMIT_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_BOD_ECC_ENABLEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001c00,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_PGW_BOD_ECC_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_BOD_OVERFLOW_ERRORr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001b00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_PGW_BOD_OVERFLOW_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_BOD_XLP0_ECC_STATUSr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001d00,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_BOD_XLP0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_BOD_XLP1_ECC_STATUSr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001e00,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_BOD_XLP0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_BOD_XLP2_ECC_STATUSr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001f00,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_BOD_XLP0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_BOD_XLP3_ECC_STATUSr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2002000,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_BOD_XLP0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_CELL_ASM_XLP0_TM_CONTROLr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2002200,
	0,
	7,
	soc_PGW_CELL_ASM_XLP0_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_CELL_ASM_XLP1_TM_CONTROLr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2002300,
	0,
	7,
	soc_PGW_CELL_ASM_XLP0_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_CELL_ASM_XLP2_TM_CONTROLr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2002400,
	0,
	7,
	soc_PGW_CELL_ASM_XLP0_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_CELL_ASM_XLP3_TM_CONTROLr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2002500,
	0,
	7,
	soc_PGW_CELL_ASM_XLP0_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_CLOCK_GATE_DISABLEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2002d00,
	0,
	14,
	soc_PGW_CLOCK_GATE_DISABLEr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_CLP_POWER_DOWN_ENABLEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2002800,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PGW_CLP_POWER_DOWN_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_CNTMAXSIZEr */
	soc_block_list[127],
	soc_portreg,
	1,
	0x2c00,
	0,
	1,
	soc_PORT_CNTMAXSIZE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_CPORT_TXFIFO_TM_CONTROLr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2002600,
	0,
	8,
	soc_PGW_CPORT_TXFIFO_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_ECC_CONTROLr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2002e00,
	0,
	6,
	soc_PGW_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000e7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_EEE_COUNTER_MODEr */
	soc_block_list[127],
	soc_portreg,
	1,
	0x2b00,
	0,
	1,
	soc_PORT_EEE_COUNTER_MODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_FORCE_DOUBLE_BIT_ERRORr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2002f00,
	0,
	4,
	soc_PGW_FORCE_DOUBLE_BIT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_FORCE_SINGLE_BIT_ERRORr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003000,
	0,
	4,
	soc_PGW_FORCE_DOUBLE_BIT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_INTR_ENABLEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2004700,
	SOC_REG_FLAG_64_BITS,
	11,
	soc_PGW_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_INTR_STATUSr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2004600,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	11,
	soc_PGW_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_LR_TDM_REG_0r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000100,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_LR_TDM_REG_1r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000200,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_LR_TDM_REG_2r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000300,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_LR_TDM_REG_3r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000400,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_LR_TDM_REG_4r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000500,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_LR_TDM_REG_5r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000600,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_LR_TDM_REG_6r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000700,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_LR_TDM_REG_7r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000800,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_MAC_RSV_MASKr */
	soc_block_list[127],
	soc_portreg,
	1,
	0,
	0,
	1,
	soc_PGW_MAC_RSV_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_MIB_RESETr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2002900,
	0,
	1,
	soc_PGW_MIB_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_MIB_RSC0_ECC_STATUSr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003100,
	0,
	4,
	soc_PGW_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_MIB_RSC1_ECC_STATUSr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003200,
	0,
	4,
	soc_PGW_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_MIB_TSC0_ECC_STATUSr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003300,
	0,
	4,
	soc_PGW_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_MIB_TSC1_ECC_STATUSr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003400,
	0,
	4,
	soc_PGW_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_CONTROLr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x6000000,
	SOC_REG_FLAG_64_BITS,
	18,
	soc_PGW_OBM0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_ECC_ENABLEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x6001100,
	SOC_REG_FLAG_64_BITS,
	11,
	soc_PGW_OBM0_ECC_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_ECC_STATUSr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x6001200,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_AXP_WTX_TUNNEL_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_HIGH_PRI_BYTE_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0x6002100,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_BYTE_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_HIGH_PRI_PKT_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0x6001d00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_PKT_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_INNER_TPIDr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x6000800,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_PGW_OBM0_INNER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_LOW_PRI_BYTE_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0x6001900,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_BYTE_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_LOW_PRI_PKT_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0x6001500,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_PKT_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_MAX_USAGEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x6001400,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_PGW_OBM0_MAX_USAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_NIV_ETHERTYPEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x6000200,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_OUTER_TPIDr */
	soc_block_list[127],
	soc_genreg,
	4,
	0x6000400,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	2,
	soc_PGW_OBM0_OUTER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_PE_ETHERTYPEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x6000300,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_PRIORITY_MAPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0x6000900,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	17,
	soc_PGW_OBM0_PRIORITY_MAPr_fields,
	SOC_RESET_VAL_DEC(0x0000fffc, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_SHARED_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x6000100,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PGW_OBM0_SHARED_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000280, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_THRESHOLDr */
	soc_block_list[127],
	soc_genreg,
	4,
	0x6000d00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	6,
	soc_PGW_OBM0_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x2c080040, 0x00068120)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x3fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM0_USE_COUNTERr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x6001300,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_PGW_OBM0_USE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_CONTROLr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xa000000,
	SOC_REG_FLAG_64_BITS,
	18,
	soc_PGW_OBM0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_ECC_ENABLEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xa001100,
	SOC_REG_FLAG_64_BITS,
	11,
	soc_PGW_OBM0_ECC_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_ECC_STATUSr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xa001200,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_AXP_WTX_TUNNEL_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_HIGH_PRI_BYTE_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0xa002100,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_BYTE_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_HIGH_PRI_PKT_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0xa001d00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_PKT_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_INNER_TPIDr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xa000800,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_PGW_OBM0_INNER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_LOW_PRI_BYTE_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0xa001900,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_BYTE_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_LOW_PRI_PKT_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0xa001500,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_PKT_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_MAX_USAGEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xa001400,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_PGW_OBM0_MAX_USAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_NIV_ETHERTYPEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xa000200,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_OUTER_TPIDr */
	soc_block_list[127],
	soc_genreg,
	4,
	0xa000400,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	2,
	soc_PGW_OBM0_OUTER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_PE_ETHERTYPEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xa000300,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_PRIORITY_MAPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0xa000900,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	17,
	soc_PGW_OBM0_PRIORITY_MAPr_fields,
	SOC_RESET_VAL_DEC(0x0000fffc, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_SHARED_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xa000100,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PGW_OBM0_SHARED_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000280, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_THRESHOLDr */
	soc_block_list[127],
	soc_genreg,
	4,
	0xa000d00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	6,
	soc_PGW_OBM0_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x2c080040, 0x00068120)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x3fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM1_USE_COUNTERr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xa001300,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_PGW_OBM0_USE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_CONTROLr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xe000000,
	SOC_REG_FLAG_64_BITS,
	18,
	soc_PGW_OBM0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_ECC_ENABLEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xe001100,
	SOC_REG_FLAG_64_BITS,
	11,
	soc_PGW_OBM0_ECC_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_ECC_STATUSr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xe001200,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_AXP_WTX_TUNNEL_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_HIGH_PRI_BYTE_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0xe002100,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_BYTE_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_HIGH_PRI_PKT_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0xe001d00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_PKT_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_INNER_TPIDr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xe000800,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_PGW_OBM0_INNER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_LOW_PRI_BYTE_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0xe001900,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_BYTE_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_LOW_PRI_PKT_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0xe001500,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_PKT_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_MAX_USAGEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xe001400,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_PGW_OBM0_MAX_USAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_NIV_ETHERTYPEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xe000200,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_OUTER_TPIDr */
	soc_block_list[127],
	soc_genreg,
	4,
	0xe000400,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	2,
	soc_PGW_OBM0_OUTER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_PE_ETHERTYPEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xe000300,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_PRIORITY_MAPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0xe000900,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	17,
	soc_PGW_OBM0_PRIORITY_MAPr_fields,
	SOC_RESET_VAL_DEC(0x0000fffc, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_SHARED_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xe000100,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PGW_OBM0_SHARED_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000280, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_THRESHOLDr */
	soc_block_list[127],
	soc_genreg,
	4,
	0xe000d00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	6,
	soc_PGW_OBM0_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x2c080040, 0x00068120)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x3fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM2_USE_COUNTERr */
	soc_block_list[127],
	soc_genreg,
	1,
	0xe001300,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_PGW_OBM0_USE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_CONTROLr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x12000000,
	SOC_REG_FLAG_64_BITS,
	18,
	soc_PGW_OBM0_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_ECC_ENABLEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x12001100,
	SOC_REG_FLAG_64_BITS,
	11,
	soc_PGW_OBM0_ECC_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_ECC_STATUSr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x12001200,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_AXP_WTX_TUNNEL_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_HIGH_PRI_BYTE_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0x12002100,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_BYTE_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_HIGH_PRI_PKT_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0x12001d00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_PKT_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_INNER_TPIDr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x12000800,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_PGW_OBM0_INNER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_LOW_PRI_BYTE_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0x12001900,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_BYTE_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_LOW_PRI_PKT_DROPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0x12001500,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_PGW_OBM0_HIGH_PRI_PKT_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_MAX_USAGEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x12001400,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_PGW_OBM0_MAX_USAGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_NIV_ETHERTYPEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x12000200,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_OUTER_TPIDr */
	soc_block_list[127],
	soc_genreg,
	4,
	0x12000400,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	2,
	soc_PGW_OBM0_OUTER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_PE_ETHERTYPEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x12000300,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_PRIORITY_MAPr */
	soc_block_list[127],
	soc_genreg,
	4,
	0x12000900,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	17,
	soc_PGW_OBM0_PRIORITY_MAPr_fields,
	SOC_RESET_VAL_DEC(0x0000fffc, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_SHARED_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x12000100,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PGW_OBM0_SHARED_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000280, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_THRESHOLDr */
	soc_block_list[127],
	soc_genreg,
	4,
	0x12000d00,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	6,
	soc_PGW_OBM0_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x2c080040, 0x00068120)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x3fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM3_USE_COUNTERr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x12001300,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_PGW_OBM0_USE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT0_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003500,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT10_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003f00,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT11_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2004000,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT12_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2004100,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT13_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2004200,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT14_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2004300,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT15_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2004400,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT1_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003600,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT2_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003700,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT3_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003800,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT4_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003900,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT5_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003a00,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT6_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003b00,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT7_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003c00,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT8_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003d00,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OBM_PORT9_FC_CONFIGr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2003e00,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PGW_OBM_PORT0_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_PORT_SPACING_REG_0r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001100,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_OS_PORT_SPACING_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_PORT_SPACING_REG_1r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001200,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_OS_PORT_SPACING_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_PORT_SPACING_REG_2r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001300,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_OS_PORT_SPACING_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_PORT_SPACING_REG_3r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001400,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_OS_PORT_SPACING_REG_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_PORT_SPACING_REG_4r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001500,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_OS_PORT_SPACING_REG_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_PORT_SPACING_REG_5r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001600,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_OS_PORT_SPACING_REG_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_PORT_SPACING_REG_6r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001700,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_OS_PORT_SPACING_REG_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_PORT_SPACING_REG_7r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001800,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_OS_PORT_SPACING_REG_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_TDM_REG_0r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000900,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_TDM_REG_1r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000a00,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_TDM_REG_2r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000b00,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_TDM_REG_3r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000c00,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_TDM_REG_4r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000d00,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_TDM_REG_5r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000e00,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_TDM_REG_6r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2000f00,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_OS_TDM_REG_7r */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001000,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_LR_TDM_REG_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_TDM_CONTROLr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2001900,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_PGW_TDM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00003e3e, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_TM_CONTROLr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2002100,
	0,
	4,
	soc_PGW_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_XGXS_COUNTER_MODEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2002a00,
	0,
	1,
	soc_PORT_XGXS_COUNTER_MODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PGW_XLP_POWER_DOWN_ENABLEr */
	soc_block_list[127],
	soc_genreg,
	1,
	0x2002700,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_PGW_XLP_POWER_DOWN_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PG_COUNTr */
	soc_block_list[5],
	soc_portreg,
	3,
	0x200004a,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PG_COUNT_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000160,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000160,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000090,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000090,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_COUNT_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000090,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000098,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000098,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_COUNT_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000098,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PG_GBL_HDRM_COUNTr */
	soc_block_list[5],
	soc_portreg,
	3,
	0x2000059,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_GBL_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_GBL_HDRM_COUNT_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000e0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_GBL_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PG_GBL_HDRM_COUNT_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000e0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_GBL_HDRM_COUNT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	52,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_GBL_HDRM_COUNT_BCM56624_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000e0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_GBL_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_GBL_HDRM_COUNT_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000e0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_GBL_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	25,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PG_GBL_HDRM_COUNT_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20001b0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_GBL_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG_GBL_HDRM_COUNT_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000e0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_GBL_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG_GBL_HDRM_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20001b0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_GBL_HDRM_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PG_HDRM_COUNTr */
	soc_block_list[5],
	soc_portreg,
	3,
	0x2000056,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PG_HDRM_COUNT_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20001a0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG_HDRM_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20001a0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_HDRM_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_HDRM_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000d0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_HDRM_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000d0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PG_HDRM_COUNT_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000d0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_HDRM_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	52,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_HDRM_COUNT_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000d0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	15,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG_HDRM_COUNT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000d0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_HDRM_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000d8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_HDRM_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000d8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_HDRM_COUNT_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000d8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PG_HDRM_LIMITr */
	soc_block_list[5],
	soc_portreg,
	3,
	0x200002b,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PG_HDRM_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PG_HDRM_LIMIT_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000130,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PG_HDRM_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG_HDRM_LIMIT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000130,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PG_HDRM_LIMIT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_HDRM_LIMIT_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000060,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PG_HDRM_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_HDRM_LIMIT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000060,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PG_HDRM_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PG_HDRM_LIMIT_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000060,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PG_HDRM_LIMIT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	52,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_HDRM_LIMIT_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000060,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PG_HDRM_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	25,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG_HDRM_LIMIT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000060,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PG_HDRM_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_HDRM_LIMIT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000068,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_HDRM_LIMIT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_HDRM_LIMIT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000068,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_HDRM_LIMIT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_HDRM_LIMIT_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000068,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_HDRM_LIMIT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PG_MINr */
	soc_block_list[5],
	soc_portreg,
	3,
	0x2000028,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_MINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PG_MIN_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000120,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_MINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG_MIN_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000120,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_MIN_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_MIN_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000050,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_MIN_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_MIN_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000050,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_MIN_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PG_MIN_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000050,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_MIN_CELL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	52,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_MIN_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000050,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_MIN_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG_MIN_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000050,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_MIN_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PG_MIN_COUNTr */
	soc_block_list[5],
	soc_portreg,
	3,
	0x200004d,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_MIN_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PG_MIN_COUNT_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000170,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_MIN_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG_MIN_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000170,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_MIN_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_MIN_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000a0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_MIN_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_MIN_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000a0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PG_MIN_COUNT_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000a0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_MIN_COUNT_CELL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	52,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_MIN_COUNT_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000a0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_MIN_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG_MIN_COUNT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000a0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_MIN_COUNT_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_MIN_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000a8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_MIN_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000a8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_MIN_COUNT_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_MIN_COUNT_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000a8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_MIN_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000058,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_MIN_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_MIN_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000058,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_MIN_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_MIN_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000058,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_MIN_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PG_PORT_MIN_COUNTr */
	soc_block_list[5],
	soc_portreg,
	3,
	0x2000050,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_PORT_MIN_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PG_PORT_MIN_COUNT_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000180,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_PORT_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG_PORT_MIN_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000180,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_PORT_MIN_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_PORT_MIN_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000b0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_PORT_MIN_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_PORT_MIN_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000b0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_PORT_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PG_PORT_MIN_COUNT_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000b0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_PORT_MIN_COUNT_CELL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	55,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_PORT_MIN_COUNT_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000b0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_PORT_MIN_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG_PORT_MIN_COUNT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000b0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_PORT_MIN_COUNT_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_PORT_MIN_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000b8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_PORT_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_PORT_MIN_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000b8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_PORT_MIN_COUNT_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_PORT_MIN_COUNT_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000b8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_PORT_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_RDE_COUNT_PACKETr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x2080398,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_RDE_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_RDE_MIN_COUNT_PACKETr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x20803a8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_RDE_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_RDE_MIN_PACKETr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x2080358,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RDE_MIN_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_RDE_RESET_OFFSET_PACKETr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x2080338,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RDE_RESET_OFFSET_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_RDE_RESET_VALUE_PACKETr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x20803f8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_RDE_RESET_VALUE_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_RDE_SHARED_COUNT_PACKETr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x20803c8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_RDE_SHARED_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_RDE_THRESH_SEL2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080326,
	0,
	1,
	soc_PG_RDE_THRESH_SEL2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PG_RESET_FLOORr */
	soc_block_list[5],
	soc_portreg,
	3,
	0x2000025,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_FLOORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PG_RESET_FLOOR_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000110,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_FLOOR_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff0, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG_RESET_FLOOR_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000110,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_FLOOR_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff0, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_RESET_FLOOR_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000040,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_FLOOR_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_RESET_FLOOR_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000040,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_FLOOR_CELL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PG_RESET_FLOOR_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000040,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PG_RESET_FLOOR_CELL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	52,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_RESET_FLOOR_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000040,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_FLOOR_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG_RESET_FLOOR_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000040,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PG_RESET_FLOOR_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PG_RESET_OFFSETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000100,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003ff0, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG_RESET_OFFSET_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000100,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_OFFSET_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff0, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_RESET_OFFSET_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000030,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_OFFSET_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_RESET_OFFSET_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000030,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_OFFSET_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PG_RESET_OFFSET_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000030,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PG_RESET_OFFSET_CELL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	52,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_RESET_OFFSET_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000030,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_OFFSET_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG_RESET_OFFSET_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000030,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PG_RESET_OFFSET_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_RESET_OFFSET_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000038,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_OFFSET_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_RESET_OFFSET_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000038,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_OFFSET_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_RESET_OFFSET_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000038,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_OFFSET_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PG_RESET_SELr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000024,
	0,
	3,
	soc_PG_RESET_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000777, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PG_RESET_VALUEr */
	soc_block_list[5],
	soc_portreg,
	3,
	0x2000061,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_RESET_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000bfff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PG_RESET_VALUE_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20001c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_RESET_VALUE_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG_RESET_VALUE_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20001c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_RESET_VALUE_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_RESET_VALUE_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000f0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_RESET_VALUE_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_RESET_VALUE_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000f0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_RESET_VALUE_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PG_RESET_VALUE_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000f0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_RESET_VALUE_CELL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	52,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_RESET_VALUE_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000f0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_RESET_VALUE_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG_RESET_VALUE_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000f0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_RESET_VALUE_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_RESET_VALUE_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000f8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_RESET_VALUE_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_RESET_VALUE_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000f8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_RESET_VALUE_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_RESET_VALUE_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000f8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_RESET_VALUE_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PG_SHARED_COUNTr */
	soc_block_list[5],
	soc_portreg,
	3,
	0x2000053,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PG_SHARED_COUNT_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000190,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG_SHARED_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000190,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_SHARED_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_SHARED_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_SHARED_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PG_SHARED_COUNT_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_SHARED_COUNT_CELL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	52,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_SHARED_COUNT_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG_SHARED_COUNT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_SHARED_COUNT_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_SHARED_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000c8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	2,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_SHARED_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000c8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_SHARED_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	30,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_SHARED_COUNT_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x20000c8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	17,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PG_SHARED_LIMIT_CELLr */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000023,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_PG_SHARED_LIMIT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PG_SHARED_LIMIT_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	8,
	0x2000023,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_PG_SHARED_LIMIT_CELL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	52,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PG_THRESH_SELr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000023,
	0,
	2,
	soc_PG_THRESH_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_THRESH_SEL2r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000026,
	0,
	1,
	soc_PG_RDE_THRESH_SEL2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	26,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PG_THRESH_SEL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000025,
	0,
	7,
	soc_PG_THRESH_SEL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	33,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PG_THRESH_SEL_BCM56624_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000025,
	0,
	7,
	soc_PG_THRESH_SEL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	7,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_THRESH_SEL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000025,
	0,
	7,
	soc_PG_THRESH_SEL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	23,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PG_THRESH_SEL_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000023,
	0,
	7,
	soc_PG_THRESH_SEL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PG_THRESH_SEL_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000023,
	0,
	8,
	soc_PG_THRESH_SEL_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_WL_COUNT_CELLr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x2080290,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_WL_COUNT_PACKETr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x2080298,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_WL_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_WL_MIN_CELLr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x2080250,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_MIN_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_WL_MIN_COUNT_CELLr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x20802a0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_MIN_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_WL_MIN_COUNT_PACKETr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x20802a8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_WL_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_WL_MIN_PACKETr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x2080258,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_WL_MIN_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_WL_RESET_FLOOR_CELLr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x2080240,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_FLOOR_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_WL_RESET_OFFSET_CELLr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x2080230,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_RESET_OFFSET_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_WL_RESET_OFFSET_PACKETr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x2080238,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PG_WL_RESET_OFFSET_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_WL_RESET_VALUE_CELLr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x20802f0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_RESET_VALUE_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_WL_RESET_VALUE_PACKETr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x20802f8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	2,
	soc_PG_WL_RESET_VALUE_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_WL_SHARED_COUNT_CELLr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x20802c0,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_WL_SHARED_COUNT_PACKETr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x20802c8,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PG_WL_SHARED_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PG_WL_THRESH_SEL2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080226,
	0,
	1,
	soc_PG_RDE_THRESH_SEL2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PHB2_COS_MAP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d0c,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PHB2_COS_MAP_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010c00,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PHB2_COS_MAP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d0d,
	0,
	3,
	soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PHB2_COS_MAP_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010d00,
	0,
	3,
	soc_EFP_METER_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PHB2_COS_MAP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d0e,
	0,
	3,
	soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PHB2_COS_MAP_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010e00,
	0,
	3,
	soc_EFP_METER_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PIFCSRr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80300,
	0,
	6,
	soc_PIFCSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_PKTAGINGLIMITr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80014,
	0,
	8,
	soc_PKTAGINGLIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_PKTAGINGLIMIT0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080001,
	0,
	8,
	soc_PKTAGINGLIMIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_PKTAGINGLIMIT1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080002,
	0,
	8,
	soc_PKTAGINGLIMIT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_PKTAGINGLIMIT0_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36000100,
	0,
	8,
	soc_PKTAGINGLIMIT0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_PKTAGINGLIMIT1_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36000200,
	0,
	8,
	soc_PKTAGINGLIMIT1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_PKTAGINGLIMIT_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80011,
	0,
	4,
	soc_PKTAGINGLIMIT_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_PKTAGINGLIMIT_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80029,
	0,
	8,
	soc_PKTAGINGLIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PKTAGINGLIMIT_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2025900,
	0,
	8,
	soc_PKTAGINGLIMIT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PKTAGINGLIMIT_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8001e,
	0,
	8,
	soc_PKTAGINGLIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_PKTAGINGLIMIT_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80011,
	0,
	8,
	soc_PKTAGINGLIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PKTAGINGLIMIT_BCM56800_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080001,
	0,
	8,
	soc_PKTAGINGLIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PKTAGINGLIMIT_BCM88230_A0r */
	soc_block_list[33],
	soc_genreg,
	1,
	0x80003,
	0,
	4,
	soc_PKTAGINGLIMIT_BCM88230_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_PKTAGINGTIMERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80013,
	0,
	2,
	soc_PKTAGINGTIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_PKTAGINGTIMER_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80028,
	0,
	2,
	soc_PKTAGINGTIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PKTAGINGTIMER_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2025800,
	0,
	2,
	soc_PKTAGINGTIMER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PKTAGINGTIMER_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8001d,
	0,
	2,
	soc_PKTAGINGTIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_PKTAGINGTIMER_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80010,
	0,
	2,
	soc_PKTAGINGTIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_PKTAGINGTIMER_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36000000,
	0,
	2,
	soc_PKTAGINGTIMER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_PKTAGINGTIMER_BCM56800_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080000,
	0,
	2,
	soc_PKTAGINGTIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PKTAGINGTIMER_BCM88230_A0r */
	soc_block_list[33],
	soc_genreg,
	1,
	0x80002,
	0,
	2,
	soc_PKTAGINGTIMER_BCM88230_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PKTBUF_ESM_DROPCNTr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080036,
	SOC_REG_FLAG_RO,
	1,
	soc_PKTBUF_ESM_DROPCNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PKTBUF_ESM_DROPCNT_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080132,
	SOC_REG_FLAG_RO,
	1,
	soc_PKTBUF_ESM_DROPCNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PKTBUF_ESM_OFFSETr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080035,
	0,
	3,
	soc_PKTBUF_ESM_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0x0001a05c, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PKTBUF_ESM_OFFSET_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080131,
	0,
	3,
	soc_PKTBUF_ESM_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0x0001a05c, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PKTEXTAGINGLIMIT0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd08000f,
	0,
	8,
	soc_PKTAGINGLIMIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PKTEXTAGINGLIMIT1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080010,
	0,
	8,
	soc_PKTAGINGLIMIT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PKTEXTAGINGLIMIT0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36000f00,
	0,
	8,
	soc_PKTAGINGLIMIT0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PKTEXTAGINGLIMIT1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36001000,
	0,
	8,
	soc_PKTAGINGLIMIT1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PKTEXTAGINGTIMERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd08000e,
	0,
	2,
	soc_PKTAGINGTIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PKTEXTAGINGTIMER_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36000e00,
	0,
	2,
	soc_PKTAGINGTIMER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PKTHDR0_0L_POWERDOWN_S0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf0800a0,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PKTHDR0_0L_POWERDOWN_S1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf0800a1,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PKTHDR0_0U_POWERDOWN_S2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf0800b2,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PKTHDR0_1_POWERDOWN_S0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf0800c0,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PKTHDR0_1_POWERDOWN_S1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf0800c1,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PKTHDR0_1_POWERDOWN_S2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf0800c2,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PKTHDRMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe08002b,
	0,
	5,
	soc_PKTHDRMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PKTHDRMEMDEBUG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a002b00,
	0,
	2,
	soc_PKTHDRMEMDEBUG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PKTHDRMEMDEBUG_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a002900,
	0,
	1,
	soc_FT_CNTR_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PKTLENGTHMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080050,
	0,
	2,
	soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PKTLENGTHMEMDEBUG_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080050,
	0,
	1,
	soc_CBPDATAMEMDEBUG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PKTLENGTH_POWERDOWN_S0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf0800e0,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PKTLENGTH_POWERDOWN_S1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf0800e1,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PKTLENGTH_POWERDOWN_S2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf0800e2,
	0,
	1,
	soc_CBPPOWERDOWN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PKTLINKMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	21,
	0x1008000a,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PKTLINKMEMDEBUG_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	30,
	0x1008000f,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PKTLINKMEMDEBUG_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	54,
	0x1008000f,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PKTLINKMEMDEBUG_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	55,
	0x1008000f,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PKTLINKMEMDEBUG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12002100,
	0,
	3,
	soc_CELLLINKMEMDEBUG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PKTLINKMEMDEBUG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	29,
	0x11080000,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PKTLINKMEMDEBUG_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080021,
	0,
	6,
	soc_MCFIFOMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PKTLINKMEMDEBUG_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x11080000,
	0,
	1,
	soc_CBPDATAMEMDEBUG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_PKTMAXBUCKETr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x80058,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PKTMAXBUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_PKTMAXBUCKETCONFIGr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x80050,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PKTMAXBUCKETCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PKTMAXBUCKETCONFIG_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0x2130400,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PKTMAXBUCKETCONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PKTMAXBUCKET_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	8,
	0x2130d00,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PKTMAXBUCKET_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_PKTPORTMAXBUCKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8004e,
	0,
	2,
	soc_PKTPORTMAXBUCKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_PKTPORTMAXBUCKETCONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8004d,
	0,
	2,
	soc_PKTPORTMAXBUCKETCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PKTPORTMAXBUCKETCONFIG_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2130200,
	0,
	2,
	soc_PKTPORTMAXBUCKETCONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PKTPORTMAXBUCKET_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2130300,
	0,
	2,
	soc_PKTPORTMAXBUCKET_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PKTREASINTREGr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x5802,
	0,
	23,
	soc_PKTREASINTREGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PKTREASINTREGMASKr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x5812,
	0,
	1,
	soc_PKTREASINTREGMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PKTSHAPECONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2130100,
	0,
	2,
	soc_PKTSHAPECONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PKT_DROP_ENABLEr */
	soc_block_list[137],
	soc_genreg,
	1,
	0x80b02,
	0,
	1,
	soc_PKT_DROP_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_PKT_DROP_ENABLE_BCM56334_A0r */
	soc_block_list[15],
	soc_genreg,
	1,
	0x80b02,
	0,
	1,
	soc_PKT_DROP_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_PKT_DROP_ENABLE_BCM56634_A0r */
	soc_block_list[139],
	soc_genreg,
	1,
	0x80b02,
	0,
	1,
	soc_PKT_DROP_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PKT_DROP_ENABLE_BCM56685_A0r */
	soc_block_list[141],
	soc_genreg,
	1,
	0x80b02,
	0,
	1,
	soc_PKT_DROP_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PKT_DROP_ENABLE_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xc08,
	0,
	1,
	soc_PKT_DROP_ENABLE_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PKT_DROP_ENABLE_BCM88230_A0r */
	soc_block_list[10],
	soc_genreg,
	1,
	0x80b02,
	0,
	1,
	soc_PKT_DROP_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PKT_LINK_MEM_DEBUG_TMr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12002100,
	0,
	2,
	soc_CELL_LINK_MEM_DEBUG_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PLANE_CROSSOVERr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80031,
	0,
	1,
	soc_PLANE_CROSSOVERr_fields,
	SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PLLRESETSr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x2f,
	0,
	8,
	soc_PLLRESETSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001f7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PLLSTATUSr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x3c,
	SOC_REG_FLAG_RO,
	8,
	soc_PLLSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00111117, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PMCPARITYENr */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3acf,
	0,
	1,
	soc_PMCPARITYENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PMFGENERALCONFIGURATION0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6100,
	0,
	32,
	soc_PMFGENERALCONFIGURATION0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PMFGENERALCONFIGURATION1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6101,
	0,
	15,
	soc_PMFGENERALCONFIGURATION1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f17f0ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PMFQUERYCNTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61e1,
	0,
	2,
	soc_PMFQUERYCNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PMF_CPU_TRAPCODEPROFILEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6102,
	0,
	1,
	soc_PMF_CPU_TRAPCODEPROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PMF_DEFAULTTCAM_ACTIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x610a,
	0,
	1,
	soc_PMF_DEFAULTTCAM_ACTIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PMU_PDG_BISR_LOAD_DONE_STATUSr */
	soc_block_list[134],
	soc_genreg,
	1,
	0x2024400,
	SOC_REG_FLAG_RO,
	32,
	soc_PMU_PDG_BISR_LOAD_DONE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_DIRECT_CMDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021010,
	SOC_REG_FLAG_WO,
	5,
	soc_PNOR_DIRECT_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_IDM_IDM_INTERRUPT_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811ea00,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_IDM_IDM_IO_CONTROL_DIRECTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811e408,
	0,
	2,
	soc_PNOR_IDM_IDM_IO_CONTROL_DIRECTr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_IDM_IDM_IO_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811e500,
	SOC_REG_FLAG_RO,
	1,
	soc_PNOR_IDM_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_IDM_IDM_RESET_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811e800,
	0,
	2,
	soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_IDM_IDM_RESET_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811e804,
	SOC_REG_FLAG_RO,
	5,
	soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_MEMC_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021000,
	SOC_REG_FLAG_RO,
	8,
	soc_PNOR_MEMC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_MEMIF_CFGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021004,
	SOC_REG_FLAG_RO,
	10,
	soc_PNOR_MEMIF_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
	SOC_RESET_MASK_DEC(0x00037fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_MEM_CFG_CLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802100c,
	SOC_REG_FLAG_WO,
	6,
	soc_PNOR_MEM_CFG_CLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_MEM_CFG_SETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021008,
	SOC_REG_FLAG_WO,
	4,
	soc_PNOR_MEM_CFG_SETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_OPMODE0_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021104,
	SOC_REG_FLAG_RO,
	11,
	soc_PNOR_OPMODE0_0r_fields,
	SOC_RESET_VAL_DEC(0x20fe0801, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_OPMODE0_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021124,
	SOC_REG_FLAG_RO,
	11,
	soc_PNOR_OPMODE0_1r_fields,
	SOC_RESET_VAL_DEC(0x22fe0801, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_OPMODE0_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021144,
	SOC_REG_FLAG_RO,
	11,
	soc_PNOR_OPMODE0_2r_fields,
	SOC_RESET_VAL_DEC(0x24fe0801, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_PCELL_ID_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_GICDIST_PCELL_ID_0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_PCELL_ID_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_GICDIST_PCELL_ID_1r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_PCELL_ID_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_GICDIST_PCELL_ID_2r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_PCELL_ID_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_GICDIST_PCELL_ID_3r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_PERIPH_ID_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_PNOR_PERIPH_ID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000052, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_PERIPH_ID_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021fe4,
	SOC_REG_FLAG_RO,
	3,
	soc_PNOR_PERIPH_ID_1r_fields,
	SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_PERIPH_ID_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021fe8,
	SOC_REG_FLAG_RO,
	3,
	soc_PNOR_PERIPH_ID_2r_fields,
	SOC_RESET_VAL_DEC(0x00000054, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_PERIPH_ID_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021fec,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_S2_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_REFRESH_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021020,
	0,
	2,
	soc_PNOR_REFRESH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_SET_CYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021014,
	SOC_REG_FLAG_WO,
	8,
	soc_PNOR_SET_CYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_SET_OPMODEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021018,
	SOC_REG_FLAG_WO,
	10,
	soc_PNOR_SET_OPMODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_SRAM_CYCLES0_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021100,
	SOC_REG_FLAG_RO,
	8,
	soc_PNOR_SRAM_CYCLES0_0r_fields,
	SOC_RESET_VAL_DEC(0x0002b3cc, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_SRAM_CYCLES0_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021120,
	SOC_REG_FLAG_RO,
	8,
	soc_PNOR_SRAM_CYCLES0_1r_fields,
	SOC_RESET_VAL_DEC(0x0002b3cc, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_SRAM_CYCLES0_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021140,
	SOC_REG_FLAG_RO,
	8,
	soc_PNOR_SRAM_CYCLES0_2r_fields,
	SOC_RESET_VAL_DEC(0x0002b3cc, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_USER_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021204,
	SOC_REG_FLAG_WO,
	2,
	soc_PNOR_USER_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PNOR_USER_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18021200,
	SOC_REG_FLAG_RO,
	2,
	soc_PNOR_USER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_POOL_DROP_STATEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080139,
	SOC_REG_FLAG_RO,
	4,
	soc_POOL_DROP_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_POOL_DROP_STATE_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080139,
	SOC_REG_FLAG_RO,
	4,
	soc_POOL_DROP_STATE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_POOL_DROP_STATE_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa013900,
	SOC_REG_FLAG_RO,
	4,
	soc_POOL_DROP_STATE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PORTCNTMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a002a00,
	0,
	1,
	soc_FT_CNTR_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORTGRPMETERINGBUCKETr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xa0801b8,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_EGRMETERINGBUCKET_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORTGRPMETERINGCONFIGr */
	soc_block_list[5],
	soc_genreg,
	4,
	0xa0801b0,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_EGRMETERINGCONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORTGRPMETERINGCONFIG1r */
	soc_block_list[5],
	soc_genreg,
	4,
	0xa0801b4,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGRMETERINGCONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORTGRP_WDRRCOUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x6000133,
	SOC_REG_FLAG_RO,
	3,
	soc_PORTGRP_WDRRCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORTGRP_WDRR_CONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x6080134,
	0,
	1,
	soc_PORTGRP_WDRR_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAPr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08064b,
	0,
	1,
	soc_TDBGC0_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAP_64r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1108004b,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_EMIRROR_CONTROL_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAP_64_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1108009b,
	0,
	2,
	soc_EMIRROR_CONTROL1_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAP_64_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46002f00,
	0,
	2,
	soc_PORT_BRIDGE_BMAP_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAP_64_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1108004b,
	0,
	2,
	soc_EMIRROR_CONTROL1_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAP_64_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08005b,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_EMIRROR_CONTROL_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAP_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf08012b,
	0,
	1,
	soc_UNKNOWN_HGI_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAP_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08012b,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAP_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf08012b,
	0,
	1,
	soc_RDBGC0_SELECT_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAP_BCM56514_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080138,
	0,
	1,
	soc_EMIRROR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAP_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080675,
	0,
	1,
	soc_EMIRROR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAP_HIr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08012c,
	0,
	1,
	soc_EMIRROR_CONTROL_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAP_HI_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf08012c,
	0,
	1,
	soc_EMIRROR_CONTROL_HI_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAP_HI_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf08012c,
	0,
	1,
	soc_EMIRROR_CONTROL_HI_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_BRIDGE_MIRROR_BMAPr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080691,
	0,
	1,
	soc_EMIRROR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_BRIDGE_MIRROR_BMAP_64r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08005c,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_EMIRROR_CONTROL_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_PORT_BRIDGE_MIRROR_BMAP_64_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x110800a2,
	0,
	2,
	soc_EMIRROR_CONTROL1_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PORT_BRIDGE_MIRROR_BMAP_64_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46006300,
	0,
	2,
	soc_PORT_BRIDGE_BMAP_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_BRIDGE_MIRROR_BMAP_64_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1108005c,
	0,
	2,
	soc_EMIRROR_CONTROL1_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_CBL_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801e5,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_CBL_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801e6,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_CBL_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801e7,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d1a,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d16,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e011600,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d1b,
	0,
	3,
	soc_CPU_TS_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d17,
	0,
	3,
	soc_CPU_TS_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e011700,
	0,
	3,
	soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d1c,
	0,
	3,
	soc_CPU_TS_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d18,
	0,
	3,
	soc_CPU_TS_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e011800,
	0,
	3,
	soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080188,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d13,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e011300,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d17,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080189,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d18,
	0,
	3,
	soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d14,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e011400,
	0,
	3,
	soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUS_INTR_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d18,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d19,
	0,
	3,
	soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e011500,
	0,
	3,
	soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUS_NACK_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d19,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_CDC_RXFIFO_CELL_CNTr */
	soc_block_list[143],
	soc_portreg,
	1,
	0x21700,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_CDC_RXFIFO_CELL_CNT_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x21700,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_CDC_RXFIFO_CELL_CNT_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21700,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_CDC_RXFIFO_CELL_CNT_BCM88030_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21700,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_CDC_RXFIFO_ECC_STATUSr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2028500,
	0,
	4,
	soc_PORT_CDC_RXFIFO_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_CDC_RXFIFO_ECC_STATUS_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2028500,
	0,
	4,
	soc_PORT_CDC_RXFIFO_ECC_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_CDC_RXFIFO_ECC_STATUS_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028500,
	0,
	4,
	soc_PORT_CDC_RXFIFO_ECC_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_CDC_RXFIFO_ECC_STATUS_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028500,
	0,
	4,
	soc_PORT_CDC_RXFIFO_ECC_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_CDC_RXFIFO_OVRFLWr */
	soc_block_list[143],
	soc_portreg,
	1,
	0x21800,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_CDC_RXFIFO_OVRFLW_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x21800,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_CDC_RXFIFO_OVRFLW_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21800,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21800,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_CELL_CNTr */
	soc_block_list[143],
	soc_portreg,
	1,
	0x21400,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_CELL_CNT_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x21400,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_CELL_CNT_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21400,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_CELL_CNT_BCM88030_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21400,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_CELL_REQ_CNTr */
	soc_block_list[143],
	soc_portreg,
	1,
	0x21500,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_TXFIFO_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_CELL_REQ_CNT_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x21500,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_TXFIFO_CELL_REQ_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_CELL_REQ_CNT_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21500,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_TXFIFO_CELL_REQ_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_CELL_REQ_CNT_BCM88030_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21500,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_TXFIFO_CELL_REQ_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_ECC_STATUSr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2028400,
	0,
	4,
	soc_PORT_CDC_RXFIFO_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_ECC_STATUS_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2028400,
	0,
	4,
	soc_PORT_CDC_RXFIFO_ECC_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_ECC_STATUS_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028400,
	0,
	4,
	soc_PORT_CDC_RXFIFO_ECC_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_ECC_STATUS_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028400,
	0,
	4,
	soc_PORT_CDC_RXFIFO_ECC_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_OVRFLWr */
	soc_block_list[143],
	soc_portreg,
	1,
	0x21600,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_OVRFLW_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x21600,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_OVRFLW_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21600,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_CDC_TXFIFO_OVRFLW_BCM88030_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21600,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_CMAC_MODEr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025600,
	0,
	1,
	soc_PORT_CMAC_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_CMAC_MODE_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2025600,
	0,
	1,
	soc_PORT_CMAC_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_CMAC_MODE_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025600,
	0,
	1,
	soc_PORT_CMAC_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_CNTMAXSIZEr */
	soc_block_list[143],
	soc_portreg,
	1,
	0x24900,
	0,
	1,
	soc_PORT_CNTMAXSIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_CNTMAXSIZE_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x24900,
	0,
	1,
	soc_PORT_CNTMAXSIZE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_CNTMAXSIZE_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x24900,
	0,
	1,
	soc_PORT_CNTMAXSIZE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_CNTMAXSIZE_BCM88030_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x24900,
	0,
	1,
	soc_PORT_CNTMAXSIZE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_CONFIGr */
	soc_block_list[143],
	soc_portreg,
	1,
	0x20000,
	0,
	13,
	soc_PORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_CONFIG0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80103,
	0,
	2,
	soc_PORT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_CONFIG1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80104,
	0,
	2,
	soc_PORT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_CONFIG2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80105,
	0,
	2,
	soc_PORT_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_CONFIG3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80106,
	0,
	2,
	soc_PORT_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_CONFIG_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x20000,
	0,
	13,
	soc_PORT_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_CONFIG_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x20000,
	0,
	13,
	soc_PORT_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_CONFIG_BCM88030_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x20000,
	0,
	13,
	soc_PORT_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_COUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000043,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000043,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000080,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000080,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_COUNT_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000080,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_COUNT_CELL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	53,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_COUNT_CELL_BCM56450_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x8008000,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_COUNT_CELL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_COUNT_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000080,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	18,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_COUNT_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x8008000,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_COUNT_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_COUNT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000080,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_COUNT_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000081,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000081,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_COUNT_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000081,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	18,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_ECC_CONTROLr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027a00,
	0,
	6,
	soc_PORT_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_ECC_CONTROL_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2027a00,
	0,
	6,
	soc_PORT_ECC_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_ECC_CONTROL_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027a00,
	0,
	6,
	soc_PORT_ECC_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_ECC_CONTROL_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027a00,
	0,
	6,
	soc_PORT_ECC_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_EEE_CLOCK_GATEr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025100,
	0,
	3,
	soc_PORT_EEE_CLOCK_GATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EEE_CLOCK_GATE_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2025100,
	0,
	3,
	soc_PORT_EEE_CLOCK_GATE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EEE_CLOCK_GATE_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025100,
	0,
	3,
	soc_PORT_EEE_CLOCK_GATE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EEE_CLOCK_GATE_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025100,
	0,
	3,
	soc_PORT_EEE_CLOCK_GATE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EEE_CORE0_CLOCK_GATE_COUNTERr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025400,
	0,
	1,
	soc_PORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EEE_CORE0_CLOCK_GATE_COUNTER_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2025400,
	0,
	1,
	soc_PORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EEE_CORE0_CLOCK_GATE_COUNTER_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025400,
	0,
	1,
	soc_PORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EEE_CORE1_CLOCK_GATE_COUNTERr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025300,
	0,
	1,
	soc_PORT_EEE_CORE1_CLOCK_GATE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EEE_CORE1_CLOCK_GATE_COUNTER_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2025300,
	0,
	1,
	soc_PORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EEE_CORE1_CLOCK_GATE_COUNTER_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2025300,
	0,
	1,
	soc_PORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EEE_CORE2_CLOCK_GATE_COUNTERr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025200,
	0,
	1,
	soc_PORT_EEE_CORE1_CLOCK_GATE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EEE_CORE2_CLOCK_GATE_COUNTER_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2025200,
	0,
	1,
	soc_PORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EEE_CORE2_CLOCK_GATE_COUNTER_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2025200,
	0,
	1,
	soc_PORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_EEE_CORE_0_CLOCK_GATE_COUNTERr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025400,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_EEE_CORE_1_CLOCK_GATE_COUNTERr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025300,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_EEE_CORE_2_CLOCK_GATE_COUNTERr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025200,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_EEE_COUNTER_MODEr */
	soc_block_list[143],
	soc_portreg,
	1,
	0x24500,
	0,
	1,
	soc_PORT_EEE_COUNTER_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EEE_COUNTER_MODE_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x24500,
	0,
	1,
	soc_PORT_EEE_COUNTER_MODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EEE_COUNTER_MODE_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x24500,
	0,
	1,
	soc_PORT_EEE_COUNTER_MODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EEE_COUNTER_MODE_BCM88030_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x24500,
	0,
	1,
	soc_PORT_EEE_COUNTER_MODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_EEE_DURATION_TIMER_PULSEr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025900,
	0,
	1,
	soc_PORT_EEE_DURATION_TIMER_PULSEr_fields,
	SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EEE_DURATION_TIMER_PULSE_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2025900,
	0,
	1,
	soc_PORT_EEE_DURATION_TIMER_PULSE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EEE_DURATION_TIMER_PULSE_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025900,
	0,
	1,
	soc_PORT_EEE_DURATION_TIMER_PULSE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EEE_DURATION_TIMER_PULSE_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025900,
	0,
	1,
	soc_PORT_EEE_DURATION_TIMER_PULSE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG0_RXFIFO_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028900,
	0,
	4,
	soc_PORT_EHG0_RXFIFO_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG0_RXFIFO_ECC_STATUS_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2028900,
	0,
	4,
	soc_PORT_EHG0_RXFIFO_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG0_RXFIFO_ECC_STATUS_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028900,
	0,
	4,
	soc_PORT_EHG0_RXFIFO_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG0_RX_DATA_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028d00,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG0_RX_DATA_ECC_STATUS_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2028d00,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG0_RX_DATA_ECC_STATUS_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028d00,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG0_RX_MASK_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028e00,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG0_RX_MASK_ECC_STATUS_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2028e00,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG0_RX_MASK_ECC_STATUS_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028e00,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG0_TX_DATA_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028c00,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG0_TX_DATA_ECC_STATUS_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2028c00,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG0_TX_DATA_ECC_STATUS_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028c00,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG1_RXFIFO_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028a00,
	0,
	4,
	soc_PORT_EHG1_RXFIFO_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG1_RXFIFO_ECC_STATUS_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2028a00,
	0,
	4,
	soc_PORT_EHG0_RXFIFO_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG1_RXFIFO_ECC_STATUS_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2028a00,
	0,
	4,
	soc_PORT_EHG0_RXFIFO_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG1_RX_DATA_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029000,
	0,
	4,
	soc_PORT_EHG1_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG1_RX_DATA_ECC_STATUS_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2029000,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG1_RX_DATA_ECC_STATUS_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2029000,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG1_RX_MASK_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029100,
	0,
	4,
	soc_PORT_EHG1_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG1_RX_MASK_ECC_STATUS_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2029100,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG1_RX_MASK_ECC_STATUS_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2029100,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG1_TX_DATA_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028f00,
	0,
	4,
	soc_PORT_EHG1_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG1_TX_DATA_ECC_STATUS_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2028f00,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG1_TX_DATA_ECC_STATUS_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2028f00,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG2_RXFIFO_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028b00,
	0,
	4,
	soc_PORT_EHG1_RXFIFO_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG2_RXFIFO_ECC_STATUS_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2028b00,
	0,
	4,
	soc_PORT_EHG0_RXFIFO_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG2_RXFIFO_ECC_STATUS_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2028b00,
	0,
	4,
	soc_PORT_EHG0_RXFIFO_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG2_RX_DATA_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029300,
	0,
	4,
	soc_PORT_EHG1_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG2_RX_DATA_ECC_STATUS_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2029300,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG2_RX_DATA_ECC_STATUS_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2029300,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG2_RX_MASK_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029400,
	0,
	4,
	soc_PORT_EHG1_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG2_RX_MASK_ECC_STATUS_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2029400,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG2_RX_MASK_ECC_STATUS_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2029400,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG2_TX_DATA_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029200,
	0,
	4,
	soc_PORT_EHG1_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG2_TX_DATA_ECC_STATUS_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2029200,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG2_TX_DATA_ECC_STATUS_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2029200,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG_ECC_CONTROLr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028600,
	0,
	4,
	soc_PORT_EHG_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG_ECC_CONTROL_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2028600,
	0,
	4,
	soc_PORT_EHG_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG_ECC_CONTROL_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028600,
	0,
	4,
	soc_PORT_EHG_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG_FORCE_DOUBLE_BIT_ERRORr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028700,
	0,
	12,
	soc_PORT_EHG_FORCE_DOUBLE_BIT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG_FORCE_DOUBLE_BIT_ERROR_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2028700,
	0,
	12,
	soc_PORT_EHG_FORCE_DOUBLE_BIT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG_FORCE_DOUBLE_BIT_ERROR_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028700,
	0,
	12,
	soc_PORT_EHG_FORCE_DOUBLE_BIT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG_FORCE_SINGLE_BIT_ERRORr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028800,
	0,
	12,
	soc_PORT_EHG_FORCE_DOUBLE_BIT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG_FORCE_SINGLE_BIT_ERROR_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2028800,
	0,
	12,
	soc_PORT_EHG_FORCE_DOUBLE_BIT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG_FORCE_SINGLE_BIT_ERROR_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028800,
	0,
	12,
	soc_PORT_EHG_FORCE_DOUBLE_BIT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG_RXFIFO_CELL_CNTr */
	soc_block_list[144],
	soc_portreg,
	1,
	0x22100,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_EHG_RXFIFO_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG_RXFIFO_CELL_CNT_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x22100,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_EHG_RXFIFO_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG_RXFIFO_CELL_CNT_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x22100,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_EHG_RXFIFO_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG_RXFIFO_OVRFLWr */
	soc_block_list[144],
	soc_portreg,
	1,
	0x22200,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG_RXFIFO_OVRFLW_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x22200,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG_RXFIFO_OVRFLW_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x22200,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG_RX_CONTROLr */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21d00,
	0,
	8,
	soc_PORT_EHG_RX_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00600000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG_RX_CONTROL_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x21d00,
	0,
	8,
	soc_PORT_EHG_RX_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00600000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG_RX_CONTROL_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21d00,
	0,
	8,
	soc_PORT_EHG_RX_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00600000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG_RX_PKT_DROPr */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21c00,
	0,
	1,
	soc_PORT_EHG_RX_PKT_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG_RX_PKT_DROP_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x21c00,
	0,
	1,
	soc_PORT_EHG_RX_PKT_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG_RX_PKT_DROP_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21c00,
	0,
	1,
	soc_PORT_EHG_RX_PKT_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG_TPIDr */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21f00,
	0,
	1,
	soc_PORT_EHG_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG_TPID_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x21f00,
	0,
	1,
	soc_PORT_EHG_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG_TPID_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21f00,
	0,
	1,
	soc_PORT_EHG_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG_TX_CONTROLr */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21e00,
	0,
	7,
	soc_PORT_EHG_TX_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG_TX_CONTROL_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x21e00,
	0,
	7,
	soc_PORT_EHG_TX_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG_TX_CONTROL_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21e00,
	0,
	7,
	soc_PORT_EHG_TX_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_EHG_TX_IPV4IDr */
	soc_block_list[144],
	soc_portreg,
	1,
	0x22000,
	0,
	1,
	soc_PORT_EHG_TX_IPV4IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_EHG_TX_IPV4ID_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x22000,
	0,
	1,
	soc_PORT_EHG_TX_IPV4IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_EHG_TX_IPV4ID_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x22000,
	0,
	1,
	soc_PORT_EHG_TX_IPV4IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_ENABLE_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2024e00,
	0,
	12,
	soc_PORT_ENABLE_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_ENABLE_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2024e00,
	0,
	12,
	soc_PORT_ENABLE_REG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_ENABLE_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2024e00,
	0,
	12,
	soc_PORT_ENABLE_REG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_ENABLE_REG_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2024e00,
	0,
	12,
	soc_PORT_ENABLE_REG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_FAULT_LINK_STATUSr */
	soc_block_list[143],
	soc_portreg,
	1,
	0x24b00,
	0,
	2,
	soc_PORT_FAULT_LINK_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_FAULT_LINK_STATUS_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x24b00,
	0,
	2,
	soc_PORT_FAULT_LINK_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_FAULT_LINK_STATUS_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x24b00,
	0,
	2,
	soc_PORT_FAULT_LINK_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_FAULT_LINK_STATUS_BCM88030_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x24b00,
	0,
	2,
	soc_PORT_FAULT_LINK_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PORT_FC_STATUSr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000060,
	SOC_REG_FLAG_RO,
	4,
	soc_PORT_FC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff7f3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_FC_STATUS_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x20000e8,
	SOC_REG_FLAG_RO,
	2,
	soc_PORT_FC_STATUS_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	55,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_FC_STATUS_BCM56624_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x20000e8,
	SOC_REG_FLAG_RO,
	4,
	soc_PORT_FC_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_FC_STATUS_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x20000e8,
	SOC_REG_FLAG_RO,
	2,
	soc_PORT_FC_STATUS_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	19,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_FC_STATUS_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x800e800,
	SOC_REG_FLAG_RO,
	2,
	soc_PORT_FC_STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_FC_STATUS_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000060,
	SOC_REG_FLAG_RO,
	4,
	soc_PORT_FC_STATUS_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_FC_STATUS_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x20000e8,
	SOC_REG_FLAG_RO,
	2,
	soc_PORT_FC_STATUS_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_FC_STATUS_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000060,
	SOC_REG_FLAG_RO,
	4,
	soc_PORT_FC_STATUS_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_FORCE_DOUBLE_BIT_ERRORr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027b00,
	0,
	10,
	soc_PORT_FORCE_DOUBLE_BIT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_FORCE_DOUBLE_BIT_ERROR_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2027b00,
	0,
	10,
	soc_PORT_FORCE_DOUBLE_BIT_ERROR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_FORCE_DOUBLE_BIT_ERROR_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027b00,
	0,
	10,
	soc_PORT_FORCE_DOUBLE_BIT_ERROR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_FORCE_DOUBLE_BIT_ERROR_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027b00,
	0,
	10,
	soc_PORT_FORCE_DOUBLE_BIT_ERROR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_FORCE_SINGLE_BIT_ERRORr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027c00,
	0,
	10,
	soc_PORT_FORCE_DOUBLE_BIT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_FORCE_SINGLE_BIT_ERROR_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2027c00,
	0,
	10,
	soc_PORT_FORCE_DOUBLE_BIT_ERROR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_FORCE_SINGLE_BIT_ERROR_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027c00,
	0,
	10,
	soc_PORT_FORCE_DOUBLE_BIT_ERROR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_FORCE_SINGLE_BIT_ERROR_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027c00,
	0,
	10,
	soc_PORT_FORCE_DOUBLE_BIT_ERROR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_BOD_FIFO_ECC_ENABLEr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80009,
	0,
	1,
	soc_PORT_GROUP4_BOD_FIFO_ECC_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_BOD_FIFO_FULL_ERR_STATUSr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x8000d,
	0,
	4,
	soc_PORT_GROUP4_BOD_FIFO_FULL_ERR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_CTRL_FIFO_FULL_ERR_STATUSr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x8000e,
	0,
	4,
	soc_PORT_GROUP4_CTRL_FIFO_FULL_ERR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_ISO_ENABLEr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80018,
	0,
	1,
	soc_PORT_GROUP4_ISO_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_PORT_GROUP4_TDM_CONTROLr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80008,
	0,
	2,
	soc_PORT_GROUP4_TDM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_TDM_CONTROL_BCM56840_B0r */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80008,
	0,
	3,
	soc_PORT_GROUP4_TDM_CONTROL_BCM56840_B0r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_TDM_REG_0r */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80000,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_TDM_REG_1r */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80001,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_TDM_REG_2r */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80002,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_TDM_REG_3r */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80003,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_TDM_REG_4r */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80004,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_TDM_REG_5r */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80005,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_TDM_REG_6r */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80006,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_TDM_REG_7r */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80007,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_XLP0_BOD_FIFO_ECC_STATUS_INTRr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80010,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_XLP0_CTRL_FIFO_ECC_STATUS_INTRr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80011,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_XLP1_BOD_FIFO_ECC_STATUS_INTRr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80012,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_XLP1_CTRL_FIFO_ECC_STATUS_INTRr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80013,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_XLP2_BOD_FIFO_ECC_STATUS_INTRr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80014,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_XLP2_CTRL_FIFO_ECC_STATUS_INTRr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80015,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_XLP3_BOD_FIFO_ECC_STATUS_INTRr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80016,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_XLP3_CTRL_FIFO_ECC_STATUS_INTRr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x80017,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP4_XLPORT_POWER_DOWN_ENABLEr */
	soc_block_list[37],
	soc_genreg,
	1,
	0x8000a,
	0,
	4,
	soc_PORT_GROUP4_XLPORT_POWER_DOWN_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_BOD_FIFO_ECC_ENABLEr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80009,
	0,
	1,
	soc_PORT_GROUP4_BOD_FIFO_ECC_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_BOD_FIFO_FULL_ERR_STATUSr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x8001a,
	0,
	5,
	soc_PORT_GROUP5_BOD_FIFO_FULL_ERR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_CTRL_FIFO_FULL_ERR_STATUSr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x8001b,
	0,
	5,
	soc_PORT_GROUP5_CTRL_FIFO_FULL_ERR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_ISO_ENABLEr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x8001c,
	0,
	1,
	soc_PORT_GROUP5_ISO_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_QGPORT_ENABLEr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x8000d,
	0,
	1,
	soc_PORT_GROUP5_QGPORT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_PORT_GROUP5_TDM_CONTROLr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80008,
	0,
	2,
	soc_PORT_GROUP4_TDM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_TDM_CONTROL_BCM56840_B0r */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80008,
	0,
	3,
	soc_PORT_GROUP4_TDM_CONTROL_BCM56840_B0r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_TDM_REG_0r */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80000,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_TDM_REG_1r */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80001,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_TDM_REG_2r */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80002,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_TDM_REG_3r */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80003,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_TDM_REG_4r */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80004,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_TDM_REG_5r */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80005,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_TDM_REG_6r */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80006,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_TDM_REG_7r */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80007,
	0,
	4,
	soc_PORT_GROUP4_TDM_REG_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_XLP0_BOD_FIFO_ECC_STATUS_INTRr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80010,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_XLP0_CTRL_FIFO_ECC_STATUS_INTRr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80011,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_XLP1_BOD_FIFO_ECC_STATUS_INTRr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80012,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_XLP1_CTRL_FIFO_ECC_STATUS_INTRr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80013,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_XLP2_BOD_FIFO_ECC_STATUS_INTRr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80014,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_XLP2_CTRL_FIFO_ECC_STATUS_INTRr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80015,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_XLP3_BOD_FIFO_ECC_STATUS_INTRr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80016,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_XLP3_CTRL_FIFO_ECC_STATUS_INTRr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80017,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_XLP4_BOD_FIFO_ECC_STATUS_INTRr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80018,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_XLP4_CTRL_FIFO_ECC_STATUS_INTRr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x80019,
	0,
	4,
	soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_GROUP5_XLPORT_POWER_DOWN_ENABLEr */
	soc_block_list[35],
	soc_genreg,
	1,
	0x8000a,
	0,
	5,
	soc_PORT_GROUP5_XLPORT_POWER_DOWN_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_HDRM_COUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000050,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_HDRM_ENABLEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801f8,
	0,
	17,
	soc_PORT_HDRM_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PORT_INITIAL_COPY_COUNT_WIDTHr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x90011000,
	0,
	1,
	soc_PORT_INITIAL_COPY_COUNT_WIDTHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	72,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_INTR_ENABLEr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2029900,
	0,
	23,
	soc_PORT_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_INTR_ENABLE_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2029900,
	0,
	23,
	soc_PORT_INTR_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_INTR_ENABLE_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029900,
	0,
	23,
	soc_PORT_INTR_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_INTR_ENABLE_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029900,
	0,
	23,
	soc_PORT_INTR_ENABLE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_INTR_STATUSr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2029800,
	SOC_REG_FLAG_RO,
	23,
	soc_PORT_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_INTR_STATUS_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2029800,
	SOC_REG_FLAG_RO,
	23,
	soc_PORT_INTR_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_INTR_STATUS_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029800,
	SOC_REG_FLAG_RO,
	23,
	soc_PORT_INTR_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_INTR_STATUS_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029800,
	SOC_REG_FLAG_RO,
	23,
	soc_PORT_INTR_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08025e,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d2a,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e012a00,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d28,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08025f,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d2b,
	0,
	3,
	soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e012b00,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d29,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080260,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d2c,
	0,
	3,
	soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e012c00,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d2a,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_LB_WREDAVGQSIZE_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x120000b0,
	0,
	1,
	soc_PORT_LB_WREDAVGQSIZE_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_LED_CHAIN_CONFIGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029700,
	0,
	1,
	soc_PORT_LED_CHAIN_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_LED_CHAIN_CONFIG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2029700,
	0,
	1,
	soc_PORT_LED_CHAIN_CONFIG_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_LED_CHAIN_CONFIG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029700,
	0,
	1,
	soc_PORT_LED_CHAIN_CONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_LIMIT_STATESr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x8013400,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_PORT_LIMIT_STATESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_LIMIT_STATE_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080134,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_PORT_LIMIT_STATE_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_LIMIT_STATE_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080135,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_PORT_LIMIT_STATE_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_LIMIT_STATE_0_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080134,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_PORT_LIMIT_STATE_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_LIMIT_STATE_1_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080135,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_PORT_LIMIT_STATE_0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_LINKSTATUS_DOWNr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2029500,
	SOC_REG_FLAG_RO,
	12,
	soc_PORT_LINKSTATUS_DOWNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_LINKSTATUS_DOWN_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2029500,
	SOC_REG_FLAG_RO,
	12,
	soc_PORT_LINKSTATUS_DOWN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_LINKSTATUS_DOWN_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029500,
	SOC_REG_FLAG_RO,
	12,
	soc_PORT_LINKSTATUS_DOWN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_LINKSTATUS_DOWN_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029500,
	SOC_REG_FLAG_RO,
	12,
	soc_PORT_LINKSTATUS_DOWN_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_LINKSTATUS_DOWN_CLEARr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2029600,
	0,
	12,
	soc_PORT_LINKSTATUS_DOWN_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_LINKSTATUS_DOWN_CLEAR_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2029600,
	0,
	12,
	soc_PORT_LINKSTATUS_DOWN_CLEAR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_LINKSTATUS_DOWN_CLEAR_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029600,
	0,
	12,
	soc_PORT_LINKSTATUS_DOWN_CLEAR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_LINKSTATUS_DOWN_CLEAR_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029600,
	0,
	12,
	soc_PORT_LINKSTATUS_DOWN_CLEAR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_LLFC_CFGr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x15000070,
	0,
	9,
	soc_PORT_LLFC_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000188, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	39,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_LLFC_CFG_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x15000070,
	0,
	9,
	soc_PORT_LLFC_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000188, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	53,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_MAC_CONTROLr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025500,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	10,
	soc_PORT_MAC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_MAC_CONTROL_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2025500,
	0,
	10,
	soc_PORT_MAC_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_MAC_CONTROL_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025500,
	0,
	10,
	soc_PORT_MAC_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_MAC_CONTROL_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025500,
	0,
	10,
	soc_PORT_MAC_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PORT_MAX_PKT_SIZEr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000021,
	0,
	1,
	soc_PORT_MAX_PKT_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_MAX_PKT_SIZE_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000022,
	0,
	1,
	soc_PORT_MAX_PKT_SIZE_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	55,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_MAX_PKT_SIZE_BCM56624_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000022,
	0,
	1,
	soc_PORT_MAX_PKT_SIZE_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_MAX_PKT_SIZE_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000022,
	0,
	1,
	soc_PORT_MAX_PKT_SIZE_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	19,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_MAX_PKT_SIZE_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x8002200,
	0,
	1,
	soc_PORT_MAX_PKT_SIZE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_MAX_PKT_SIZE_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000021,
	0,
	1,
	soc_PORT_MAX_PKT_SIZE_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_MAX_SHARED_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000021,
	0,
	1,
	soc_PORT_MAX_SHARED_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_MAX_SHARED_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000021,
	0,
	1,
	soc_PORT_MAX_SHARED_CELL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	55,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_MIB_RESETr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025700,
	0,
	1,
	soc_PORT_MIB_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_MIB_RESET_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2025700,
	0,
	1,
	soc_PORT_MIB_RESET_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_MIB_RESET_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025700,
	0,
	1,
	soc_PORT_MIB_RESET_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_MIB_RESET_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025700,
	0,
	1,
	soc_PORT_MIB_RESET_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_MIB_RSC0_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027d00,
	0,
	4,
	soc_PORT_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_MIB_RSC0_ECC_STATUS_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2027d00,
	0,
	4,
	soc_PORT_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_MIB_RSC0_ECC_STATUS_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027d00,
	0,
	4,
	soc_PORT_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_MIB_RSC1_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027e00,
	0,
	4,
	soc_PORT_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_MIB_RSC1_ECC_STATUS_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2027e00,
	0,
	4,
	soc_PORT_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_MIB_RSC1_ECC_STATUS_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027e00,
	0,
	4,
	soc_PORT_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_MIB_RSC_0_ECC_STATUSr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027d00,
	0,
	4,
	soc_PORT_MIB_RSC_0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_MIB_RSC_1_ECC_STATUSr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027e00,
	0,
	4,
	soc_PORT_MIB_RSC_0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_MIB_TSC0_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027f00,
	0,
	4,
	soc_PORT_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_MIB_TSC0_ECC_STATUS_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2027f00,
	0,
	4,
	soc_PORT_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_MIB_TSC0_ECC_STATUS_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027f00,
	0,
	4,
	soc_PORT_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_MIB_TSC1_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028000,
	0,
	4,
	soc_PORT_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_MIB_TSC1_ECC_STATUS_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2028000,
	0,
	4,
	soc_PORT_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_MIB_TSC1_ECC_STATUS_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028000,
	0,
	4,
	soc_PORT_MIB_RSC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_MIB_TSC_0_ECC_STATUSr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027f00,
	0,
	4,
	soc_PORT_MIB_RSC_0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_MIB_TSC_1_ECC_STATUSr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2028000,
	0,
	4,
	soc_PORT_MIB_RSC_0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PORT_MINr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000020,
	0,
	1,
	soc_PORT_MINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_MIN_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000020,
	0,
	3,
	soc_PORT_MIN_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_MIN_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000020,
	0,
	3,
	soc_PORT_MIN_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_MIN_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000020,
	0,
	1,
	soc_PORT_MIN_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_MIN_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000020,
	0,
	1,
	soc_PORT_MIN_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_MIN_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000020,
	0,
	1,
	soc_PORT_MIN_CELL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	53,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_MIN_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000020,
	0,
	1,
	soc_PORT_MIN_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	18,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_MIN_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000020,
	0,
	1,
	soc_PORT_MIN_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PORT_MIN_COUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000044,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_MIN_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_MIN_COUNT_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000044,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_MIN_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000044,
	SOC_REG_FLAG_RO,
	3,
	soc_PORT_MIN_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_MIN_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000082,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_MIN_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_MIN_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000082,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_MIN_COUNT_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000082,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_MIN_COUNT_CELL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	53,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_MIN_COUNT_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000082,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_MIN_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	18,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_MIN_COUNT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000082,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_MIN_COUNT_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_MIN_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000083,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_MIN_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000083,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_MIN_COUNT_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_MIN_COUNT_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000083,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	18,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_MIN_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000021,
	0,
	1,
	soc_PORT_MIN_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_MIN_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000021,
	0,
	1,
	soc_PORT_MIN_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_MIN_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000021,
	0,
	1,
	soc_PORT_MIN_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	18,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_MIN_PG_ENABLEr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000137,
	0,
	1,
	soc_PORT_MIN_PG_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_MIN_PG_ENABLE_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000137,
	0,
	1,
	soc_PORT_MIN_PG_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	53,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_MLD_CTRL_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025a00,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_PORT_MLD_CTRL_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_MLD_CTRL_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2025a00,
	0,
	2,
	soc_PORT_MLD_CTRL_REG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_MLD_CTRL_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025a00,
	0,
	2,
	soc_PORT_MLD_CTRL_REG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_MLD_CTRL_REG_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025a00,
	0,
	2,
	soc_PORT_MLD_CTRL_REG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_PORT_MODE_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2024d00,
	0,
	10,
	soc_PORT_MODE_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_MODE_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2024d00,
	0,
	13,
	soc_PORT_MODE_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_MODE_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2024d00,
	0,
	13,
	soc_PORT_MODE_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_MODE_REG_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2024d00,
	0,
	10,
	soc_PORT_MODE_REG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_MODE_REG_BCM88660_A0r */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2024d00,
	0,
	13,
	soc_PORT_MODE_REG_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_OR_TRUNK_MAC_COUNT_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7080190,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7080191,
	0,
	3,
	soc_CPU_TS_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7080192,
	0,
	3,
	soc_CPU_TS_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_OR_TRUNK_MAC_LIMIT_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7080193,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7080194,
	0,
	3,
	soc_CPU_TS_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7080195,
	0,
	3,
	soc_CPU_TS_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_OVQ_PAUSE_ENABLE0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080008,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PORT_OVQ_PAUSE_ENABLE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_OVQ_PAUSE_ENABLE1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080009,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PORT_OVQ_PAUSE_ENABLE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_OVQ_PAUSE_ENABLE0_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080008,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PORT_OVQ_PAUSE_ENABLE0_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_OVQ_PAUSE_ENABLE_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa000800,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PORT_OVQ_PAUSE_ENABLE_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_PAUSE_ENABLEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080005,
	0,
	1,
	soc_PORT_PAUSE_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_PAUSE_ENABLE0_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080006,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PORT_PAUSE_ENABLE0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_PAUSE_ENABLE0_64_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080006,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PORT_PAUSE_ENABLE0_64_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_PAUSE_ENABLE1_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080007,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PORT_PAUSE_ENABLE0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_PAUSE_ENABLE1_64_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080007,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PORT_PAUSE_ENABLE0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_PAUSE_ENABLE_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080005,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PORT_PAUSE_ENABLE_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_PAUSE_ENABLE_64_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080005,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_PORT_PAUSE_ENABLE_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_PAUSE_ENABLE_64_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa000400,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PORT_PAUSE_ENABLE_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_PFC_CFG0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x52007000,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PORT_PFC_CFG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_PFC_CFG1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x52007100,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PORT_PFC_CFG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PORT_PFC_CFG2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56008200,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PORT_PFC_CFG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PORT_PFC_CFG3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56008300,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PORT_PFC_CFG1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_PFC_CFG0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56006e00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PORT_PFC_CFG0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PORT_PFC_CFG0_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56008000,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PORT_PFC_CFG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PORT_PFC_CFG1_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56008100,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PORT_PFC_CFG1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_PG_SPIDr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000073,
	0,
	8,
	soc_PORT_PG_SPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_PG_SPID_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000073,
	0,
	8,
	soc_PORT_PG_SPID_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	55,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_PG_SPID_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x8007300,
	0,
	8,
	soc_PORT_PG_SPID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_POWER_SAVEr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025000,
	0,
	4,
	soc_PORT_POWER_SAVEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_POWER_SAVE_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2025000,
	0,
	4,
	soc_PORT_POWER_SAVE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_POWER_SAVE_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025000,
	0,
	4,
	soc_PORT_POWER_SAVE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_POWER_SAVE_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025000,
	0,
	4,
	soc_PORT_POWER_SAVE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PORT_PRI_GRPr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200002e,
	0,
	14,
	soc_PORT_PRI_GRPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_PRI_GRP0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000070,
	0,
	7,
	soc_PORT_PRI_GRP0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	7,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_PRI_GRP1r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000071,
	0,
	7,
	soc_PORT_PRI_GRP1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	7,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_PRI_GRP2r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200007c,
	0,
	1,
	soc_PORT_PRI_GRP2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	26,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_PRI_GRP0_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000070,
	0,
	7,
	soc_PORT_PRI_GRP0_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x001fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	33,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_PRI_GRP0_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000070,
	0,
	8,
	soc_PORT_PRI_GRP0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	53,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_PRI_GRP0_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000070,
	0,
	8,
	soc_PORT_PRI_GRP0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	23,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_PRI_GRP0_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x8007000,
	0,
	8,
	soc_PORT_PRI_GRP0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_PRI_GRP0_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000140,
	0,
	7,
	soc_PORT_PRI_GRP0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_PRI_GRP0_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000070,
	0,
	8,
	soc_PORT_PRI_GRP0_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_PRI_GRP1_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000071,
	0,
	7,
	soc_PORT_PRI_GRP1_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x001fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	33,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_PRI_GRP1_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000071,
	0,
	8,
	soc_PORT_PRI_GRP1_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	53,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_PRI_GRP1_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000071,
	0,
	8,
	soc_PORT_PRI_GRP1_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	23,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_PRI_GRP1_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x8007100,
	0,
	8,
	soc_PORT_PRI_GRP1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_PRI_GRP1_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000141,
	0,
	7,
	soc_PORT_PRI_GRP1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_PRI_GRP1_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000071,
	0,
	8,
	soc_PORT_PRI_GRP1_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PORT_PRI_XON_ENABLEr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200002f,
	0,
	2,
	soc_PORT_PRI_XON_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00013fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_PRI_XON_ENABLE_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000072,
	0,
	1,
	soc_PORT_PRI_XON_ENABLE_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	33,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_PRI_XON_ENABLE_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000072,
	0,
	1,
	soc_PORT_PRI_XON_ENABLE_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	53,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_PRI_XON_ENABLE_BCM56624_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000072,
	0,
	1,
	soc_PORT_PRI_XON_ENABLE_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	7,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_PRI_XON_ENABLE_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000072,
	0,
	1,
	soc_PORT_PRI_XON_ENABLE_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	23,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_PRI_XON_ENABLE_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x8007200,
	0,
	1,
	soc_PORT_PRI_XON_ENABLE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_PRI_XON_ENABLE_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200002f,
	0,
	2,
	soc_PORT_PRI_XON_ENABLE_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00013fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_PRI_XON_ENABLE_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000072,
	0,
	1,
	soc_PORT_PRI_XON_ENABLE_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_PRI_XON_ENABLE_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200002f,
	0,
	3,
	soc_PORT_PRI_XON_ENABLE_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_QM_MINr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000031,
	0,
	1,
	soc_PORT_QM_MINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_QM_MIN_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000031,
	0,
	1,
	soc_PORT_QM_MIN_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_QM_MIN_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000075,
	0,
	1,
	soc_PORT_QM_MIN_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_QM_MIN_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000075,
	0,
	1,
	soc_PORT_QM_MIN_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_QM_MIN_COUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000046,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_QM_MIN_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_QM_MIN_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000046,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_QM_MIN_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_QM_MIN_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000086,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_QM_MIN_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_QM_MIN_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000086,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_QM_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_QM_MIN_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000087,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_QM_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_QM_MIN_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000087,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_QM_MIN_COUNT_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_QM_MIN_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000076,
	0,
	1,
	soc_PORT_QM_MIN_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_QM_MIN_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000076,
	0,
	1,
	soc_PORT_QM_MIN_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_QM_SHARED_COUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000047,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_QM_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_QM_SHARED_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000047,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_QM_SHARED_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_QM_SHARED_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000088,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_QM_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_QM_SHARED_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000088,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_QM_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_QM_SHARED_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000089,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_QM_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_QM_SHARED_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000089,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_QM_SHARED_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_RESET_FLOORr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000091,
	0,
	1,
	soc_PORT_RESET_FLOORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff0, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_RESET_OFFSETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000090,
	0,
	1,
	soc_PORT_RESET_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001fff0, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_RESET_VALUEr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x20001d0,
	SOC_REG_FLAG_RO,
	2,
	soc_PORT_RESET_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_RESUME_LIMIT_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200002c,
	0,
	1,
	soc_PORT_RESUME_LIMIT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_RESUME_LIMIT_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200002c,
	0,
	1,
	soc_PORT_RESUME_LIMIT_CELL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	55,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_SC_MINr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000030,
	0,
	1,
	soc_PORT_SC_MINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_SC_MIN_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000030,
	0,
	1,
	soc_PORT_SC_MIN_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_SC_MIN_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000073,
	0,
	1,
	soc_PORT_SC_MIN_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_SC_MIN_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000073,
	0,
	1,
	soc_PORT_SC_MIN_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_SC_MIN_COUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000048,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SC_MIN_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_SC_MIN_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000048,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SC_MIN_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_SC_MIN_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200008a,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SC_MIN_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_SC_MIN_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200008a,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SC_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_SC_MIN_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200008b,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SC_MIN_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_SC_MIN_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200008b,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SC_MIN_COUNT_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_SC_MIN_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000074,
	0,
	1,
	soc_PORT_SC_MIN_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_SC_MIN_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000074,
	0,
	1,
	soc_PORT_SC_MIN_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_SC_SHARED_COUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000049,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SC_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_SC_SHARED_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000049,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SC_SHARED_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_SC_SHARED_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200008c,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SC_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_SC_SHARED_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200008c,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SC_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_SC_SHARED_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200008d,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SC_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_SC_SHARED_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200008d,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SC_SHARED_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_SGNDET_EARLYCRSr */
	soc_block_list[144],
	soc_portreg,
	1,
	0x24a00,
	0,
	2,
	soc_PORT_SGNDET_EARLYCRSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_SGNDET_EARLYCRS_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x24a00,
	0,
	2,
	soc_PORT_SGNDET_EARLYCRS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_SGNDET_EARLYCRS_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x24a00,
	0,
	2,
	soc_PORT_SGNDET_EARLYCRS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_SHARED_COUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000045,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_SHARED_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000045,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SHARED_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_SHARED_COUNT_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000084,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_SHARED_COUNT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000084,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_SHARED_COUNT_CELL_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000084,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SHARED_COUNT_CELL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	53,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_SHARED_COUNT_CELL_BCM56450_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x8008400,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SHARED_COUNT_CELL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_SHARED_COUNT_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000084,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SHARED_COUNT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	18,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_SHARED_COUNT_CELL_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x8008400,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SHARED_COUNT_CELL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_SHARED_COUNT_CELL_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000084,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SHARED_COUNT_CELL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_SHARED_COUNT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000085,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_SHARED_COUNT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000085,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SHARED_COUNT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_SHARED_COUNT_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000085,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_SHARED_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	18,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_SHARED_LIMITr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000022,
	0,
	2,
	soc_PORT_SHARED_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_SHARED_LIMIT_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000022,
	0,
	2,
	soc_PORT_SHARED_LIMIT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_SHARED_LIMIT_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000023,
	0,
	2,
	soc_PORT_SHARED_LIMIT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_SHARED_LIMIT_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000023,
	0,
	2,
	soc_PORT_SHARED_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_SHARED_LIMIT_CELL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000023,
	0,
	2,
	soc_PORT_SHARED_LIMIT_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	18,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PORT_SHARED_LIMIT_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000024,
	0,
	2,
	soc_PORT_SHARED_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_SHARED_LIMIT_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000024,
	0,
	2,
	soc_PORT_SHARED_LIMIT_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_SHARED_LIMIT_PACKET_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000024,
	0,
	2,
	soc_PORT_SHARED_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	18,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_SHARED_MAX_PG_ENABLEr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000136,
	0,
	1,
	soc_PORT_MIN_PG_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_SHARED_MAX_PG_ENABLE_BCM56440_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2000136,
	0,
	1,
	soc_PORT_MIN_PG_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	53,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_SOFT_RESETr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2024f00,
	0,
	4,
	soc_PORT_POWER_SAVEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_SOFT_RESET_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2024f00,
	0,
	4,
	soc_PORT_POWER_SAVE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_SOFT_RESET_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2024f00,
	0,
	4,
	soc_PORT_POWER_SAVE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_SOFT_RESET_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2024f00,
	0,
	4,
	soc_PORT_SOFT_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_SPARE0_REGr */
	soc_block_list[144],
	soc_portreg,
	1,
	0x24c00,
	0,
	1,
	soc_CMAC_SPARE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_SPARE0_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x24c00,
	0,
	1,
	soc_PORT_SPARE0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_SPARE0_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x24c00,
	0,
	1,
	soc_PORT_SPARE0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_SP_WRED_AVG_QSIZEr */
	soc_block_list[5],
	soc_portreg,
	4,
	0x17000014,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_GLOBAL_SP_WRED_AVG_QSIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	37,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_SP_WRED_CONFIGr */
	soc_block_list[5],
	soc_portreg,
	4,
	0x17000010,
	SOC_REG_FLAG_ARRAY,
	7,
	soc_GLOBAL_SP_WRED_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	37,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_SW_FLOW_CONTROLr */
	soc_block_list[143],
	soc_portreg,
	1,
	0x29c00,
	0,
	2,
	soc_PORT_SW_FLOW_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_SW_FLOW_CONTROL_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x29c00,
	0,
	3,
	soc_PORT_SW_FLOW_CONTROL_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_SW_FLOW_CONTROL_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x29c00,
	0,
	2,
	soc_PORT_SW_FLOW_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_TABLE_ECC_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x108010a,
	0,
	1,
	soc_EGR_INITBUF_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_TABLE_ECC_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6010100,
	0,
	1,
	soc_IARB_HDR_ECC_CONTROL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_TABLE_ECC_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080d01,
	0,
	1,
	soc_IARB_HDR_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_TABLE_ECC_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x108010b,
	0,
	4,
	soc_EGR_EMOP_BUFFER_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_TABLE_ECC_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080d02,
	0,
	4,
	soc_PORT_TABLE_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_TABLE_ECC_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6010200,
	0,
	4,
	soc_PORT_TABLE_ECC_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_TABLE_ECC_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080d02,
	0,
	4,
	soc_IARB_HDR_ECC_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_TABLE_ECC_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x108010c,
	0,
	4,
	soc_EGR_EMOP_BUFFER_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PORT_TABLE_ECC_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080d03,
	0,
	4,
	soc_PORT_TABLE_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PORT_TABLE_ECC_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6010300,
	0,
	4,
	soc_PORT_TABLE_ECC_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PORT_TABLE_ECC_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080d03,
	0,
	4,
	soc_IARB_HDR_ECC_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PORT_TABLE_ECC_STATUS_NACK_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7000000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_PORT_TABLE_ECC_STATUS_NACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_TS_TIMER_31_0_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2029b00,
	0,
	1,
	soc_PORT_TS_TIMER_31_0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_TS_TIMER_31_0_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2029b00,
	0,
	1,
	soc_PORT_TS_TIMER_31_0_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_TS_TIMER_31_0_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029b00,
	0,
	1,
	soc_PORT_TS_TIMER_31_0_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_TS_TIMER_47_32_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2029a00,
	0,
	1,
	soc_PORT_TS_TIMER_47_32_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_TS_TIMER_47_32_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2029a00,
	0,
	1,
	soc_PORT_TS_TIMER_47_32_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_TS_TIMER_47_32_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2029a00,
	0,
	1,
	soc_PORT_TS_TIMER_47_32_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_TXFIFO0_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028100,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_TXFIFO0_ECC_STATUS_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2028100,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_TXFIFO0_ECC_STATUS_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028100,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_TXFIFO1_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028200,
	0,
	4,
	soc_PORT_EHG1_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_TXFIFO1_ECC_STATUS_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2028200,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_TXFIFO1_ECC_STATUS_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2028200,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_TXFIFO2_ECC_STATUSr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2028300,
	0,
	4,
	soc_PORT_EHG1_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_TXFIFO2_ECC_STATUS_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2028300,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_TXFIFO2_ECC_STATUS_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2028300,
	0,
	4,
	soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_0_ECC_STATUSr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2028100,
	0,
	4,
	soc_PORT_TXFIFO_0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_1_ECC_STATUSr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2028200,
	0,
	4,
	soc_PORT_TXFIFO_0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_2_ECC_STATUSr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2028300,
	0,
	4,
	soc_PORT_TXFIFO_0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_CELL_CNTr */
	soc_block_list[143],
	soc_portreg,
	1,
	0x21100,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_CELL_CNT_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x21100,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_CELL_CNT_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21100,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_TXFIFO_CELL_CNT_BCM88030_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21100,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_CELL_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_CELL_REQ_CNTr */
	soc_block_list[143],
	soc_portreg,
	1,
	0x21200,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_TXFIFO_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_CELL_REQ_CNT_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x21200,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_TXFIFO_CELL_REQ_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_CELL_REQ_CNT_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21200,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_TXFIFO_CELL_REQ_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_TXFIFO_CELL_REQ_CNT_BCM88030_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21200,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_TXFIFO_CELL_REQ_CNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_OVRFLWr */
	soc_block_list[143],
	soc_portreg,
	1,
	0x21300,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_OVRFLW_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x21300,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_OVRFLW_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21300,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_TXFIFO_OVRFLW_BCM88030_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21300,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_PKT_DROP_CTLr */
	soc_block_list[143],
	soc_portreg,
	1,
	0x21000,
	0,
	1,
	soc_PORT_TXFIFO_PKT_DROP_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_PKT_DROP_CTL_BCM56340_A0r */
	soc_block_list[146],
	soc_portreg,
	1,
	0x21000,
	0,
	1,
	soc_PORT_TXFIFO_PKT_DROP_CTL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_TXFIFO_PKT_DROP_CTL_BCM56640_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21000,
	0,
	1,
	soc_PORT_TXFIFO_PKT_DROP_CTL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_TXFIFO_PKT_DROP_CTL_BCM88030_A0r */
	soc_block_list[144],
	soc_portreg,
	1,
	0x21000,
	0,
	1,
	soc_PORT_TXFIFO_PKT_DROP_CTL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_WC_UCMEM_CTRLr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027900,
	SOC_REG_FLAG_SIGNAL,
	9,
	soc_PORT_WC_UCMEM_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x0002a900, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_WC_UCMEM_CTRL_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2027900,
	0,
	9,
	soc_PORT_WC_UCMEM_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0002a900, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_WC_UCMEM_CTRL_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027900,
	0,
	9,
	soc_PORT_WC_UCMEM_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0002a900, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_WC_UCMEM_CTRL_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027900,
	0,
	9,
	soc_PORT_WC_UCMEM_CTRL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0002a900, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_WREDAVGQSIZE_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000060,
	0,
	2,
	soc_GLOBAL_WREDAVGQSIZE_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	4,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_WREDAVGQSIZE_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000060,
	0,
	2,
	soc_GLOBAL_WREDAVGQSIZE_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	32,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_WREDAVGQSIZE_CELL_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000060,
	0,
	2,
	soc_GLOBAL_WREDAVGQSIZE_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_WREDAVGQSIZE_CELL_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x120000a0,
	0,
	1,
	soc_GLOBAL_WREDAVGQSIZE_CELL_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_WREDAVGQSIZE_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x170000c0,
	0,
	2,
	soc_GLOBAL_WREDAVGQSIZE_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	4,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_WREDAVGQSIZE_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x170000c0,
	0,
	2,
	soc_GLOBAL_WREDAVGQSIZE_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	32,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_WREDCONFIG_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000050,
	0,
	8,
	soc_GLOBAL_WREDCONFIG_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	4,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_WREDCONFIG_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000050,
	0,
	8,
	soc_GLOBAL_WREDCONFIG_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	32,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_WREDCONFIG_CELL_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000050,
	0,
	8,
	soc_GLOBAL_WREDCONFIG_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_WREDCONFIG_CELL_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000090,
	0,
	11,
	soc_PORT_WREDCONFIG_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_WREDCONFIG_ECCPr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000430,
	0,
	1,
	soc_BUCKET_ECCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_WREDCONFIG_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x170000b0,
	0,
	8,
	soc_GLOBAL_WREDCONFIG_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	4,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_WREDCONFIG_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x170000b0,
	0,
	8,
	soc_GLOBAL_WREDCONFIG_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	32,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000010,
	0,
	3,
	soc_GLOBAL_WREDPARAM_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	4,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000010,
	0,
	3,
	soc_GLOBAL_WREDPARAM_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	32,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_WREDPARAM_CELL_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000010,
	0,
	3,
	soc_GLOBAL_WREDPARAM_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_WREDPARAM_END_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000020,
	0,
	1,
	soc_GLOBAL_WREDPARAM_END_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_NONTCP_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000040,
	0,
	3,
	soc_GLOBAL_WREDPARAM_NONTCP_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	4,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_NONTCP_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000040,
	0,
	3,
	soc_GLOBAL_WREDPARAM_NONTCP_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	32,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_WREDPARAM_NONTCP_CELL_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000040,
	0,
	3,
	soc_GLOBAL_WREDPARAM_NONTCP_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	10,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_NONTCP_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x170000a0,
	0,
	3,
	soc_GLOBAL_WREDPARAM_NONTCP_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	4,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_NONTCP_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x170000a0,
	0,
	3,
	soc_GLOBAL_WREDPARAM_NONTCP_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	32,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000070,
	0,
	3,
	soc_GLOBAL_WREDPARAM_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	4,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000070,
	0,
	3,
	soc_GLOBAL_WREDPARAM_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	32,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_WREDPARAM_PRI0_END_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000080,
	0,
	1,
	soc_GLOBAL_WREDPARAM_PRI0_END_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_WREDPARAM_PRI0_START_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000070,
	0,
	1,
	soc_GLOBAL_WREDPARAM_PRI0_START_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_RED_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000030,
	0,
	3,
	soc_GLOBAL_WREDPARAM_RED_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	4,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_RED_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000030,
	0,
	3,
	soc_GLOBAL_WREDPARAM_RED_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	32,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_WREDPARAM_RED_CELL_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000030,
	0,
	3,
	soc_GLOBAL_WREDPARAM_RED_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_WREDPARAM_RED_END_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000060,
	0,
	1,
	soc_GLOBAL_WREDPARAM_RED_END_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_RED_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000090,
	0,
	3,
	soc_GLOBAL_WREDPARAM_RED_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	4,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_RED_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000090,
	0,
	3,
	soc_GLOBAL_WREDPARAM_RED_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	32,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_WREDPARAM_RED_START_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000050,
	0,
	1,
	soc_GLOBAL_WREDPARAM_RED_START_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_WREDPARAM_START_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000010,
	0,
	1,
	soc_GLOBAL_WREDPARAM_START_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_YELLOW_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000020,
	0,
	3,
	soc_GLOBAL_WREDPARAM_YELLOW_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	4,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_YELLOW_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000020,
	0,
	3,
	soc_GLOBAL_WREDPARAM_YELLOW_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	32,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PORT_WREDPARAM_YELLOW_CELL_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000020,
	0,
	3,
	soc_GLOBAL_WREDPARAM_YELLOW_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_WREDPARAM_YELLOW_END_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000040,
	0,
	1,
	soc_GLOBAL_WREDPARAM_YELLOW_END_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_YELLOW_PACKETr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000080,
	0,
	3,
	soc_GLOBAL_WREDPARAM_YELLOW_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	4,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PORT_WREDPARAM_YELLOW_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x17000080,
	0,
	3,
	soc_GLOBAL_WREDPARAM_YELLOW_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	32,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_WREDPARAM_YELLOW_START_CELLr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000030,
	0,
	1,
	soc_GLOBAL_WREDPARAM_YELLOW_START_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_WRED_THD_0_ECCPr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000440,
	0,
	1,
	soc_BUCKET_ECCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PORT_WRED_THD_1_ECCPr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12000450,
	0,
	1,
	soc_BUCKET_ECCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS0_CTRL_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025b00,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	17,
	soc_PORT_XGXS0_CTRL_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000a03, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fff8fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS0_CTRL_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2025b00,
	0,
	17,
	soc_PORT_XGXS0_CTRL_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS0_CTRL_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025b00,
	0,
	17,
	soc_PORT_XGXS0_CTRL_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS0_LN0_STATUS0_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025d00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN0_STATUS0_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2025d00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN0_STATUS0_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025d00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS0_LN0_STATUS1_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025e00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN0_STATUS1_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2025e00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN0_STATUS1_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025e00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS0_LN1_STATUS0_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025f00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN1_STATUS0_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2025f00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN1_STATUS0_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025f00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS0_LN1_STATUS1_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026000,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN1_STATUS1_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2026000,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN1_STATUS1_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026000,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS0_LN2_STATUS0_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026100,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN2_STATUS0_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2026100,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN2_STATUS0_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026100,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS0_LN2_STATUS1_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026200,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN2_STATUS1_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2026200,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN2_STATUS1_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026200,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS0_LN3_STATUS0_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026300,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN3_STATUS0_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2026300,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN3_STATUS0_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026300,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS0_LN3_STATUS1_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026400,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN3_STATUS1_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2026400,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS0_LN3_STATUS1_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026400,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS0_STATUS_GEN_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025c00,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_XGXS0_STATUS_GEN_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS0_STATUS_GEN_REG_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2025c00,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_XGXS0_STATUS_GEN_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS0_STATUS_GEN_REG_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025c00,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_XGXS0_STATUS_GEN_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS1_CTRL_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026500,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	17,
	soc_PORT_XGXS0_CTRL_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000a03, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fff8fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS1_CTRL_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2026500,
	0,
	17,
	soc_PORT_XGXS0_CTRL_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS1_CTRL_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2026500,
	0,
	17,
	soc_PORT_XGXS0_CTRL_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS1_LN0_STATUS0_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026700,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN0_STATUS0_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2026700,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN0_STATUS0_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2026700,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS1_LN0_STATUS1_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026800,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN0_STATUS1_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2026800,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN0_STATUS1_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2026800,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS1_LN1_STATUS0_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026900,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN1_STATUS0_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2026900,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN1_STATUS0_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2026900,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS1_LN1_STATUS1_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026a00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN1_STATUS1_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2026a00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN1_STATUS1_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2026a00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS1_LN2_STATUS0_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026b00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN2_STATUS0_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2026b00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN2_STATUS0_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2026b00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS1_LN2_STATUS1_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026c00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN2_STATUS1_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2026c00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN2_STATUS1_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2026c00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS1_LN3_STATUS0_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026d00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN3_STATUS0_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2026d00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN3_STATUS0_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2026d00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS1_LN3_STATUS1_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026e00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN3_STATUS1_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2026e00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS1_LN3_STATUS1_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2026e00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS1_STATUS_GEN_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026600,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_XGXS0_STATUS_GEN_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS1_STATUS_GEN_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2026600,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_XGXS0_STATUS_GEN_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS1_STATUS_GEN_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2026600,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_XGXS0_STATUS_GEN_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS2_CTRL_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2026f00,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	17,
	soc_PORT_XGXS0_CTRL_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000a03, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fff8fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS2_CTRL_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2026f00,
	0,
	17,
	soc_PORT_XGXS0_CTRL_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS2_CTRL_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2026f00,
	0,
	17,
	soc_PORT_XGXS0_CTRL_REG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS2_LN0_STATUS0_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027100,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN0_STATUS0_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2027100,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN0_STATUS0_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2027100,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS2_LN0_STATUS1_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027200,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN0_STATUS1_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2027200,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN0_STATUS1_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2027200,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS2_LN1_STATUS0_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027300,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN1_STATUS0_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2027300,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN1_STATUS0_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2027300,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS2_LN1_STATUS1_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027400,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN1_STATUS1_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2027400,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN1_STATUS1_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2027400,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS2_LN2_STATUS0_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027500,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN2_STATUS0_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2027500,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN2_STATUS0_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2027500,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS2_LN2_STATUS1_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027600,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN2_STATUS1_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2027600,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN2_STATUS1_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2027600,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS2_LN3_STATUS0_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027700,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN3_STATUS0_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2027700,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN3_STATUS0_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2027700,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS0_LN0_STATUS0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS2_LN3_STATUS1_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027800,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN3_STATUS1_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2027800,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS2_LN3_STATUS1_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2027800,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS0_LN0_STATUS1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS2_STATUS_GEN_REGr */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2027000,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_XGXS0_STATUS_GEN_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS2_STATUS_GEN_REG_BCM56340_A0r */
	soc_block_list[133],
	soc_genreg,
	1,
	0x2027000,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_XGXS0_STATUS_GEN_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS2_STATUS_GEN_REG_BCM56640_A0r */
	soc_block_list[145],
	soc_genreg,
	1,
	0x2027000,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_XGXS0_STATUS_GEN_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_0_CTRL_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025b00,
	SOC_REG_FLAG_SIGNAL,
	17,
	soc_PORT_XGXS_0_CTRL_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000a03, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_0_LN_0_STATUS_0_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025d00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS_0_LN_0_STATUS_0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_0_LN_0_STATUS_1_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025e00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS_0_LN_0_STATUS_1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_0_LN_1_STATUS_0_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025f00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS_0_LN_0_STATUS_0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_0_LN_1_STATUS_1_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026000,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS_0_LN_0_STATUS_1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_0_LN_2_STATUS_0_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026100,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS_0_LN_0_STATUS_0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_0_LN_2_STATUS_1_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026200,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS_0_LN_0_STATUS_1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_0_LN_3_STATUS_0_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026300,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS_0_LN_0_STATUS_0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_0_LN_3_STATUS_1_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026400,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS_0_LN_0_STATUS_1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_0_STATUS_GEN_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025c00,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_XGXS_0_STATUS_GEN_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_1_CTRL_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026500,
	SOC_REG_FLAG_SIGNAL,
	17,
	soc_PORT_XGXS_0_CTRL_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000a03, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_1_LN_0_STATUS_0_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026700,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS_0_LN_0_STATUS_0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_1_LN_0_STATUS_1_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026800,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS_0_LN_0_STATUS_1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_1_LN_1_STATUS_0_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026900,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS_0_LN_0_STATUS_0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_1_LN_1_STATUS_1_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026a00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS_0_LN_0_STATUS_1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_1_LN_2_STATUS_0_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026b00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS_0_LN_0_STATUS_0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_1_LN_2_STATUS_1_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026c00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS_0_LN_0_STATUS_1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_1_LN_3_STATUS_0_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026d00,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS_0_LN_0_STATUS_0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_1_LN_3_STATUS_1_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026e00,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS_0_LN_0_STATUS_1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_1_STATUS_GEN_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026600,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_XGXS_0_STATUS_GEN_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_2_CTRL_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2026f00,
	SOC_REG_FLAG_SIGNAL,
	17,
	soc_PORT_XGXS_0_CTRL_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000a03, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_2_LN_0_STATUS_0_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027100,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS_0_LN_0_STATUS_0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_2_LN_0_STATUS_1_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027200,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS_0_LN_0_STATUS_1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_2_LN_1_STATUS_0_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027300,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS_0_LN_0_STATUS_0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_2_LN_1_STATUS_1_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027400,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS_0_LN_0_STATUS_1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_2_LN_2_STATUS_0_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027500,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS_0_LN_0_STATUS_0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_2_LN_2_STATUS_1_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027600,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS_0_LN_0_STATUS_1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_2_LN_3_STATUS_0_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027700,
	SOC_REG_FLAG_RO,
	30,
	soc_PORT_XGXS_0_LN_0_STATUS_0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_2_LN_3_STATUS_1_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027800,
	SOC_REG_FLAG_RO,
	31,
	soc_PORT_XGXS_0_LN_0_STATUS_1_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_2_STATUS_GEN_REGr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2027000,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_XGXS_0_STATUS_GEN_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_PORT_XGXS_COUNTER_MODEr */
	soc_block_list[143],
	soc_genreg,
	1,
	0x2025800,
	0,
	1,
	soc_PORT_XGXS_COUNTER_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_PORT_XGXS_COUNTER_MODE_BCM56340_A0r */
	soc_block_list[146],
	soc_genreg,
	1,
	0x2025800,
	0,
	1,
	soc_PORT_XGXS_COUNTER_MODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_PORT_XGXS_COUNTER_MODE_BCM56640_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025800,
	0,
	1,
	soc_PORT_XGXS_COUNTER_MODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PORT_XGXS_COUNTER_MODE_BCM88030_A0r */
	soc_block_list[144],
	soc_genreg,
	1,
	0x2025800,
	0,
	1,
	soc_PORT_XGXS_COUNTER_MODE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_POWERDOWNCONFIGURATIONSr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x1b,
	0,
	13,
	soc_POWERDOWNCONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000067ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_POWERUPCONFIGURATIONSr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_RO,
	11,
	soc_POWERUPCONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PPCONTEXTCUSTOMMACROSELECTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6083,
	0,
	1,
	soc_PPCONTEXTCUSTOMMACROSELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PPFC_ENr */
	soc_block_list[136],
	soc_portreg,
	1,
	0x829,
	0,
	9,
	soc_PPFC_ENr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PPFC_EN_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x829,
	SOC_REG_FLAG_RO,
	9,
	soc_PPFC_EN_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PPFC_EN_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x829,
	0,
	9,
	soc_PPFC_ENr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PPFC_EN_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x829,
	SOC_REG_FLAG_RO,
	9,
	soc_PPFC_EN_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_0_1_VALr */
	soc_block_list[136],
	soc_portreg,
	1,
	0x82a,
	0,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_0_1_VALr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_0_1_VAL_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x82a,
	SOC_REG_FLAG_RO,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_0_1_VAL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_0_1_VAL_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x82a,
	0,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_0_1_VALr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_0_1_VAL_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x82a,
	SOC_REG_FLAG_RO,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_0_1_VAL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_2_3_VALr */
	soc_block_list[136],
	soc_portreg,
	1,
	0x82b,
	0,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_2_3_VALr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_2_3_VAL_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x82b,
	SOC_REG_FLAG_RO,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_2_3_VAL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_2_3_VAL_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x82b,
	0,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_2_3_VALr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_2_3_VAL_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x82b,
	SOC_REG_FLAG_RO,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_2_3_VAL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_4_5_VALr */
	soc_block_list[136],
	soc_portreg,
	1,
	0x82c,
	0,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_4_5_VALr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_4_5_VAL_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x82c,
	SOC_REG_FLAG_RO,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_4_5_VAL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_4_5_VAL_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x82c,
	0,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_4_5_VALr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_4_5_VAL_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x82c,
	SOC_REG_FLAG_RO,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_4_5_VAL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_6_7_VALr */
	soc_block_list[136],
	soc_portreg,
	1,
	0x82d,
	0,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_6_7_VALr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_6_7_VAL_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x82d,
	SOC_REG_FLAG_RO,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_6_7_VAL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_6_7_VAL_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x82d,
	0,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_6_7_VALr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_6_7_VAL_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x82d,
	SOC_REG_FLAG_RO,
	2,
	soc_PPFC_TX_PKT_XOFF_TIMER_6_7_VAL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PPHRESERVEDDEFAULTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6193,
	0,
	2,
	soc_PPHRESERVEDDEFAULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_PPPEMPTYSTATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80000,
	SOC_REG_FLAG_RO,
	1,
	soc_PPPEMPTYSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_PPPEMPTYSTATUS_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80000,
	SOC_REG_FLAG_RO,
	1,
	soc_PPPEMPTYSTATUS_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x01ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PPPEMPTYSTATUS_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2024000,
	SOC_REG_FLAG_RO,
	1,
	soc_PPPEMPTYSTATUS_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PPPEMPTYSTATUS_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80000,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_LINK_STAT_BCM56504_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_PPPEMPTYSTATUS_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80000,
	SOC_REG_FLAG_RO,
	1,
	soc_PPPEMPTYSTATUS_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PPPEMPTYSTATUS_HIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80001,
	SOC_REG_FLAG_RO,
	1,
	soc_PPPEMPTYSTATUS_HIr_fields,
	SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_PPP_CTRLr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1d0,
	0,
	3,
	soc_PPP_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_PPP_REFRESH_CTRLr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1d1,
	0,
	2,
	soc_PPP_REFRESH_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ALL_PKT_COUNTERr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004200,
	0,
	1,
	soc_PP_ALL_PKT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ASSEMBLER_CONFIGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000300,
	0,
	4,
	soc_PP_ASSEMBLER_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ASSEMBLER_PROC_REG_CONFIGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000500,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C0_PORT_A_ADDRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080330,
	0,
	1,
	soc_PP_C0_PORT_A_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C0_PORT_A_CMDr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080331,
	0,
	2,
	soc_PP_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C0_PORT_A_DATA_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080332,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C0_PORT_A_DATA_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080333,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C0_PORT_A_DATA_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080334,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C0_PORT_A_DATA_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080335,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C0_PORT_B_ADDRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080336,
	0,
	1,
	soc_PP_C0_PORT_A_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C0_PORT_B_CMDr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080337,
	0,
	2,
	soc_PP_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C0_PORT_B_DATA_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080338,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C0_PORT_B_DATA_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080339,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C0_PORT_B_DATA_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608033a,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C0_PORT_B_DATA_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608033b,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C1_PORT_A_ADDRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608033c,
	0,
	1,
	soc_PP_C0_PORT_A_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C1_PORT_A_CMDr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608033d,
	0,
	2,
	soc_PP_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C1_PORT_A_DATA_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608033e,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C1_PORT_A_DATA_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608033f,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C1_PORT_A_DATA_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080340,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C1_PORT_A_DATA_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080341,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C1_PORT_B_ADDRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080342,
	0,
	1,
	soc_PP_C0_PORT_A_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C1_PORT_B_CMDr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080343,
	0,
	2,
	soc_PP_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C1_PORT_B_DATA_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080344,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C1_PORT_B_DATA_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080345,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C1_PORT_B_DATA_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080346,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C1_PORT_B_DATA_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080347,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C2_PORT_A_ADDRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080348,
	0,
	1,
	soc_PP_C0_PORT_A_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C2_PORT_A_CMDr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080349,
	0,
	2,
	soc_PP_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C2_PORT_A_DATA_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608034a,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C2_PORT_A_DATA_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608034b,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C2_PORT_A_DATA_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608034c,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C2_PORT_A_DATA_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608034d,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C2_PORT_B_ADDRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608034e,
	0,
	1,
	soc_PP_C0_PORT_A_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C2_PORT_B_CMDr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608034f,
	0,
	2,
	soc_PP_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C2_PORT_B_DATA_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080350,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C2_PORT_B_DATA_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080351,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C2_PORT_B_DATA_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080352,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C2_PORT_B_DATA_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080353,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C3_PORT_A_ADDRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080354,
	0,
	1,
	soc_PP_C0_PORT_A_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C3_PORT_A_CMDr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080355,
	0,
	2,
	soc_PP_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C3_PORT_A_DATA_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080356,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C3_PORT_A_DATA_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080357,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C3_PORT_A_DATA_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080358,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C3_PORT_A_DATA_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080359,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C3_PORT_B_ADDRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608035a,
	0,
	1,
	soc_PP_C0_PORT_A_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C3_PORT_B_CMDr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608035b,
	0,
	2,
	soc_PP_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C3_PORT_B_DATA_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608035c,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C3_PORT_B_DATA_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608035d,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C3_PORT_B_DATA_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608035e,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_C3_PORT_B_DATA_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608035f,
	0,
	1,
	soc_PP_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_CAM_BIST_CONFIGr */
	soc_block_list[99],
	soc_genreg,
	7,
	0x2007300,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PP_CAM_BIST_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_CAM_BIST_CONTROLr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2006b00,
	0,
	28,
	soc_PP_CAM_BIST_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_CAM_BIST_DBG_DATAr */
	soc_block_list[99],
	soc_genreg,
	7,
	0x2007a00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PP_CAM_BIST_DBG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_CAM_BIST_STATUSr */
	soc_block_list[99],
	soc_genreg,
	7,
	0x2006c00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PP_CAM_BIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_CAM_CAPTURE_CONTROLr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003a00,
	0,
	4,
	soc_PP_CAM_CAPTURE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x400001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_CAM_CAPTURE_P0_STATUSr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003b00,
	0,
	4,
	soc_PP_CAM_CAPTURE_P0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_CAM_CAPTURE_P1_STATUSr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003c00,
	0,
	4,
	soc_PP_CAM_CAPTURE_P0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_CAM_CAPTURE_P2_STATUSr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003d00,
	0,
	4,
	soc_PP_CAM_CAPTURE_P0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_CAM_CAPTURE_P3_STATUSr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003e00,
	0,
	4,
	soc_PP_CAM_CAPTURE_P0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_CAM_CAPTURE_P4_STATUSr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003f00,
	0,
	4,
	soc_PP_CAM_CAPTURE_P0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_CAM_CAPTURE_P5_STATUSr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004000,
	0,
	4,
	soc_PP_CAM_CAPTURE_P0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_CAM_CAPTURE_P6_STATUSr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004100,
	0,
	4,
	soc_PP_CAM_CAPTURE_P0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_CAM_RAM_ECC_DEBUGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005b00,
	0,
	14,
	soc_PP_CAM_RAM_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_DEBUGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005700,
	0,
	8,
	soc_PP_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_ERROR0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005c00,
	0,
	28,
	soc_PP_ECC_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_ERROR1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005e00,
	0,
	18,
	soc_PP_ECC_ERROR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_ERROR2r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2006000,
	0,
	14,
	soc_PP_ECC_ERROR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_ERROR0_MASKr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005d00,
	0,
	28,
	soc_PP_ECC_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_ERROR1_MASKr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005f00,
	0,
	18,
	soc_PP_ECC_ERROR1_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_ERROR2_MASKr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2006100,
	0,
	14,
	soc_PP_ECC_ERROR2_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_STATUS0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2006200,
	0,
	4,
	soc_PP_ECC_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_STATUS1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2006300,
	0,
	2,
	soc_PP_ECC_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_STATUS2r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2006400,
	0,
	2,
	soc_PP_ECC_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_STATUS3r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2006500,
	0,
	2,
	soc_PP_ECC_STATUS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_STATUS4r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2006600,
	0,
	2,
	soc_PP_ECC_STATUS4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_STATUS5r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2006700,
	0,
	1,
	soc_PP_ECC_STATUS5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_STATUS6r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2006800,
	0,
	1,
	soc_PP_ECC_STATUS6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_STATUS7r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2006900,
	0,
	4,
	soc_PP_ECC_STATUS7r_fields,
	SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ECC_STATUS8r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2006a00,
	0,
	3,
	soc_PP_ECC_STATUS8r_fields,
	SOC_RESET_VAL_DEC(0x00010101, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_ERR_PKT_COUNTERr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004900,
	0,
	1,
	soc_PP_ALL_PKT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_GLOBAL_CONFIGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000000,
	0,
	2,
	soc_PP_GLOBAL_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_GLOBAL_DEBUGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003500,
	0,
	1,
	soc_PP_GLOBAL_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_GLOBAL_EVENTr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000100,
	0,
	7,
	soc_PP_GLOBAL_EVENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_GLOBAL_EVENT_MASKr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000200,
	0,
	7,
	soc_PP_GLOBAL_EVENT_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_CONFIG0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000600,
	0,
	32,
	soc_PP_HC_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_CONFIG1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000700,
	0,
	7,
	soc_PP_HC_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_CONFIG2r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000c00,
	0,
	1,
	soc_PP_HC_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_CONFIG3r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000d00,
	0,
	4,
	soc_PP_HC_CONFIG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_CONFIG4r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000e00,
	0,
	1,
	soc_PP_HC_CONFIG4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_CONFIG5r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000f00,
	0,
	2,
	soc_PP_HC_CONFIG5r_fields,
	SOC_RESET_VAL_DEC(0x060005dd, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_EVENT0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000800,
	0,
	32,
	soc_PP_HC_EVENT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_EVENT1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000a00,
	0,
	7,
	soc_PP_HC_EVENT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_EVENT0_MASKr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000900,
	0,
	32,
	soc_PP_HC_EVENT0_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_EVENT1_MASKr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000b00,
	0,
	7,
	soc_PP_HC_EVENT1_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV4_FILTER0_CONFIG0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001000,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV4_FILTER0_CONFIG1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001100,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV4_FILTER1_CONFIG0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001200,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV4_FILTER1_CONFIG1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001300,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV4_FILTER2_CONFIG0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001400,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV4_FILTER2_CONFIG1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001500,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV4_FILTER3_CONFIG0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001600,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV4_FILTER3_CONFIG1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001700,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER0_CONFIG0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001800,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER0_CONFIG1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001900,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER0_CONFIG2r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001a00,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER0_CONFIG3r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001b00,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER0_CONFIG4r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001c00,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER0_CONFIG5r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001d00,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER0_CONFIG6r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001e00,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER0_CONFIG7r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2001f00,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER1_CONFIG0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002000,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER1_CONFIG1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002100,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER1_CONFIG2r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002200,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER1_CONFIG3r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002300,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER1_CONFIG4r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002400,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER1_CONFIG5r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002500,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER1_CONFIG6r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002600,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HC_IPV6_FILTER1_CONFIG7r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002700,
	0,
	1,
	soc_PP_HC_IPV4_FILTER0_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HDR_COPY_CONTROL0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003700,
	0,
	6,
	soc_PP_HDR_COPY_CONTROL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HDR_COPY_CONTROL1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003800,
	0,
	1,
	soc_PP_HDR_COPY_CONTROL1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_HDR_COPY_CONTROL2r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003900,
	0,
	1,
	soc_PP_HDR_COPY_CONTROL2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_LLA_CONFIGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2000400,
	0,
	1,
	soc_CM_STACE_LFSR_SEEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_MODULE_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080360,
	0,
	5,
	soc_PP_MODULE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PARITY_DEBUGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003600,
	0,
	10,
	soc_PP_PARITY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PD_ASSISTr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200ef00,
	0,
	2,
	soc_LRA_PD_ASSISTr_fields,
	SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PRDM_ECC_DEBUGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005800,
	0,
	18,
	soc_PP_PRDM_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PP_PROGRAM_GOr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080361,
	0,
	1,
	soc_PP_PROGRAM_GOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PROPERTY_SEGMENT_ENTRY0_CONFIGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002d00,
	0,
	1,
	soc_PP_PROPERTY_SEGMENT_ENTRY0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PROPERTY_SEGMENT_ENTRY1_CONFIGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002e00,
	0,
	1,
	soc_PP_PROPERTY_SEGMENT_ENTRY0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PROPERTY_SEGMENT_ENTRY2_CONFIGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002f00,
	0,
	1,
	soc_PP_PROPERTY_SEGMENT_ENTRY0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PROPERTY_SEGMENT_ENTRY3_CONFIGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003000,
	0,
	1,
	soc_PP_PROPERTY_SEGMENT_ENTRY0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PROPERTY_SEGMENT_ENTRY4_CONFIGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003100,
	0,
	1,
	soc_PP_PROPERTY_SEGMENT_ENTRY0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PROPERTY_SEGMENT_ENTRY5_CONFIGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003200,
	0,
	1,
	soc_PP_PROPERTY_SEGMENT_ENTRY0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PROPERTY_SEGMENT_ENTRY6_CONFIGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003300,
	0,
	1,
	soc_PP_PROPERTY_SEGMENT_ENTRY0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PROPERTY_SEGMENT_ENTRY7_CONFIGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2003400,
	0,
	1,
	soc_PP_PROPERTY_SEGMENT_ENTRY0_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PROPERTY_TABLE_CONFIGr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002800,
	0,
	5,
	soc_PP_PROPERTY_TABLE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000688, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PROPERTY_TABLE_IACCESSr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002900,
	0,
	6,
	soc_PP_PROPERTY_TABLE_IACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xb000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PROPERTY_TABLE_IACCESS_DATA0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002c00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PROPERTY_TABLE_IACCESS_DATA1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002b00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_PROPERTY_TABLE_IACCESS_DATA2r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2002a00,
	0,
	1,
	soc_PP_PROPERTY_TABLE_IACCESS_DATA2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RAM_CONFIG0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004a00,
	0,
	6,
	soc_PP_RAM_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RAM_CONFIG1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004b00,
	0,
	4,
	soc_PP_RAM_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RAM_CONFIG2r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004c00,
	0,
	6,
	soc_PP_RAM_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RAM_CONFIG3r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004d00,
	0,
	3,
	soc_PP_RAM_CONFIG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RAM_CONFIG4r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004e00,
	0,
	5,
	soc_PP_RAM_CONFIG4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RAM_CONFIG5r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004f00,
	0,
	3,
	soc_PP_RAM_CONFIG5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RAM_CONFIG6r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005000,
	0,
	2,
	soc_PP_RAM_CONFIG6r_fields,
	SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RAM_CONFIG7r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005100,
	0,
	2,
	soc_PP_RAM_CONFIG7r_fields,
	SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RAM_CONFIG8r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005200,
	0,
	2,
	soc_PP_RAM_CONFIG8r_fields,
	SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RAM_CONFIG9r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005300,
	0,
	2,
	soc_PP_RAM_CONFIG9r_fields,
	SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RAM_CONFIG10r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005400,
	0,
	2,
	soc_PP_RAM_CONFIG10r_fields,
	SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RAM_CONFIG11r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005500,
	0,
	2,
	soc_PP_RAM_CONFIG11r_fields,
	SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RAM_CONFIG12r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005600,
	0,
	2,
	soc_PP_RAM_CONFIG12r_fields,
	SOC_RESET_VAL_DEC(0x0000c000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RT_SQ_EG_PKT_COUNTERr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004800,
	0,
	1,
	soc_PP_ALL_PKT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_RT_SQ_IG_PKT_COUNTERr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004700,
	0,
	1,
	soc_PP_ALL_PKT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_SQ_DQ_00_PKT_COUNTERr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004300,
	0,
	1,
	soc_PP_ALL_PKT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_SQ_DQ_01_PKT_COUNTERr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004400,
	0,
	1,
	soc_PP_ALL_PKT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_SQ_DQ_10_PKT_COUNTERr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004500,
	0,
	1,
	soc_PP_ALL_PKT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_SQ_DQ_11_PKT_COUNTERr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2004600,
	0,
	1,
	soc_PP_ALL_PKT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TCAM_ECC_DEBUG0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005900,
	0,
	7,
	soc_PP_TCAM_ECC_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000025, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TCAM_ECC_DEBUG1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2005a00,
	0,
	1,
	soc_PP_TCAM_ECC_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_LR_CAPT_0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200ec00,
	0,
	3,
	soc_PP_TRACE_IF_LR_CAPT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_LR_CONTROLr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200e800,
	0,
	2,
	soc_PP_TRACE_IF_LR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003fffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_LR_COUNTERr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200e900,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_LR_FIELD_MASK0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200eb00,
	0,
	3,
	soc_PP_TRACE_IF_LR_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_LR_FIELD_VALUE0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200ea00,
	0,
	3,
	soc_PP_TRACE_IF_LR_FIELD_VALUE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200c500,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200c600,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_2r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200c700,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_3r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200c800,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_4r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200c900,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_5r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200ca00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_6r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200cb00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_7r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200cc00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_8r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200cd00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_9r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200ce00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_10r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200cf00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_11r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200d000,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_12r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200d100,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_13r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200d200,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_14r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200d300,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_15r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200d400,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_16r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200d500,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_17r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200d600,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_18r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200d700,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_19r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200d800,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_20r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200d900,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_21r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200da00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_22r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200db00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_23r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200dc00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_24r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200dd00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_25r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200de00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_26r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200df00,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_27r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200e000,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_28r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200e100,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_29r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200e200,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_30r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200e300,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_31r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200e400,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CAPT_32r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200e500,
	0,
	4,
	soc_PP_TRACE_IF_PT_CAPT_32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_CONTROLr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008100,
	0,
	2,
	soc_PP_TRACE_IF_LR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003fffc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_COUNTERr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008200,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200a400,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200a500,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK2r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200a600,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK3r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200a700,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK4r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200a800,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK5r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200a900,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK6r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200aa00,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK7r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200ab00,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK8r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200ac00,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK9r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200ad00,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK10r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200ae00,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK11r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200af00,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK12r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200b000,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK13r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200b100,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK14r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200b200,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK15r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200b300,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK16r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200b400,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK17r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200b500,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK18r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200b600,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK19r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200b700,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK20r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200b800,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK21r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200b900,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK22r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200ba00,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK23r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200bb00,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK24r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200bc00,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK25r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200bd00,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK26r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200be00,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK27r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200bf00,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK28r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200c000,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK29r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200c100,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK30r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200c200,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK31r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200c300,
	0,
	1,
	soc_PP_TRACE_IF_PT_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_MASK32r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200c400,
	0,
	4,
	soc_PP_TRACE_IF_PT_FIELD_MASK32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE0r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008300,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE1r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008400,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE2r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008500,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE3r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008600,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE4r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008700,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE5r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008800,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE6r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008900,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE7r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008a00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE8r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008b00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE9r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008c00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE10r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008d00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE11r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008e00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE12r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2008f00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE13r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009000,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE14r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009100,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE15r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009200,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE16r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009300,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE17r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009400,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE18r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009500,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE19r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009600,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE20r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009700,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE21r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009800,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE22r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009900,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE23r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009a00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE24r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009b00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE25r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009c00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE26r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009d00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE27r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009e00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE28r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x2009f00,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE29r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200a000,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE30r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200a100,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE31r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200a200,
	0,
	1,
	soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_PT_FIELD_VALUE32r */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200a300,
	0,
	4,
	soc_PP_TRACE_IF_PT_FIELD_VALUE32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_STATUS_LRr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200ed00,
	0,
	1,
	soc_OC_TRACE_IF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_STATUS_LR_MASKr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200ee00,
	0,
	1,
	soc_OC_TRACE_IF_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_STATUS_PTr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200e600,
	0,
	1,
	soc_OC_TRACE_IF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PP_TRACE_IF_STATUS_PT_MASKr */
	soc_block_list[99],
	soc_genreg,
	1,
	0x200e700,
	0,
	1,
	soc_OC_TRACE_IF_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE0_FIFOEMPTY0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82000000,
	SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOEMPTY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE0_FIFOEMPTY1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82000100,
	SOC_REG_FLAG_RO,
	1,
	soc_PQE0_FIFOEMPTY1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE0_FIFOOVERFLOW0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82000200,
	SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOOVERFLOW0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE0_FIFOOVERFLOW1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82000300,
	SOC_REG_FLAG_RO,
	1,
	soc_PQE0_FIFOOVERFLOW1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE0_FIFOPTREQUAL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82000500,
	SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOEMPTY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE0_FIFOPTREQUAL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82000600,
	SOC_REG_FLAG_RO,
	1,
	soc_PQE0_FIFOEMPTY1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE0_MEMCFGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82000700,
	0,
	3,
	soc_PQEMEMCFG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE0_MEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82000400,
	0,
	1,
	soc_FT_CNTR_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE0_QCNEMPTY0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82000800,
	SOC_REG_FLAG_RO,
	1,
	soc_PQE0_QCNEMPTY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE0_QCNEMPTY1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82000900,
	SOC_REG_FLAG_RO,
	1,
	soc_PQE0_QCNEMPTY1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE1_FIFOEMPTY0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82001000,
	SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOEMPTY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE1_FIFOEMPTY1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82001100,
	SOC_REG_FLAG_RO,
	1,
	soc_PQE0_FIFOEMPTY1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE1_FIFOOVERFLOW0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82001200,
	SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOOVERFLOW0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE1_FIFOOVERFLOW1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82001300,
	SOC_REG_FLAG_RO,
	1,
	soc_PQE0_FIFOOVERFLOW1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE1_FIFOPTREQUAL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82001500,
	SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOEMPTY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE1_FIFOPTREQUAL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82001600,
	SOC_REG_FLAG_RO,
	1,
	soc_PQE0_FIFOEMPTY1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE1_MEMCFGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82001700,
	0,
	3,
	soc_PQEMEMCFG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE1_MEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82001400,
	0,
	1,
	soc_FT_CNTR_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE1_QCNEMPTY0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82001800,
	SOC_REG_FLAG_RO,
	1,
	soc_PQE0_QCNEMPTY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PQE1_QCNEMPTY1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82001900,
	SOC_REG_FLAG_RO,
	1,
	soc_PQE0_QCNEMPTY1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PQEFIFOEMPTY0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x76000800,
	SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOEMPTY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PQEFIFOEMPTY1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x76000900,
	SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOEMPTY1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQEFIFOEMPTY0_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1d080008,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOEMPTY0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQEFIFOEMPTY1_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1d080009,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOEMPTY0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PQEFIFOEMPTY_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080008,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOEMPTY_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PQEFIFOOVERFLOW0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x76001000,
	SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOOVERFLOW0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PQEFIFOOVERFLOW1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x76001100,
	SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOOVERFLOW1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQEFIFOOVERFLOW0_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1d080010,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOOVERFLOW0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQEFIFOOVERFLOW1_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1d080011,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOOVERFLOW0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PQEFIFOOVERFLOW_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080010,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOOVERFLOW_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PQEFIFOPTREQUAL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x76001400,
	SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOEMPTY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PQEFIFOPTREQUAL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x76001500,
	SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOEMPTY1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQEFIFOPTREQUAL0_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1d080014,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOEMPTY0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQEFIFOPTREQUAL1_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1d080015,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOEMPTY0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PQEFIFOPTREQUAL_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080013,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_PQEFIFOEMPTY_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQEMEMCFGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1d080016,
	0,
	4,
	soc_PQEMEMCFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PQEMEMCFG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x76001600,
	0,
	3,
	soc_PQEMEMCFG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PQEMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080012,
	0,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PQEMEMDEBUG_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x76001300,
	0,
	1,
	soc_FT_CNTR_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQEMEMDEBUG_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1d080013,
	0,
	2,
	soc_PQEMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PQEPARITYERRORADRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080011,
	SOC_REG_FLAG_RO,
	1,
	soc_PQEPARITYERRORADRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PQEPARITYERRORADR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x76001200,
	SOC_REG_FLAG_RO,
	1,
	soc_PQEPARITYERRORADR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQEPARITYERRORADR_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1d080012,
	SOC_REG_FLAG_RO,
	2,
	soc_PQEPARITYERRORADR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQP2FQPOFPSTOP_0r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x58e1,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PQP2FQPOFPSTOP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQP2FQPOFPSTOP_1r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x58e3,
	0,
	1,
	soc_PQP2FQPOFPSTOP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQPCPUDELAYENr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x58dc,
	0,
	1,
	soc_PQPCPUDELAYENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQPDISCARDMULTICASTPACKETCOUNTERr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x485800,
	0,
	1,
	soc_PQPDISCARDMULTICASTPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQPDISCARDUNICASTPACKETCOUNTERr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x475800,
	0,
	1,
	soc_PQPDISCARDUNICASTPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQPMULTICASTHIGHBYTESCOUNTERr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x455800,
	0,
	1,
	soc_PQPMULTICASTHIGHBYTESCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQPMULTICASTHIGHPACKETCOUNTERr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x415800,
	0,
	1,
	soc_PQPMULTICASTHIGHPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQPMULTICASTLOWBYTESCOUNTERr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x465800,
	0,
	1,
	soc_PQPMULTICASTLOWBYTESCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQPMULTICASTLOWPACKETCOUNTERr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x425800,
	0,
	1,
	soc_PQPMULTICASTLOWPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQPSPRPERPORTDIS_0r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x58e4,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_PQPSPRPERPORTDIS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQPSPRPERPORTDIS_1r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x58e6,
	0,
	1,
	soc_PQPSPRPERPORTDIS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQPUNICASTHIGHBYTESCOUNTERr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x435800,
	0,
	1,
	soc_PQPUNICASTHIGHBYTESCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQPUNICASTHIGHPACKETCOUNTERr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x3f5800,
	0,
	1,
	soc_PQPUNICASTHIGHPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQPUNICASTLOWBYTESCOUNTERr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x445800,
	0,
	1,
	soc_PQPUNICASTLOWBYTESCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PQPUNICASTLOWPACKETCOUNTERr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x405800,
	0,
	1,
	soc_PQPUNICASTLOWPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C0_PORT_A_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080102,
	0,
	4,
	soc_PQ_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C0_PORT_A_DATA_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080103,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C0_PORT_A_DATA_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080104,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C0_PORT_A_DATA_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080105,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C0_PORT_A_DATA_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080106,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C0_PORT_A_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080100,
	0,
	2,
	soc_PQ_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C0_PORT_A_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080101,
	0,
	2,
	soc_PQ_C0_PORT_A_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C0_PORT_B_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080109,
	0,
	4,
	soc_PQ_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C0_PORT_B_DATA_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108010a,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C0_PORT_B_DATA_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108010b,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C0_PORT_B_DATA_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108010c,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C0_PORT_B_DATA_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108010d,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C0_PORT_B_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080107,
	0,
	2,
	soc_PQ_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C0_PORT_B_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080108,
	0,
	2,
	soc_PQ_C0_PORT_A_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C1_PORT_A_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080110,
	0,
	4,
	soc_PQ_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C1_PORT_A_DATA_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080111,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C1_PORT_A_DATA_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080112,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C1_PORT_A_DATA_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080113,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C1_PORT_A_DATA_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080114,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C1_PORT_A_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108010e,
	0,
	2,
	soc_PQ_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C1_PORT_A_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108010f,
	0,
	2,
	soc_PQ_C0_PORT_A_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C1_PORT_B_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080117,
	0,
	4,
	soc_PQ_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C1_PORT_B_DATA_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080118,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C1_PORT_B_DATA_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080119,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C1_PORT_B_DATA_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108011a,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C1_PORT_B_DATA_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108011b,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C1_PORT_B_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080115,
	0,
	2,
	soc_PQ_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C1_PORT_B_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080116,
	0,
	2,
	soc_PQ_C0_PORT_A_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C2_PORT_A_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108011e,
	0,
	4,
	soc_PQ_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C2_PORT_A_DATA_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108011f,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C2_PORT_A_DATA_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080120,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C2_PORT_A_DATA_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080121,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C2_PORT_A_DATA_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080122,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C2_PORT_A_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108011c,
	0,
	2,
	soc_PQ_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C2_PORT_A_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108011d,
	0,
	2,
	soc_PQ_C0_PORT_A_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C2_PORT_B_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080125,
	0,
	4,
	soc_PQ_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C2_PORT_B_DATA_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080126,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C2_PORT_B_DATA_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080127,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C2_PORT_B_DATA_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080128,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C2_PORT_B_DATA_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080129,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C2_PORT_B_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080123,
	0,
	2,
	soc_PQ_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C2_PORT_B_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080124,
	0,
	2,
	soc_PQ_C0_PORT_A_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C3_PORT_A_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108012c,
	0,
	4,
	soc_PQ_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C3_PORT_A_DATA_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108012d,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C3_PORT_A_DATA_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108012e,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C3_PORT_A_DATA_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108012f,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C3_PORT_A_DATA_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080130,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C3_PORT_A_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108012a,
	0,
	2,
	soc_PQ_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C3_PORT_A_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2108012b,
	0,
	2,
	soc_PQ_C0_PORT_A_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C3_PORT_B_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080133,
	0,
	4,
	soc_PQ_C0_PORT_A_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C3_PORT_B_DATA_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080134,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C3_PORT_B_DATA_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080135,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C3_PORT_B_DATA_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080136,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C3_PORT_B_DATA_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080137,
	0,
	2,
	soc_PQ_C0_PORT_A_DATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C3_PORT_B_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080131,
	0,
	2,
	soc_PQ_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_C3_PORT_B_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080132,
	0,
	2,
	soc_PQ_C0_PORT_A_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_MODULE_CONTROLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080138,
	0,
	7,
	soc_PQ_MODULE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PQ_PROGRAM_GOr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x21080139,
	0,
	2,
	soc_DDP_PROGRAM_GOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PRBPATr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80208,
	0,
	2,
	soc_PRBPATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PRCNTSELr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b3a,
	0,
	3,
	soc_PRCNTSELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PRI2COSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080004,
	0,
	8,
	soc_PRI2COSr_fields,
	SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PRI2COS_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080005,
	0,
	8,
	soc_PRI2COS_2r_fields,
	SOC_RESET_VAL_DEC(0xfedcba98, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PRILUT_ADDR_DEBUGr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80028,
	0,
	2,
	soc_PRILUT_ADDR_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PRIO2COSr */
	soc_block_list[5],
	soc_genreg,
	16,
	0xb080040,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PRIO2COSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080040,
	0,
	2,
	soc_PRIO2COS_0_PRI0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080041,
	0,
	2,
	soc_PRIO2COS_0_PRI1r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080042,
	0,
	2,
	soc_PRIO2COS_0_PRI2r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080043,
	0,
	2,
	soc_PRIO2COS_0_PRI3r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI4r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080044,
	0,
	2,
	soc_PRIO2COS_0_PRI4r_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI5r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080045,
	0,
	2,
	soc_PRIO2COS_0_PRI5r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI6r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080046,
	0,
	2,
	soc_PRIO2COS_0_PRI6r_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI7r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080047,
	0,
	2,
	soc_PRIO2COS_0_PRI10r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI8r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080048,
	0,
	2,
	soc_PRIO2COS_0_PRI10r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI9r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080049,
	0,
	2,
	soc_PRIO2COS_0_PRI10r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI10r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb08004a,
	0,
	2,
	soc_PRIO2COS_0_PRI10r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI11r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb08004b,
	0,
	2,
	soc_PRIO2COS_0_PRI10r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI12r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb08004c,
	0,
	2,
	soc_PRIO2COS_0_PRI10r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI13r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb08004d,
	0,
	2,
	soc_PRIO2COS_0_PRI10r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI14r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb08004e,
	0,
	2,
	soc_PRIO2COS_0_PRI14r_fields,
	SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_0_PRI15r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb08004f,
	0,
	2,
	soc_PRIO2COS_0_PRI15r_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080050,
	0,
	2,
	soc_PRIO2COS_0_PRI0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080051,
	0,
	2,
	soc_PRIO2COS_0_PRI1r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080052,
	0,
	2,
	soc_PRIO2COS_0_PRI2r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080053,
	0,
	2,
	soc_PRIO2COS_0_PRI3r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI4r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080054,
	0,
	2,
	soc_PRIO2COS_0_PRI4r_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI5r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080055,
	0,
	2,
	soc_PRIO2COS_0_PRI5r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI6r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080056,
	0,
	2,
	soc_PRIO2COS_0_PRI6r_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI7r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080057,
	0,
	2,
	soc_PRIO2COS_0_PRI10r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI8r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080058,
	0,
	2,
	soc_PRIO2COS_0_PRI10r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI9r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080059,
	0,
	2,
	soc_PRIO2COS_0_PRI10r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI10r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb08005a,
	0,
	2,
	soc_PRIO2COS_0_PRI10r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI11r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb08005b,
	0,
	2,
	soc_PRIO2COS_0_PRI10r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI12r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb08005c,
	0,
	2,
	soc_PRIO2COS_0_PRI10r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI13r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb08005d,
	0,
	2,
	soc_PRIO2COS_0_PRI10r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI14r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb08005e,
	0,
	2,
	soc_PRIO2COS_0_PRI14r_fields,
	SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIO2COS_1_PRI15r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb08005f,
	0,
	2,
	soc_PRIO2COS_0_PRI15r_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PRIO2COS_CBFCr */
	soc_block_list[5],
	soc_genreg,
	8,
	0x15080010,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PRIO2COS_CBFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PRIO2COS_LLFCr */
	soc_block_list[5],
	soc_genreg,
	16,
	0x15080000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PRIO2COS_CBFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PRIO2COS_LLFC0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x15080000,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PRIO2COS_LLFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PRIO2COS_LLFC1r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x15080010,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PRIO2COS_LLFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PRIO2COS_LLFC2r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x15080020,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PRIO2COS_LLFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PRIO2COS_LLFC3r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x15080030,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PRIO2COS_LLFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PRIO2COS_LLFC_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	64,
	0x15080000,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PRIO2COS_LLFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PRIO2COS_PROFILEr */
	soc_block_list[5],
	soc_genreg,
	64,
	0x52003000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PRIO2COS_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PRIO2COS_PROFILE0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x52003000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PRIO2COS_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PRIO2COS_PROFILE1r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x52004000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PRIO2COS_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PRIO2COS_PROFILE2r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x52005000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PRIO2COS_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PRIO2COS_PROFILE3r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x52006000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PRIO2COS_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PRIO2COS_PROFILE0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x56002e00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PRIO2COS_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PRIO2COS_PROFILE1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x56003e00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PRIO2COS_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PRIO2COS_PROFILE2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x56004e00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PRIO2COS_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PRIO2COS_PROFILE3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x56005e00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PRIO2COS_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PRIO2COS_PROFILE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	64,
	0x56002e00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PRIO2COS_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PRIO2COS_PROFILE_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	64,
	0x56004000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PRIO2COS_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PRIO2EXTQ_LLFCr */
	soc_block_list[5],
	soc_genreg,
	32,
	0x15080040,
	SOC_REG_FLAG_ARRAY,
	8,
	soc_PRIO2EXTQ_LLFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PRIO2EXTQ_LLFC0r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x15080040,
	SOC_REG_FLAG_ARRAY,
	8,
	soc_PRIO2EXTQ_LLFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PRIO2EXTQ_LLFC1r */
	soc_block_list[5],
	soc_genreg,
	16,
	0x15080050,
	SOC_REG_FLAG_ARRAY,
	8,
	soc_PRIO2EXTQ_LLFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_PRIORITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080649,
	0,
	6,
	soc_PRIORITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PRIORITY_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x42000000,
	0,
	2,
	soc_PRIORITY_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PRIORITY_CONTROL_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080133,
	0,
	2,
	soc_PRIORITY_CONTROL_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_PRIORITY_CONTROL_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080133,
	0,
	2,
	soc_PRIORITY_CONTROL_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_PRIORITY_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080022,
	0,
	2,
	soc_PRIORITY_CONTROL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PRIORITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32000c00,
	0,
	2,
	soc_PRIORITY_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_PRIORITY_CONTROL_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080049,
	0,
	2,
	soc_PRIORITY_CONTROL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PRIORITY_CONTROL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080059,
	0,
	2,
	soc_PRIORITY_CONTROL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PRIORITY_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e000c00,
	0,
	2,
	soc_PRIORITY_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PRIORITY_CONTROL_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080673,
	0,
	6,
	soc_PRIORITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PRIORITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08060c,
	0,
	2,
	soc_PRIORITY_CONTROL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PRIORITY_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a000c00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_PRIORITY_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIORITY_CONTROL_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080072,
	0,
	4,
	soc_PRIORITY_CONTROL_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PRIORITY_MAPPING_SELECTr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000054,
	0,
	1,
	soc_PRIORITY_MAPPING_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PRIVATEVLANFILTERr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x58ab,
	0,
	1,
	soc_PRIVATEVLANFILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PROGRAMILLEGELADDRESSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x608e,
	0,
	2,
	soc_PROGRAMILLEGELADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000017ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PROGRAMMABLECONTROLCELLCOUNTER0r */
	soc_block_list[38],
	soc_genreg,
	1,
	0x32a1,
	0,
	1,
	soc_PROGRAMMABLECONTROLCELLCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PROGRAMMABLECONTROLCELLCOUNTER1r */
	soc_block_list[38],
	soc_genreg,
	1,
	0x32a2,
	0,
	1,
	soc_PROGRAMMABLECONTROLCELLCOUNTER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PROGRAMMABLECONTROLCELLCOUNTER2r */
	soc_block_list[38],
	soc_genreg,
	1,
	0x32a3,
	0,
	1,
	soc_PROGRAMMABLECONTROLCELLCOUNTER2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PROGRAMMABLECONTROLCELLCOUNTERMASK0r */
	soc_block_list[38],
	soc_genreg,
	1,
	0x32a4,
	0,
	1,
	soc_PROGRAMMABLECONTROLCELLCOUNTERMASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PROGRAMMABLECONTROLCELLCOUNTERMASK1r */
	soc_block_list[38],
	soc_genreg,
	1,
	0x32a5,
	0,
	1,
	soc_PROGRAMMABLECONTROLCELLCOUNTERMASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PROGRAMMABLECONTROLCELLCOUNTERMASK2r */
	soc_block_list[38],
	soc_genreg,
	1,
	0x32a6,
	0,
	1,
	soc_PROGRAMMABLECONTROLCELLCOUNTERMASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PROGRAMMABLECOUNTERQUEUESELECTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x500,
	0,
	2,
	soc_PROGRAMMABLECOUNTERQUEUESELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffe7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PROGRAMMABLEDATACELLCOUNTER0r */
	soc_block_list[40],
	soc_genreg,
	1,
	0x2e61,
	0,
	1,
	soc_PROGRAMMABLEDATACELLCOUNTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PROGRAMMABLEDATACELLCOUNTER1r */
	soc_block_list[40],
	soc_genreg,
	1,
	0x2e62,
	0,
	1,
	soc_PROGRAMMABLEDATACELLCOUNTER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PROGRAMMABLEDATACELLCOUNTERMASK0r */
	soc_block_list[40],
	soc_genreg,
	1,
	0x2e63,
	0,
	1,
	soc_PROGRAMMABLEDATACELLCOUNTERMASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PROGRAMMABLEDATACELLCOUNTERMASK1r */
	soc_block_list[40],
	soc_genreg,
	1,
	0x2e64,
	0,
	1,
	soc_PROGRAMMABLEDATACELLCOUNTERMASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PROGRAMMABLEIQMREPORTCOUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x3da,
	0,
	2,
	soc_PROGRAMMABLEIQMREPORTCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_PROTOCOL_PKT_CONTROLr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xb000006,
	0,
	16,
	soc_PROTOCOL_PKT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM53314_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xc000006,
	0,
	14,
	soc_PROTOCOL_PKT_CONTROL_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1c000400,
	0,
	12,
	soc_PROTOCOL_PKT_CONTROL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56218_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xb000006,
	0,
	8,
	soc_PROTOCOL_PKT_CONTROL_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56224_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xc000006,
	0,
	8,
	soc_PROTOCOL_PKT_CONTROL_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x7000022,
	0,
	12,
	soc_PROTOCOL_PKT_CONTROL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	64,
	0x32002000,
	SOC_REG_FLAG_ARRAY,
	12,
	soc_PROTOCOL_PKT_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x7000022,
	0,
	8,
	soc_PROTOCOL_PKT_CONTROL_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	64,
	0x7080022,
	SOC_REG_FLAG_ARRAY,
	12,
	soc_PROTOCOL_PKT_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	64,
	0x2e001300,
	SOC_REG_FLAG_ARRAY,
	12,
	soc_PROTOCOL_PKT_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	64,
	0xc080620,
	SOC_REG_FLAG_ARRAY,
	12,
	soc_PROTOCOL_PKT_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	64,
	0x3a002000,
	SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	12,
	soc_PROTOCOL_PKT_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM88732_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x6000073,
	0,
	2,
	soc_PROTOCOL_PKT_CONTROL_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PRPLCr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80206,
	0,
	8,
	soc_PRPLCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PRSRINTERRUPTMASKREGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6013,
	0,
	2,
	soc_PRSRINTERRUPTMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PRSRINTERRUPTREGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6003,
	0,
	2,
	soc_PRSRINTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_CL_PORT_EEE_LPI_STATEr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203e400,
	0,
	2,
	soc_PR_CL_PORT_EEE_LPI_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_CL_PORT_MODE_LINK_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203e900,
	0,
	2,
	soc_PR_CL_PORT_MODE_LINK_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_GLOBAL_CONFIGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2000100,
	0,
	3,
	soc_PR_GLOBAL_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_GLOBAL_CONFIG_RESPONSEr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2000200,
	0,
	1,
	soc_PR_GLOBAL_CONFIG_RESPONSEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_CONFIGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200a400,
	0,
	7,
	soc_PR_HDP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_ECC_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2035600,
	0,
	2,
	soc_PR_HDP_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_EG_ENQ_REQ_FIFO_FILL_LEVEL_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203cc00,
	SOC_REG_FLAG_RO,
	1,
	soc_PR_HDP_EG_ENQ_REQ_FIFO_FILL_LEVEL_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_EG_ENQ_REQ_FIFO_WATERMARK_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203d300,
	0,
	1,
	soc_PR_HDP_EG_ENQ_REQ_FIFO_WATERMARK_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_ERROR_0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033600,
	0,
	4,
	soc_PR_HDP_ERROR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_ERROR_1r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033800,
	0,
	2,
	soc_PR_HDP_ERROR_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_ERROR_0_MASKr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033700,
	0,
	4,
	soc_PR_HDP_ERROR_0_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_ERROR_1_MASKr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033900,
	0,
	2,
	soc_PR_HDP_ERROR_1_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_HDP_ENQ_REQ_FIFO_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2035700,
	0,
	1,
	soc_PR_HDP_HDP_ENQ_REQ_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_HDR_DROP_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2030800,
	0,
	9,
	soc_PR_HDP_HDR_DROP_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_IG_ENQ_REQ_FIFO_FILL_LEVEL_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203cb00,
	SOC_REG_FLAG_RO,
	1,
	soc_PR_HDP_EG_ENQ_REQ_FIFO_FILL_LEVEL_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_IG_ENQ_REQ_FIFO_WATERMARK_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203d200,
	0,
	1,
	soc_PR_HDP_EG_ENQ_REQ_FIFO_WATERMARK_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_MEM_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203de00,
	0,
	1,
	soc_PR_HDP_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_PARITY_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2034b00,
	0,
	2,
	soc_PR_HDP_PARITY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_STATS_DROP_PKT_BYTE_COUNTr */
	soc_block_list[96],
	soc_genreg,
	128,
	0x2028800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PR_HDP_STATS_DROP_PKT_BYTE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_STATS_DROP_PKT_COUNTr */
	soc_block_list[96],
	soc_genreg,
	128,
	0x2020800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_HDP_STATS_RCVD_PKT_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2020700,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_CONFIG0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200a500,
	0,
	3,
	soc_PR_ICC_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x000000c6, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000df, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_CONFIG1r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200a600,
	0,
	6,
	soc_PR_ICC_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_ERROR_0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032e00,
	0,
	26,
	soc_PR_ICC_ERROR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_ERROR_0_MASKr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032f00,
	0,
	26,
	soc_PR_ICC_ERROR_0_MASKr_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_ICC_RDATA_QUEUE_WATERMARK_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203d100,
	0,
	1,
	soc_PR_ICC_ICC_RDATA_QUEUE_WATERMARK_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_LOOKUP_CORE_CPU_BUBBLE_REQ_PERIODr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200a700,
	0,
	1,
	soc_PR_ICC_LOOKUP_CORE_CPU_BUBBLE_REQ_PERIODr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_ECC_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2035f00,
	0,
	2,
	soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_MEM_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203da00,
	0,
	1,
	soc_PR_HDP_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2036000,
	0,
	1,
	soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_LOOKUP_CORE_TCAM_BIST_CONFIGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203e100,
	0,
	2,
	soc_PR_ICC_LOOKUP_CORE_TCAM_BIST_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_LOOKUP_CORE_TCAM_BIST_CONTROLr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203df00,
	0,
	4,
	soc_PR_ICC_LOOKUP_CORE_TCAM_BIST_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_LOOKUP_CORE_TCAM_BIST_DBG_DATAr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203e200,
	0,
	1,
	soc_PR_ICC_LOOKUP_CORE_TCAM_BIST_DBG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_LOOKUP_CORE_TCAM_BIST_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203e000,
	0,
	1,
	soc_PR_ICC_LOOKUP_CORE_TCAM_BIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_LOOKUP_CORE_TCAM_ECC_DEBUG0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2035800,
	0,
	8,
	soc_PR_ICC_LOOKUP_CORE_TCAM_ECC_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000028, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_LOOKUP_CORE_TCAM_ECC_RAM_ECC_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2035900,
	0,
	2,
	soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_LOOKUP_CORE_TCAM_ECC_RAM_MEM_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203d900,
	0,
	1,
	soc_PR_ICC_LOOKUP_CORE_TCAM_ECC_RAM_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_LOOKUP_CORE_TCAM_MEM_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203d800,
	0,
	1,
	soc_PR_ICC_LOOKUP_CORE_TCAM_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_LOOKUP_CORE_TCAM_SCRUB_REQ_PERIODr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200a800,
	0,
	1,
	soc_PR_ICC_LOOKUP_CORE_TCAM_SCRUB_REQ_PERIODr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_LOOKUP_CORE_TCAM_STATUSr */
	soc_block_list[96],
	soc_genreg,
	5,
	0x2035a00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_PKT_CTXT_DATA_BUFFER_ECC_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2034300,
	0,
	10,
	soc_PR_ICC_PKT_CTXT_DATA_BUFFER_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_PKT_CTXT_DATA_BUFFER_MEM_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203d700,
	0,
	5,
	soc_PR_ICC_PKT_CTXT_DATA_BUFFER_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_PKT_CTXT_DATA_BUFFER_STATUSr */
	soc_block_list[96],
	soc_genreg,
	5,
	0x2034400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PR_ICC_PKT_CTXT_DATA_BUFFER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_ICC_RD_PKT_ID_ORDER_QUEUE_WATERMARK_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203d000,
	0,
	1,
	soc_PR_ICC_ICC_RDATA_QUEUE_WATERMARK_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_BUFFER_SEEN_CHECKr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2008a00,
	0,
	2,
	soc_PR_IDP_BUFFER_SEEN_CHECKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_BUFFER_SEEN_CHECK_RESPONSEr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2008b00,
	0,
	2,
	soc_PR_IDP_BUFFER_SEEN_CHECK_RESPONSEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_CONFIGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2008700,
	0,
	4,
	soc_PR_IDP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0xc0c0c0c0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_CONFIG0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2008800,
	0,
	2,
	soc_PR_IDP_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_ECC_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2034900,
	0,
	8,
	soc_PR_IDP_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_ENQ_REQ_FIFO_FILL_LEVEL_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203c900,
	SOC_REG_FLAG_RO,
	1,
	soc_PR_HDP_EG_ENQ_REQ_FIFO_FILL_LEVEL_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_ENQ_REQ_FIFO_NFULL_THRESHOLDr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2008900,
	0,
	1,
	soc_PR_IDP_ENQ_REQ_FIFO_NFULL_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_ENQ_REQ_FIFO_WATERMARK_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203ce00,
	SOC_REG_FLAG_RO,
	1,
	soc_PR_IDP_ENQ_REQ_FIFO_WATERMARK_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_ENQ_REQ_TO_RESP_FIFO_FILL_LEVEL_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203ca00,
	SOC_REG_FLAG_RO,
	1,
	soc_PR_IDP_ENQ_REQ_TO_RESP_FIFO_FILL_LEVEL_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_ENQ_REQ_TO_RESP_FIFO_WATERMARK_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203cf00,
	0,
	1,
	soc_PR_IDP_ENQ_REQ_TO_RESP_FIFO_WATERMARK_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_ERROR_0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033000,
	0,
	6,
	soc_PR_IDP_ERROR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_ERROR_1r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033200,
	0,
	8,
	soc_PR_IDP_ERROR_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_ERROR_0_MASKr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033100,
	0,
	6,
	soc_PR_IDP_ERROR_0_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_ERROR_1_MASKr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033300,
	0,
	8,
	soc_PR_IDP_ERROR_1_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_FREE_CACHE_FIFO_FILL_LEVEL_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203c800,
	SOC_REG_FLAG_RO,
	3,
	soc_PR_IDP_FREE_CACHE_FIFO_FILL_LEVEL_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_IDP_ENQ_REQ_FIFO_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2035000,
	0,
	1,
	soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_IDP_ENQ_REQ_TO_RESP_FIFO_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2035100,
	0,
	1,
	soc_PR_IDP_IDP_ENQ_REQ_TO_RESP_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_IDP_FREE_CACHE_FIFO_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2034f00,
	0,
	1,
	soc_PR_ICC_PKT_CTXT_DATA_BUFFER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_IDP_PAGE_REQ_FIFO_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2034e00,
	0,
	1,
	soc_PR_ICC_PKT_CTXT_DATA_BUFFER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_MEM_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203db00,
	0,
	4,
	soc_PR_IDP_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_PAGE_REQ_FIFO_FILL_LEVEL_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203c700,
	SOC_REG_FLAG_RO,
	1,
	soc_PR_IDP_PAGE_REQ_FIFO_FILL_LEVEL_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_PAGE_REQ_FIFO_WATERMARK_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203cd00,
	0,
	1,
	soc_PR_IDP_PAGE_REQ_FIFO_WATERMARK_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_PARITY_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2034a00,
	0,
	3,
	soc_PR_IDP_PARITY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_BUCKETC_RAILED_METER_ID_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2035400,
	0,
	1,
	soc_PR_IDP_POLICER_BUCKETC_RAILED_METER_ID_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_BUCKETE_RAILED_METER_ID_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2035500,
	0,
	1,
	soc_PR_IDP_POLICER_BUCKETC_RAILED_METER_ID_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_BUCKET_MEM_ECC_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2034d00,
	0,
	2,
	soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_BUCKET_MEM_MEM_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203dd00,
	0,
	1,
	soc_PR_HDP_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_BUCKET_MEM_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2035300,
	0,
	1,
	soc_PR_IDP_IDP_ENQ_REQ_TO_RESP_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_CONFIGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2008c00,
	0,
	2,
	soc_PR_IDP_POLICER_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_CONFIG_MEM_ECC_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2034c00,
	0,
	2,
	soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_CONFIG_MEM_MEM_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203dc00,
	0,
	1,
	soc_PR_HDP_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_CONFIG_MEM_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2035200,
	0,
	1,
	soc_PR_IDP_IDP_ENQ_REQ_TO_RESP_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_DISABLEr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200a100,
	0,
	1,
	soc_PR_IDP_POLICER_DISABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_DP2DEr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200a200,
	0,
	12,
	soc_PR_IDP_POLICER_DP2DEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_ERRORr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033400,
	0,
	6,
	soc_PR_IDP_POLICER_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_ERROR_MASKr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033500,
	0,
	6,
	soc_PR_IDP_POLICER_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_REF_ENABLE_CONFIGr */
	soc_block_list[96],
	soc_genreg,
	4,
	0x2008d00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PR_IDP_POLICER_REF_ENABLE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_POLICER_REF_SCALE_CONFIGr */
	soc_block_list[96],
	soc_genreg,
	16,
	0x2009100,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PR_IDP_POLICER_REF_SCALE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_STATS_ACCEPT_PKT_BYTE_COUNTr */
	soc_block_list[96],
	soc_genreg,
	64,
	0x2010000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PR_HDP_STATS_DROP_PKT_BYTE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_STATS_ACCEPT_PKT_COUNTr */
	soc_block_list[96],
	soc_genreg,
	64,
	0x200c000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_STATS_CONFIGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200a300,
	0,
	2,
	soc_PR_IDP_STATS_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_STATS_DROP_PKT_BYTE_COUNTr */
	soc_block_list[96],
	soc_genreg,
	64,
	0x2018000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PR_HDP_STATS_DROP_PKT_BYTE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_STATS_DROP_PKT_COUNTr */
	soc_block_list[96],
	soc_genreg,
	64,
	0x2014000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PR_IDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_STATS_DROP_PKT_REASONSr */
	soc_block_list[96],
	soc_genreg,
	64,
	0x201c000,
	SOC_REG_FLAG_ARRAY,
	5,
	soc_PR_IDP_STATS_DROP_PKT_REASONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_STATS_GLOBAL_CLIENT_IF_DROP_PKTS_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2020000,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_STATS_GLOBAL_DROP_PKTS_NO_FREE_PAGES_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2020100,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_STATS_GLOBAL_DROP_PKTS_PB_ALMOST_FULL_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2020200,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_STATS_GLOBAL_TOTAL_ACCEPTED_ENQUEUE_DONE_TO_QM_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2020500,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_STATS_GLOBAL_TOTAL_DROPPED_ENQUEUE_DONE_TO_QM_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2020600,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_STATS_GLOBAL_TOTAL_EOPS_RECEIVED_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2020300,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IDP_STATS_GLOBAL_TOTAL_PKTS_FULLY_DROPPED_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2020400,
	0,
	1,
	soc_PR_IDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_ADM_CTRL_BD_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200bf00,
	0,
	1,
	soc_PR_IPRE_ADM_CTRL_BD_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_ADM_CTRL_FD_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200bc00,
	0,
	1,
	soc_PR_IPRE_ADM_CTRL_FD_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_ADM_CTRL_FR_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200bb00,
	0,
	1,
	soc_PR_IPRE_ADM_CTRL_FR_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_ADM_CTRL_RT_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200be00,
	0,
	1,
	soc_PR_IPRE_ADM_CTRL_RT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_ADM_CTRL_TD_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200bd00,
	0,
	1,
	soc_PR_IPRE_ADM_CTRL_TD_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_BUFFER_FULL_ERROR_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032700,
	0,
	1,
	soc_PR_IPRE_BUFFER_FULL_ERROR_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CI_CONFIG0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2000300,
	0,
	8,
	soc_PR_IPRE_CI_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CI_CONFIG1r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2000400,
	0,
	3,
	soc_PR_IPRE_CI_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CI_CONFIG2r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2000500,
	0,
	3,
	soc_PR_IPRE_CI_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200aa00,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_BYTE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CLIENT_IF_STATS_RCVD_PKT_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200a900,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031200,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CLSB_ADM_CTRL_MOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031100,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CLSB_ADM_CTRL_SEOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031000,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CLSB_ADM_CTRL_SOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2030f00,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CL_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200ae00,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_BYTE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CL_CLIENT_IF_STATS_RCVD_PKT_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200ad00,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CWSB_ADM_CTRL_EOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032600,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CWSB_ADM_CTRL_MOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032500,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CWSB_ADM_CTRL_SEOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032400,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CWSB_ADM_CTRL_SOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032300,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CW_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200b800,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_BYTE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_CW_CLIENT_IF_STATS_RCVD_PKT_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200b700,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_EOP_ERROR_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032d00,
	0,
	1,
	soc_PR_IPRE_BUFFER_FULL_ERROR_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_ERROR_0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2030900,
	0,
	30,
	soc_PR_IPRE_ERROR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_ERROR_1r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2030b00,
	0,
	14,
	soc_PR_IPRE_ERROR_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_ERROR_2r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2030d00,
	0,
	7,
	soc_PR_IPRE_ERROR_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_ERROR_0_MASKr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2030a00,
	0,
	30,
	soc_PR_IPRE_ERROR_0_MASKr_fields,
	SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_ERROR_1_MASKr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2030c00,
	0,
	14,
	soc_PR_IPRE_ERROR_1_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_ERROR_2_MASKr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2030e00,
	0,
	7,
	soc_PR_IPRE_ERROR_2_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_FC_CONFIGr */
	soc_block_list[96],
	soc_genreg,
	66,
	0x2000700,
	SOC_REG_FLAG_ARRAY,
	6,
	soc_PR_IPRE_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_FC_TX_STATE_CONFIG2r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2005100,
	0,
	3,
	soc_PR_IPRE_FC_TX_STATE_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_FC_TX_STATE_CONFIG5r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2005200,
	0,
	3,
	soc_PR_IPRE_FC_TX_STATE_CONFIG5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_031_000r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2004900,
	0,
	33,
	soc_PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_031_000r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_063_032r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2004a00,
	0,
	33,
	soc_PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_063_032r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_095_064r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2004b00,
	0,
	33,
	soc_PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_095_064r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_127_096r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2004c00,
	0,
	33,
	soc_PR_IPRE_FC_TX_STATE_ENABLE_SQUEUES_127_096r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_031_000r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2004d00,
	0,
	33,
	soc_PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_031_000r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_063_032r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2004e00,
	0,
	33,
	soc_PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_063_032r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_095_064r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2004f00,
	0,
	33,
	soc_PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_095_064r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_127_096r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2005000,
	0,
	33,
	soc_PR_IPRE_FC_TX_STATE_FORCE_XOFF_SQUEUES_127_096r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_FRAME_DISCARD_ERROR_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032800,
	0,
	1,
	soc_PR_IPRE_BUFFER_FULL_ERROR_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_IL_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200ac00,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_BYTE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_IL_CLIENT_IF_STATS_RCVD_PKT_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200ab00,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_IL_TX_LLFCr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2000600,
	0,
	3,
	soc_PR_IPRE_IL_TX_LLFCr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_MOP_ERROR_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032c00,
	0,
	1,
	soc_PR_IPRE_BUFFER_FULL_ERROR_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_RUNT_ERROR_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032a00,
	0,
	1,
	soc_PR_IPRE_BUFFER_FULL_ERROR_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_RX_PORT_PAGE_BUFFER_CFGr */
	soc_block_list[96],
	soc_genreg,
	51,
	0x2005300,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PR_IPRE_RX_PORT_PAGE_BUFFER_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_RX_PORT_PAGE_BUFFER_CFG_COMPLETEr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2008600,
	0,
	1,
	soc_PR_IPRE_RX_PORT_PAGE_BUFFER_CFG_COMPLETEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_RX_PORT_PAGE_BUFFER_ECC_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033e00,
	0,
	8,
	soc_PR_IDP_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_RX_PORT_PAGE_BUFFER_PORT_FILL_LEVEL_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	51,
	0x2036100,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	1,
	soc_PR_IPRE_RX_PORT_PAGE_BUFFER_PORT_FILL_LEVEL_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_RX_PORT_PAGE_BUFFER_PORT_WATERMARK_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	51,
	0x2039400,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PR_IPRE_RX_PORT_PAGE_BUFFER_PORT_WATERMARK_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_CTRL_BUFFER_LOWER_16B_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2034100,
	0,
	1,
	soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_CTRL_BUFFER_UPPER_16B_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2034200,
	0,
	1,
	soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_DATA_BUFFER_LOWER_16B_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033f00,
	0,
	1,
	soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_RX_PORT_PAGE_BUFFER_RX_PORT_PAGE_DATA_BUFFER_UPPER_16B_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2034000,
	0,
	1,
	soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_RX_PORT_PAGE_LOWER_BUFFER_MEM_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203d600,
	0,
	6,
	soc_PR_IPRE_RX_PORT_PAGE_LOWER_BUFFER_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_RX_PORT_PAGE_UPPER_BUFFER_MEM_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203d500,
	0,
	6,
	soc_PR_IPRE_RX_PORT_PAGE_LOWER_BUFFER_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_SOP_ERROR_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032b00,
	0,
	1,
	soc_PR_IPRE_BUFFER_FULL_ERROR_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_STRICT_PRIORITY_WRITE_ERROR_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200b900,
	0,
	1,
	soc_PR_IPRE_ADM_CTRL_FR_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_STRICT_PRIORITY_WRITE_RUNT_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200ba00,
	0,
	1,
	soc_PR_IPRE_ADM_CTRL_FR_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_TAIL_DISCARD_ERROR_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032900,
	0,
	1,
	soc_PR_IPRE_BUFFER_FULL_ERROR_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XLSB_ADM_CTRL_EOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032200,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XLSB_ADM_CTRL_MOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032100,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XLSB_ADM_CTRL_SEOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2032000,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XLSB_ADM_CTRL_SOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031f00,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XL_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200b600,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_BYTE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XL_CLIENT_IF_STATS_RCVD_PKT_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200b500,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XT0_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200b000,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_BYTE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XT0_CLIENT_IF_STATS_RCVD_PKT_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200af00,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XT1_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200b200,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_BYTE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XT1_CLIENT_IF_STATS_RCVD_PKT_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200b100,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XT2_CLIENT_IF_STATS_RCVD_PKT_BYTE_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200b400,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_BYTE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XT2_CLIENT_IF_STATS_RCVD_PKT_COUNTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x200b300,
	0,
	1,
	soc_PR_HDP_STATS_DROP_PKT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB0_ADM_CTRL_EOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031600,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB0_ADM_CTRL_MOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031500,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB0_ADM_CTRL_SEOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031400,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB0_ADM_CTRL_SOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031300,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB0_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033b00,
	0,
	1,
	soc_PR_ICC_PKT_CTXT_DATA_BUFFER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB1_ADM_CTRL_EOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031a00,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB1_ADM_CTRL_MOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031900,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB1_ADM_CTRL_SEOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031800,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB1_ADM_CTRL_SOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031700,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB1_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033c00,
	0,
	1,
	soc_PR_IDP_IDP_ENQ_REQ_TO_RESP_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB2_ADM_CTRL_EOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031e00,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB2_ADM_CTRL_MOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031d00,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB2_ADM_CTRL_SEOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031c00,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB2_ADM_CTRL_SOP_ERROR_EV_PORTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2031b00,
	0,
	1,
	soc_PR_IPRE_CLSB_ADM_CTRL_EOP_ERROR_EV_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB2_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033d00,
	0,
	1,
	soc_PR_IDP_IDP_ENQ_REQ_TO_RESP_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB_ECC_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2033a00,
	0,
	6,
	soc_PR_IPRE_XTSB_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_IPRE_XTSB_MEM_DEBUGr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203d400,
	0,
	3,
	soc_PR_IPRE_XTSB_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
    { /* SOC_REG_INT_PR_PD_ASSISTr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2000000,
	0,
	2,
	soc_PB_PD_ASSISTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_PD_ASSIST_BCM88030_B0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2000000,
	0,
	3,
	soc_PR_PD_ASSISTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_HPRE_ENQ_RSP_CAPT0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203f900,
	0,
	5,
	soc_PR_TRACE_IF_HPRE_ENQ_RSP_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_HPRE_ENQ_RSP_CAPT1r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203fa00,
	0,
	3,
	soc_PR_TRACE_IF_HPRE_ENQ_RSP_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_HPRE_ENQ_RSP_CONTROLr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203f300,
	0,
	3,
	soc_CM_TRACE_IF_LRP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_HPRE_ENQ_RSP_COUNTERr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203f400,
	0,
	1,
	soc_PR_TRACE_IF_HPRE_ENQ_RSP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_HPRE_ENQ_RSP_MASK0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203f700,
	0,
	5,
	soc_PR_TRACE_IF_HPRE_ENQ_RSP_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_HPRE_ENQ_RSP_MASK1r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203f800,
	0,
	3,
	soc_PR_TRACE_IF_HPRE_ENQ_RSP_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_HPRE_ENQ_RSP_VALUE0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203f500,
	0,
	5,
	soc_PR_TRACE_IF_HPRE_ENQ_RSP_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_HPRE_ENQ_RSP_VALUE1r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203f600,
	0,
	3,
	soc_PR_TRACE_IF_HPRE_ENQ_RSP_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_HPRE_FP_CAPT0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040400,
	0,
	4,
	soc_PR_TRACE_IF_HPRE_FP_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_HPRE_FP_CONTROLr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040000,
	0,
	3,
	soc_CM_TRACE_IF_LRP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_HPRE_FP_COUNTERr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040100,
	0,
	1,
	soc_PR_TRACE_IF_HPRE_ENQ_RSP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_HPRE_FP_MASK0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040300,
	0,
	4,
	soc_PR_TRACE_IF_HPRE_FP_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_HPRE_FP_VALUE0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040200,
	0,
	4,
	soc_PR_TRACE_IF_HPRE_FP_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_ENQ_RSP_CAPT0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203f200,
	0,
	4,
	soc_PR_TRACE_IF_IPRE_ENQ_RSP_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_ENQ_RSP_CONTROLr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203ee00,
	0,
	3,
	soc_CM_TRACE_IF_LRP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_ENQ_RSP_COUNTERr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203ef00,
	0,
	1,
	soc_PR_TRACE_IF_HPRE_ENQ_RSP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_ENQ_RSP_MASK0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203f100,
	0,
	4,
	soc_PR_TRACE_IF_IPRE_ENQ_RSP_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_ENQ_RSP_VALUE0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203f000,
	0,
	4,
	soc_PR_TRACE_IF_IPRE_ENQ_RSP_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_CAPT0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2041100,
	0,
	5,
	soc_PR_TRACE_IF_IPRE_FC_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_CAPT1r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2041200,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_CAPT2r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2041300,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_CAPT3r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2041400,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_CAPT4r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2041500,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_CONTROLr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040500,
	0,
	3,
	soc_CM_TRACE_IF_LRP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_COUNTERr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040600,
	0,
	1,
	soc_PR_TRACE_IF_HPRE_ENQ_RSP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_MASK0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040c00,
	0,
	5,
	soc_PR_TRACE_IF_IPRE_FC_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_MASK1r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040d00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_MASK2r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040e00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_MASK3r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040f00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_MASK4r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2041000,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_VALUE0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040700,
	0,
	5,
	soc_PR_TRACE_IF_IPRE_FC_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_VALUE1r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040800,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_VALUE2r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040900,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_VALUE3r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040a00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FC_VALUE4r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2040b00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FP_CAPT0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203ff00,
	0,
	4,
	soc_PR_TRACE_IF_HPRE_FP_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FP_CONTROLr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203fb00,
	0,
	3,
	soc_CM_TRACE_IF_LRP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FP_COUNTERr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203fc00,
	0,
	1,
	soc_PR_TRACE_IF_HPRE_ENQ_RSP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FP_MASK0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203fe00,
	0,
	4,
	soc_PR_TRACE_IF_HPRE_FP_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_IPRE_FP_VALUE0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203fd00,
	0,
	4,
	soc_PR_TRACE_IF_HPRE_FP_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_PED_TO_PR_CAPTr */
	soc_block_list[96],
	soc_genreg,
	16,
	0x2043b00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PR_TRACE_IF_IPRE_FC_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_PED_TO_PR_CONTROLr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2041600,
	0,
	3,
	soc_CM_TRACE_IF_LRP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_PED_TO_PR_COUNTERr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2041700,
	0,
	1,
	soc_PR_TRACE_IF_HPRE_ENQ_RSP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_PED_TO_PR_DELIM_CAPT0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2043a00,
	0,
	4,
	soc_PR_TRACE_IF_PED_TO_PR_DELIM_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_PED_TO_PR_DELIM_MASK0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2042900,
	0,
	4,
	soc_PR_TRACE_IF_PED_TO_PR_DELIM_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_PED_TO_PR_DELIM_VALUE0r */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2041800,
	0,
	4,
	soc_PR_TRACE_IF_PED_TO_PR_DELIM_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_PED_TO_PR_MASKr */
	soc_block_list[96],
	soc_genreg,
	16,
	0x2042a00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_PED_TO_PR_VALUEr */
	soc_block_list[96],
	soc_genreg,
	16,
	0x2041900,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2044b00,
	0,
	6,
	soc_PR_TRACE_IF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_TRACE_IF_STATUS_MASKr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x2044c00,
	0,
	6,
	soc_PR_TRACE_IF_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_UNIFIED_PORTS_EEE_POWERDOWN_ENr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203e300,
	0,
	5,
	soc_PR_UNIFIED_PORTS_EEE_POWERDOWN_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_XL_PORT_EEE_LPI_STATEr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203e800,
	0,
	2,
	soc_PR_XL_PORT_EEE_LPI_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_XL_PORT_MODE_LINK_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203ed00,
	0,
	2,
	soc_PR_XL_PORT_MODE_LINK_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_XT0_PORT_EEE_LPI_STATEr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203e500,
	0,
	2,
	soc_PR_CL_PORT_EEE_LPI_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_XT0_PORT_MODE_LINK_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203ea00,
	0,
	2,
	soc_PR_XT0_PORT_MODE_LINK_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_XT1_PORT_EEE_LPI_STATEr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203e600,
	0,
	2,
	soc_PR_CL_PORT_EEE_LPI_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_XT1_PORT_MODE_LINK_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203eb00,
	0,
	2,
	soc_PR_XT0_PORT_MODE_LINK_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_XT2_PORT_EEE_LPI_STATEr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203e700,
	0,
	2,
	soc_PR_CL_PORT_EEE_LPI_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PR_XT2_PORT_MODE_LINK_STATUSr */
	soc_block_list[96],
	soc_genreg,
	1,
	0x203ec00,
	0,
	2,
	soc_PR_XT0_PORT_MODE_LINK_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSINTEQr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80924,
	SOC_REG_FLAG_RO,
	4,
	soc_CWINTEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSINTQSTr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80926,
	SOC_REG_FLAG_RO,
	2,
	soc_CWINTQSTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80c24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81c24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82c24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83c24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84c24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85c24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86c24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87c24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88c24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89c24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ac24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8bc24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8cc24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8dc24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ec24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLPMC_TCID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8fc24,
	SOC_REG_FLAG_RO,
	1,
	soc_PSLPMC_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80c22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81c22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82c22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83c22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84c22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85c22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86c22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87c22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88c22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89c22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ac22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8bc22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8cc22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8dc22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ec22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSLTH_TCID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8fc22,
	0,
	1,
	soc_PSLTH_TCID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9a928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9b928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9c928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9d928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9e928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9f928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaa928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xab928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xac928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xad928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xae928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaf928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xba928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbb928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbc928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbd928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbe928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PSYSTAT_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbf928,
	0,
	3,
	soc_PSYSTAT_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa011e00,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa011f00,
	0,
	3,
	soc_ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa012000,
	0,
	3,
	soc_ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_CL_CLIENT_DEBUG_CREDIT0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201d300,
	0,
	8,
	soc_PT_CL_CLIENT_DEBUG_CREDIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_CL_CLIENT_DEBUG_CREDIT1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201d400,
	0,
	4,
	soc_PT_CL_CLIENT_DEBUG_CREDIT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_DEBUG_FORCE_PARITY_ERROR_0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000300,
	0,
	4,
	soc_PT_DEBUG_FORCE_PARITY_ERROR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_ECC_DEBUG0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2009500,
	0,
	18,
	soc_PT_ECC_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_ECC_DEBUG1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2009600,
	0,
	20,
	soc_PT_ECC_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
    { /* SOC_REG_INT_PT_ECC_DEBUG2r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2009700,
	0,
	12,
	soc_PT_ECC_DEBUG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_ECC_DEBUG2_BCM88030_B0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2009700,
	0,
	16,
	soc_PT_ECC_DEBUG2_BCM88030_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_GEN_CONFIGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000000,
	0,
	3,
	soc_PT_GEN_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_BKP_DETECT_DEBUG0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2009400,
	0,
	2,
	soc_PT_HPTE_BKP_DETECT_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_CONFIGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000500,
	0,
	4,
	soc_PT_HPTE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x20204000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_CONFIG1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000600,
	0,
	2,
	soc_PT_HPTE_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00005012, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_AVAIL_IF_PARITY_ERROR_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2009100,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_DEQ_RESP_IF_PARITY_ERROR_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2009200,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_EGRESS_DEQ_PKT_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201bc00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_EGRESS_DEQ_RESP_PKT_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201be00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_EGRESS_PP_REQ_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201c300,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_EGRESS_PP_RESP_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201c600,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_EGRESS_QM_AVAIL_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201ba00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_ERROR0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000b00,
	0,
	14,
	soc_PT_HPTE_DEBUG_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_ERROR0_MASKr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000c00,
	0,
	14,
	soc_PT_HPTE_DEBUG_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_INGRESS_DEQ_PKT_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201bb00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_INGRESS_DEQ_RESP_PKT_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201bd00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_INGRESS_PP_REQ_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201c200,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_INGRESS_PP_RESP_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201c500,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_INGRESS_QM_AVAIL_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201b900,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_PB_LINE_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201c000,
	0,
	1,
	soc_LRA_BUBBLE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_PB_REQ_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201bf00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_PB_RESP_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201c100,
	0,
	1,
	soc_LRA_BUBBLE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_PB_RESP_IF_PARITY_ERROR_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2009300,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_PP_NULL_REQ_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201c400,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEBUG_PP_NULL_RESP_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201c700,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEQ_RESP_CREDIT_DEBUGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2008f00,
	0,
	2,
	soc_PT_HPTE_DEQ_RESP_CREDIT_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x0000a0a0, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_DEQ_RESP_CREDIT_DEBUG1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2009000,
	0,
	2,
	soc_PT_HPTE_DEQ_RESP_CREDIT_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x0000a0a0, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_EGRESS_CONFIGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000900,
	0,
	9,
	soc_PT_HPTE_EGRESS_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_EGRESS_CONFIG1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000a00,
	0,
	6,
	soc_PT_HPTE_EGRESS_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_EGRESS_CONFIG2r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021c00,
	0,
	6,
	soc_PT_HPTE_EGRESS_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_EGRESS_CONFIG3r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021d00,
	0,
	6,
	soc_PT_HPTE_EGRESS_CONFIG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_EGRESS_CONFIG4r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021e00,
	0,
	6,
	soc_PT_HPTE_EGRESS_CONFIG4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_EGRESS_CONFIG5r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021f00,
	0,
	6,
	soc_PT_HPTE_EGRESS_CONFIG5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_EG_PREFETCH_FIFO_DEBUGr */
	soc_block_list[101],
	soc_genreg,
	64,
	0x2004f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PT_HPTE_EG_PREFETCH_FIFO_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_IG_PREFETCH_FIFO_DEBUGr */
	soc_block_list[101],
	soc_genreg,
	64,
	0x2000f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PT_HPTE_EG_PREFETCH_FIFO_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_INGRESS_CONFIGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000700,
	0,
	9,
	soc_PT_HPTE_INGRESS_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_INGRESS_CONFIG1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000800,
	0,
	6,
	soc_PT_HPTE_INGRESS_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_MEM_TM_CTRL0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200a300,
	0,
	7,
	soc_PT_HPTE_MEM_TM_CTRL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_MEM_TM_CTRL1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200a400,
	0,
	3,
	soc_PT_HPTE_MEM_TM_CTRL1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_PREFETCH_DEBUGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000d00,
	0,
	2,
	soc_PT_HPTE_PREFETCH_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
    { /* SOC_REG_INT_PT_HPTE_SCHEDULER_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000e00,
	0,
	3,
	soc_PT_HPTE_SCHEDULER_CFGr_fields,
	SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_HPTE_SCHEDULER_CFG_BCM88030_B0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000e00,
	0,
	4,
	soc_PT_HPTE_SCHEDULER_CFG_BCM88030_B0r_fields,
	SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_BKP_DETECT_DEBUG0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010600,
	0,
	2,
	soc_PT_IPTE_BKP_DETECT_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CLIENT_CAL1_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022c00,
	0,
	2,
	soc_PT_IPTE_CLIENT_CAL1_CFGr_fields,
	SOC_RESET_VAL_DEC(0x000001fe, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CLIENT_CAL_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200c000,
	0,
	2,
	soc_PT_IPTE_CLIENT_CAL_CFGr_fields,
	SOC_RESET_VAL_DEC(0x000001fe, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CLIENT_CFG0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200c100,
	0,
	7,
	soc_PT_IPTE_CLIENT_CFG0r_fields,
	SOC_RESET_VAL_DEC(0x00022420, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CLIENT_CFG1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200c300,
	0,
	2,
	soc_PT_IPTE_CLIENT_CFG1r_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CLIENT_CFG2r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200c400,
	0,
	2,
	soc_PT_IPTE_CLIENT_CFG1r_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CLIENT_CFG3r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200c500,
	0,
	2,
	soc_PT_IPTE_CLIENT_CFG1r_fields,
	SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CLIENT_CFG4r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200c600,
	0,
	2,
	soc_PT_IPTE_CLIENT_CFG4r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CLIENT_CFG5r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200c700,
	0,
	2,
	soc_PT_IPTE_CLIENT_CFG5r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CLIENT_CFG0_1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200c200,
	0,
	8,
	soc_PT_IPTE_CLIENT_CFG0_1r_fields,
	SOC_RESET_VAL_DEC(0x22424484, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
    { /* SOC_REG_INT_PT_IPTE_CONFIG0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200a800,
	0,
	4,
	soc_PT_IPTE_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CONFIG1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200a900,
	0,
	4,
	soc_PT_IPTE_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CONFIG2r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200aa00,
	0,
	4,
	soc_PT_IPTE_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000c00, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CONFIG3r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200ab00,
	0,
	3,
	soc_PT_IPTE_CONFIG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CONFIG4r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022000,
	0,
	6,
	soc_PT_IPTE_CONFIG4r_fields,
	SOC_RESET_VAL_DEC(0x0000030c, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CONFIG0_BCM88030_B0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200a800,
	0,
	5,
	soc_PT_IPTE_CONFIG0_BCM88030_B0r_fields,
	SOC_RESET_VAL_DEC(0x04000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
    { /* SOC_REG_INT_PT_IPTE_CREDIT_LOOP_DEBUG0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010700,
	0,
	7,
	soc_PT_IPTE_CREDIT_LOOP_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x000018a0, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CREDIT_LOOP_DEBUG1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010800,
	0,
	2,
	soc_PT_IPTE_CREDIT_LOOP_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x000018a0, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_CREDIT_LOOP_DEBUG0_BCM88030_B0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010700,
	0,
	16,
	soc_PT_IPTE_CREDIT_LOOP_DEBUG0_BCM88030_B0r_fields,
	SOC_RESET_VAL_DEC(0x000018a0, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_AVAIL_IF_PARITY_ERROR_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201d000,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_CLIENT0_BYTE_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201dd00,
	0,
	1,
	soc_LRA_BUBBLE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_CLIENT0_PKT_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201dc00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_CLIENT1_BYTE_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201df00,
	0,
	1,
	soc_LRA_BUBBLE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_CLIENT1_PKT_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201de00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_CLIENT2_BYTE_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201e100,
	0,
	1,
	soc_LRA_BUBBLE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_CLIENT2_PKT_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201e000,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_CLIENT3_BYTE_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201e300,
	0,
	1,
	soc_LRA_BUBBLE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_CLIENT3_PKT_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201e200,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_CLIENT4_BYTE_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201e500,
	0,
	1,
	soc_LRA_BUBBLE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_CLIENT4_PKT_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201e400,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_CLIENT5_BYTE_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201e700,
	0,
	1,
	soc_LRA_BUBBLE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_CLIENT5_PKT_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201e600,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_CLIENT_PORT_CREDIT_OVERFLOWr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201e800,
	0,
	4,
	soc_PT_IPTE_DEBUG_CLIENT_PORT_CREDIT_OVERFLOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_DEQ_PAGE_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201ca00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_DEQ_PKT_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201c900,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_DEQ_RESP_IF_PARITY_ERROR_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201d100,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_DEQ_RESP_PAGE_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201cc00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_DEQ_RESP_PKT_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201cb00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_PB_LINE_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201ce00,
	0,
	1,
	soc_LRA_BUBBLE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_PB_REQ_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201cd00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_PB_RESP_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201cf00,
	0,
	1,
	soc_LRA_BUBBLE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_PB_RESP_IF_PARITY_ERROR_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201d200,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DEBUG_QM_AVAIL_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201c800,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DS_PORT_CAL1_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022d00,
	0,
	2,
	soc_PT_IPTE_DS_PORT_CAL1_CFGr_fields,
	SOC_RESET_VAL_DEC(0x000001fe, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_DS_PORT_CAL_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200b500,
	0,
	2,
	soc_PT_IPTE_DS_PORT_CAL_CFGr_fields,
	SOC_RESET_VAL_DEC(0x000001fe, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FC_CHAN_CFG0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200be00,
	0,
	1,
	soc_CM_BACKGROUND_EJECT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FC_CHAN_CFG1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200bf00,
	0,
	1,
	soc_CM_BACKGROUND_EJECT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FC_SAFC_CFG0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200bc00,
	0,
	1,
	soc_CM_BACKGROUND_EJECT_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FC_SAFC_CFG1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200bd00,
	0,
	1,
	soc_PT_IPTE_FC_SAFC_CFG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FLOW_CONTROL_DEBUG0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200fc00,
	0,
	1,
	soc_PT_IPTE_FLOW_CONTROL_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FLOW_CONTROL_DEBUG1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200fd00,
	0,
	1,
	soc_PT_IPTE_FLOW_CONTROL_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FLOW_CONTROL_DEBUG2r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200fe00,
	0,
	1,
	soc_PT_IPTE_FLOW_CONTROL_DEBUG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FLOW_CONTROL_DEBUG3r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200ff00,
	0,
	1,
	soc_PT_IPTE_FLOW_CONTROL_DEBUG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FLOW_CONTROL_DEBUG4r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010000,
	0,
	1,
	soc_PT_IPTE_FLOW_CONTROL_DEBUG4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FLOW_CONTROL_DEBUG5r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010100,
	0,
	1,
	soc_PT_IPTE_FLOW_CONTROL_DEBUG5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FLOW_CONTROL_DEBUG6r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010200,
	0,
	1,
	soc_PT_IPTE_FLOW_CONTROL_DEBUG6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FLOW_CONTROL_DEBUG7r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010300,
	0,
	1,
	soc_PT_IPTE_FLOW_CONTROL_DEBUG7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FLOW_CONTROL_DEBUG8r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010400,
	0,
	1,
	soc_PT_IPTE_FLOW_CONTROL_DEBUG8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FLOW_CONTROL_DEBUG9r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010500,
	0,
	1,
	soc_PT_IPTE_FLOW_CONTROL_DEBUG9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FRAG_DEBUG0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200b300,
	0,
	2,
	soc_PT_IPTE_FRAG_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_FRAG_DEBUG1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200b400,
	0,
	3,
	soc_PT_IPTE_FRAG_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_MAC_RESETr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022b00,
	0,
	12,
	soc_PT_IPTE_MAC_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_MEM_TM_CTRL0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200a500,
	0,
	11,
	soc_PT_IPTE_MEM_TM_CTRL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
    { /* SOC_REG_INT_PT_IPTE_MEM_TM_CTRL1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200a600,
	0,
	4,
	soc_PT_IPTE_MEM_TM_CTRL1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_MEM_TM_CTRL1_BCM88030_B0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200a600,
	0,
	6,
	soc_PT_IPTE_MEM_TM_CTRL1_BCM88030_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PB_PAUSE_CONFIGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200ba00,
	0,
	2,
	soc_PT_IPTE_PB_PAUSE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00006870, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT0_WDRR_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200b700,
	0,
	5,
	soc_PT_IPTE_PORT0_WDRR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT10_WDRR_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022800,
	0,
	5,
	soc_PT_IPTE_PORT0_WDRR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT11_WDRR_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022900,
	0,
	5,
	soc_PT_IPTE_PORT0_WDRR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT1_WDRR_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200b800,
	0,
	5,
	soc_PT_IPTE_PORT0_WDRR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT2_WDRR_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200b900,
	0,
	5,
	soc_PT_IPTE_PORT0_WDRR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT3_WDRR_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022100,
	0,
	5,
	soc_PT_IPTE_PORT0_WDRR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT4_WDRR_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022200,
	0,
	5,
	soc_PT_IPTE_PORT0_WDRR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT5_WDRR_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022300,
	0,
	5,
	soc_PT_IPTE_PORT0_WDRR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT6_WDRR_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022400,
	0,
	5,
	soc_PT_IPTE_PORT0_WDRR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT7_WDRR_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022500,
	0,
	5,
	soc_PT_IPTE_PORT0_WDRR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT8_WDRR_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022600,
	0,
	5,
	soc_PT_IPTE_PORT0_WDRR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT9_WDRR_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022700,
	0,
	5,
	soc_PT_IPTE_PORT0_WDRR_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT_FIFO_CFGr */
	soc_block_list[101],
	soc_genreg,
	51,
	0x200c900,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_PT_IPTE_PORT_FIFO_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT_FIFO_DEBUGr */
	soc_block_list[101],
	soc_genreg,
	51,
	0x2014400,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_PT_IPTE_PORT_FIFO_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT_FIFO_INITr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200c800,
	0,
	1,
	soc_PT_IPTE_PORT_FIFO_INITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT_FIFO_WATERMARKr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010e00,
	0,
	1,
	soc_PT_IPTE_PORT_FIFO_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT_FIFO_WATERMARK_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010d00,
	0,
	1,
	soc_PT_IPTE_PORT_FIFO_WATERMARK_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT_RECFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022a00,
	0,
	5,
	soc_PT_IPTE_PORT_RECFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PORT_VACENCY_DEBUGr */
	soc_block_list[101],
	soc_genreg,
	51,
	0x2011100,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_PT_IPTE_PORT_VACENCY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PREFETCH_DEBUGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200b200,
	0,
	1,
	soc_PT_IPTE_PREFETCH_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_PREFETCH_FIFO_DEBUGr */
	soc_block_list[101],
	soc_genreg,
	64,
	0x2017700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_PT_HPTE_EG_PREFETCH_FIFO_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_QMAX_CONFIGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200bb00,
	0,
	2,
	soc_PT_IPTE_QMAX_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_QMAX_DEBUG0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010900,
	0,
	1,
	soc_PT_IPTE_QMAX_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_QMAX_DEBUG1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010a00,
	0,
	1,
	soc_PT_IPTE_QMAX_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_QMAX_DEBUG2r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010b00,
	0,
	1,
	soc_PT_IPTE_QMAX_DEBUG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_QMAX_DEBUG3r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010c00,
	0,
	1,
	soc_PT_IPTE_QMAX_DEBUG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_QM_CONFIGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200a700,
	0,
	4,
	soc_PT_IPTE_QM_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_SCHEDULER_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200b600,
	0,
	1,
	soc_PT_IPTE_SCHEDULER_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_TX_BYTE_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201b800,
	0,
	1,
	soc_LRA_BUBBLE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_IPTE_TX_PKT_COUNTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201b700,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_MEM_INITr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000100,
	0,
	1,
	soc_PT_MEM_INITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
    { /* SOC_REG_INT_PT_MEM_INIT_DONEr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000200,
	0,
	16,
	soc_PT_MEM_INIT_DONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_MEM_INIT_DONE_BCM88030_B0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000200,
	0,
	18,
	soc_PT_MEM_INIT_DONE_BCM88030_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_PD_ASSISTr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2000400,
	0,
	2,
	soc_PB_PD_ASSISTr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_PREFETCH_FIFO_WATERMARKr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2011000,
	0,
	3,
	soc_PT_PREFETCH_FIFO_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_PREFETCH_FIFO_WATERMARK_CFGr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2010f00,
	0,
	3,
	soc_PT_PREFETCH_FIFO_WATERMARK_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_PP_REQ_CAPT0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021b00,
	0,
	1,
	soc_PT_TRACE_IF_HPTE_PP_REQ_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_PP_REQ_CONTROLr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021700,
	0,
	4,
	soc_PB_TRACE_IF_CONTROL_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_PP_REQ_COUNTERr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021800,
	0,
	1,
	soc_PT_TRACE_IF_HPTE_PP_REQ_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_PP_REQ_MASK0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021a00,
	0,
	1,
	soc_PT_TRACE_IF_HPTE_PP_REQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_PP_REQ_VALUE0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021900,
	0,
	1,
	soc_PT_TRACE_IF_HPTE_PP_REQ_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_AVAIL_CAPT0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020700,
	0,
	1,
	soc_PB_TRACE_IF_CAPT_PAGE_WR_PRE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_AVAIL_CAPT1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020800,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_AVAIL_CONTROLr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020100,
	0,
	5,
	soc_PT_TRACE_IF_HPTE_QM_AVAIL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_AVAIL_COUNTERr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020200,
	0,
	1,
	soc_PT_TRACE_IF_HPTE_PP_REQ_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_AVAIL_MASK0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020500,
	0,
	1,
	soc_PB_TRACE_IF_MASK_PAGE_WR_PRE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_AVAIL_MASK1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020600,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_AVAIL_VALUE0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020300,
	0,
	1,
	soc_PB_TRACE_IF_MASK_PAGE_WR_PRE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_AVAIL_VALUE1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020400,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021300,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021400,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT2r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021500,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_DEQ_RESP_CAPT3r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021600,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_DEQ_RESP_CONTROLr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020900,
	0,
	4,
	soc_PB_TRACE_IF_CONTROL_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_DEQ_RESP_COUNTERr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020a00,
	0,
	1,
	soc_PT_TRACE_IF_HPTE_PP_REQ_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020f00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021000,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK2r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021100,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_DEQ_RESP_MASK3r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2021200,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020b00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020c00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE2r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020d00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_HPTE_QM_DEQ_RESP_VALUE3r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020e00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_AVAIL_CAPT0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201f100,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_AVAIL_CAPT1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201f200,
	0,
	1,
	soc_PT_TRACE_IF_IPTE_QM_AVAIL_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_AVAIL_CONTROLr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201eb00,
	0,
	4,
	soc_PB_TRACE_IF_CONTROL_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_AVAIL_COUNTERr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201ec00,
	0,
	1,
	soc_PT_TRACE_IF_HPTE_PP_REQ_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_AVAIL_MASK0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201ef00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_AVAIL_MASK1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201f000,
	0,
	1,
	soc_PT_TRACE_IF_IPTE_QM_AVAIL_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_AVAIL_VALUE0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201ed00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_AVAIL_VALUE1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201ee00,
	0,
	1,
	soc_PT_TRACE_IF_IPTE_QM_AVAIL_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201fd00,
	0,
	1,
	soc_PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201fe00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT2r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201ff00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_DEQ_RESP_CAPT3r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2020000,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_DEQ_RESP_CONTROLr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201f300,
	0,
	4,
	soc_PB_TRACE_IF_CONTROL_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_DEQ_RESP_COUNTERr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201f400,
	0,
	1,
	soc_PT_TRACE_IF_HPTE_PP_REQ_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201f900,
	0,
	1,
	soc_PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201fa00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK2r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201fb00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK3r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201fc00,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201f500,
	0,
	1,
	soc_PT_TRACE_IF_IPTE_QM_DEQ_RESP_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201f600,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE2r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201f700,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_IPTE_QM_DEQ_RESP_VALUE3r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201f800,
	0,
	1,
	soc_PR_TRACE_IF_IPRE_FC_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_STATUSr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201e900,
	0,
	5,
	soc_PT_TRACE_IF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_TRACE_IF_STATUS_MASKr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201ea00,
	0,
	5,
	soc_PT_TRACE_IF_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_XL_CMIC_ILKN_CLIENT_DEBUG_CREDIT1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201db00,
	0,
	4,
	soc_PT_XL_CMIC_ILKN_CLIENT_DEBUG_CREDIT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_XT0_CLIENT_DEBUG_CREDIT0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201d500,
	0,
	8,
	soc_PT_XT0_CLIENT_DEBUG_CREDIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_XT0_CLIENT_DEBUG_CREDIT1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201d600,
	0,
	4,
	soc_PT_XT0_CLIENT_DEBUG_CREDIT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_XT1_CLIENT_DEBUG_CREDIT0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201d700,
	0,
	8,
	soc_PT_XT1_CLIENT_DEBUG_CREDIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_XT1_CLIENT_DEBUG_CREDIT1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201d800,
	0,
	4,
	soc_PT_XT1_CLIENT_DEBUG_CREDIT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_XT2_CLIENT_DEBUG_CREDIT0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201d900,
	0,
	8,
	soc_PT_XT2_CLIENT_DEBUG_CREDIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PT_XT2_CLIENT_DEBUG_CREDIT1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x201da00,
	0,
	4,
	soc_PT_XT2_CLIENT_DEBUG_CREDIT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PUP_CTXT_HIT_ALLOWr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80017,
	0,
	3,
	soc_PUP_CTXT_HIT_ALLOWr_fields,
	SOC_RESET_VAL_DEC(0x07fffff0, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PUP_DELAY_CALENDARr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80013,
	0,
	1,
	soc_PUP_DELAY_CALENDARr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PUP_HI_PRI_EVENT_MSKr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80016,
	0,
	1,
	soc_PUP_HI_PRI_EVENT_MSKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PUP_HI_PRI_QTYPE_MSKr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80015,
	0,
	1,
	soc_PUP_HI_PRI_QTYPE_MSKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PUP_MP_PRIORITYr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80019,
	0,
	1,
	soc_PUP_MP_PRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PUP_NMP_PRIORITYr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80018,
	0,
	1,
	soc_PUP_NMP_PRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_PUP_PRI_UPDATES_PER_TSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80014,
	0,
	1,
	soc_PUP_PRI_UPDATES_PER_TSr_fields,
	SOC_RESET_VAL_DEC(0x00000028, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_PURGE_PKT_CNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0xe000032,
	0,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_PUSHQUEUETYPESCONFIGr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x31c,
	0,
	5,
	soc_PUSHQUEUETYPESCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80ff880f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8090a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8190a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8290a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8390a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8490a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8590a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8690a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8790a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8890a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8990a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9090a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9190a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9290a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9390a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9490a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9590a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9690a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9790a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9890a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9990a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9a90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9b90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9c90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9d90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9e90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9f90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa090a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa190a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa290a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa390a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa490a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa590a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa690a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa790a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa890a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa990a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaa90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xab90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xac90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xad90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xae90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaf90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb090a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb190a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb290a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb390a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb490a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb590a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb690a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb790a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb890a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb990a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xba90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbb90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbc90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbd90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbe90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIBLPC_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbf90a,
	SOC_REG_FLAG_RO,
	2,
	soc_PWIBLPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ab14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8bb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8cb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8db14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8eb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8fb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9ab14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9bb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9cb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9db14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9eb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9fb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaab14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xabb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xacb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xadb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaeb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xafb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9b14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbab14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbbb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbcb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbdb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbeb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWIRPC_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbfb14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8aa14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ba14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ca14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8da14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8ea14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8fa14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9aa14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9ba14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9ca14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9da14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9ea14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9fa14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaaa14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaba14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaca14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xada14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaea14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xafa14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9a14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbaa14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbba14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbca14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbda14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbea14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_PWOTPC_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbfa14,
	SOC_REG_FLAG_RO,
	1,
	soc_CASOTPC_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PWR_WATCH_DOG_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013200,
	0,
	5,
	soc_PWR_WATCH_DOG_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PWR_WATCH_DOG_CONTROL_MBr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16006000,
	0,
	6,
	soc_PWR_WATCH_DOG_CONTROL_MBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PWR_WATCH_DOG_CONTROL_MBXr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080008,
	0,
	6,
	soc_PWR_WATCH_DOG_CONTROL_MBXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PWR_WATCH_DOG_CONTROL_MBX_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000300,
	0,
	6,
	soc_PWR_WATCH_DOG_CONTROL_MBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PWR_WATCH_DOG_CONTROL_MBYr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508000a,
	0,
	6,
	soc_PWR_WATCH_DOG_CONTROL_MBYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PWR_WATCH_DOG_CONTROL_MBY_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000500,
	0,
	6,
	soc_PWR_WATCH_DOG_CONTROL_MBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_PWR_WATCH_DOG_STATUSr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2013300,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	2,
	soc_PWR_WATCH_DOG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_PWR_WATCH_DOG_STATUS_MBr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16006400,
	SOC_REG_FLAG_RO,
	2,
	soc_PWR_WATCH_DOG_STATUS_MBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PWR_WATCH_DOG_STATUS_MBXr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080009,
	SOC_REG_FLAG_RO,
	2,
	soc_PWR_WATCH_DOG_STATUS_MBXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PWR_WATCH_DOG_STATUS_MBX_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000400,
	SOC_REG_FLAG_RO,
	2,
	soc_IL2LU_PWR_WATCH_DOG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_PWR_WATCH_DOG_STATUS_MBYr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508000b,
	SOC_REG_FLAG_RO,
	2,
	soc_PWR_WATCH_DOG_STATUS_MBXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_PWR_WATCH_DOG_STATUS_MBY_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000600,
	SOC_REG_FLAG_RO,
	2,
	soc_IL2LU_PWR_WATCH_DOG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

