Analysis & Synthesis report for async_trap_and_reset_gen_1_pulse_robust
Sat May 25 21:03:49 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Protected by Synthesis
  8. General Register Statistics
  9. Source assignments for Top-level Entity: |async_trap_and_reset_gen_1_pulse_robust
 10. Source assignments for my_altera_std_synchronizer_nocut:the_altera_std_synchronizer
 11. Parameter Settings for User Entity Instance: Top-level Entity: |async_trap_and_reset_gen_1_pulse_robust
 12. Parameter Settings for User Entity Instance: my_altera_std_synchronizer_nocut:the_altera_std_synchronizer
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 25 21:03:49 2019        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; async_trap_and_reset_gen_1_pulse_robust      ;
; Top-level Entity Name              ; async_trap_and_reset_gen_1_pulse_robust      ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 7                                            ;
;     Total combinational functions  ; 4                                            ;
;     Dedicated logic registers      ; 5                                            ;
; Total registers                    ; 5                                            ;
; Total pins                         ; 6                                            ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                    ;
+--------------------------------------------------------------+-----------------------------------------+-----------------------------------------+
; Option                                                       ; Setting                                 ; Default Value                           ;
+--------------------------------------------------------------+-----------------------------------------+-----------------------------------------+
; Top-level entity name                                        ; async_trap_and_reset_gen_1_pulse_robust ; async_trap_and_reset_gen_1_pulse_robust ;
; Family name                                                  ; Cyclone III                             ; Stratix II                              ;
; Verilog Show LMF Mapping Messages                            ; Off                                     ;                                         ;
; Optimization Technique                                       ; Speed                                   ; Balanced                                ;
; Use Generated Physical Constraints File                      ; Off                                     ;                                         ;
; Use smart compilation                                        ; Off                                     ; Off                                     ;
; Restructure Multiplexers                                     ; Auto                                    ; Auto                                    ;
; Create Debugging Nodes for IP Cores                          ; Off                                     ; Off                                     ;
; Preserve fewer node names                                    ; On                                      ; On                                      ;
; Disable OpenCore Plus hardware evaluation                    ; Off                                     ; Off                                     ;
; Verilog Version                                              ; Verilog_2001                            ; Verilog_2001                            ;
; VHDL Version                                                 ; VHDL93                                  ; VHDL93                                  ;
; State Machine Processing                                     ; Auto                                    ; Auto                                    ;
; Safe State Machine                                           ; Off                                     ; Off                                     ;
; Extract Verilog State Machines                               ; On                                      ; On                                      ;
; Extract VHDL State Machines                                  ; On                                      ; On                                      ;
; Ignore Verilog initial constructs                            ; Off                                     ; Off                                     ;
; Iteration limit for constant Verilog loops                   ; 5000                                    ; 5000                                    ;
; Iteration limit for non-constant Verilog loops               ; 250                                     ; 250                                     ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                                      ; On                                      ;
; Parallel Synthesis                                           ; Off                                     ; Off                                     ;
; DSP Block Balancing                                          ; Auto                                    ; Auto                                    ;
; NOT Gate Push-Back                                           ; On                                      ; On                                      ;
; Power-Up Don't Care                                          ; On                                      ; On                                      ;
; Remove Redundant Logic Cells                                 ; Off                                     ; Off                                     ;
; Remove Duplicate Registers                                   ; On                                      ; On                                      ;
; Ignore CARRY Buffers                                         ; Off                                     ; Off                                     ;
; Ignore CASCADE Buffers                                       ; Off                                     ; Off                                     ;
; Ignore GLOBAL Buffers                                        ; Off                                     ; Off                                     ;
; Ignore ROW GLOBAL Buffers                                    ; Off                                     ; Off                                     ;
; Ignore LCELL Buffers                                         ; Off                                     ; Off                                     ;
; Ignore SOFT Buffers                                          ; On                                      ; On                                      ;
; Limit AHDL Integers to 32 Bits                               ; Off                                     ; Off                                     ;
; Carry Chain Length                                           ; 70                                      ; 70                                      ;
; Auto Carry Chains                                            ; On                                      ; On                                      ;
; Auto Open-Drain Pins                                         ; On                                      ; On                                      ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                                     ; Off                                     ;
; Auto ROM Replacement                                         ; On                                      ; On                                      ;
; Auto RAM Replacement                                         ; On                                      ; On                                      ;
; Auto DSP Block Replacement                                   ; On                                      ; On                                      ;
; Auto Shift Register Replacement                              ; Auto                                    ; Auto                                    ;
; Auto Clock Enable Replacement                                ; On                                      ; On                                      ;
; Strict RAM Replacement                                       ; Off                                     ; Off                                     ;
; Allow Synchronous Control Signals                            ; On                                      ; On                                      ;
; Force Use of Synchronous Clear Signals                       ; Off                                     ; Off                                     ;
; Auto RAM Block Balancing                                     ; On                                      ; On                                      ;
; Auto RAM to Logic Cell Conversion                            ; Off                                     ; Off                                     ;
; Auto Resource Sharing                                        ; Off                                     ; Off                                     ;
; Allow Any RAM Size For Recognition                           ; Off                                     ; Off                                     ;
; Allow Any ROM Size For Recognition                           ; Off                                     ; Off                                     ;
; Allow Any Shift Register Size For Recognition                ; Off                                     ; Off                                     ;
; Use LogicLock Constraints during Resource Balancing          ; On                                      ; On                                      ;
; Ignore translate_off and synthesis_off directives            ; Off                                     ; Off                                     ;
; Timing-Driven Synthesis                                      ; Off                                     ; Off                                     ;
; Show Parameter Settings Tables in Synthesis Report           ; On                                      ; On                                      ;
; Ignore Maximum Fan-Out Assignments                           ; Off                                     ; Off                                     ;
; Synchronization Register Chain Length                        ; 2                                       ; 2                                       ;
; PowerPlay Power Optimization                                 ; Normal compilation                      ; Normal compilation                      ;
; HDL message level                                            ; Level2                                  ; Level2                                  ;
; Suppress Register Optimization Related Messages              ; Off                                     ; Off                                     ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                                     ; 100                                     ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                                     ; 100                                     ;
; Clock MUX Protection                                         ; On                                      ; On                                      ;
; Auto Gated Clock Conversion                                  ; Off                                     ; Off                                     ;
; Block Design Naming                                          ; Auto                                    ; Auto                                    ;
; SDC constraint protection                                    ; Off                                     ; Off                                     ;
; Synthesis Effort                                             ; Auto                                    ; Auto                                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                                      ; On                                      ;
; Analysis & Synthesis Message Level                           ; Medium                                  ; Medium                                  ;
+--------------------------------------------------------------+-----------------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+-------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                            ;
+-------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+
; async_trap_and_reset_gen_1_pulse_robust.v ; yes             ; Auto-Found Verilog HDL File  ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/async_trap_and_reset_gen_1_pulse_robust.v ;
; my_altera_std_synchronizer_nocut.v        ; yes             ; Auto-Found Verilog HDL File  ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/my_altera_std_synchronizer_nocut.v        ;
+-------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 7            ;
;                                             ;              ;
; Total combinational functions               ; 4            ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 0            ;
;     -- 3 input functions                    ; 1            ;
;     -- <=2 input functions                  ; 3            ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 4            ;
;     -- arithmetic mode                      ; 0            ;
;                                             ;              ;
; Total registers                             ; 5            ;
;     -- Dedicated logic registers            ; 5            ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 6            ;
; Maximum fan-out node                        ; outclk~input ;
; Maximum fan-out                             ; 4            ;
; Total fan-out                               ; 30           ;
; Average fan-out                             ; 1.43         ;
+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Library Name ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------+
; |async_trap_and_reset_gen_1_pulse_robust                          ; 4 (4)             ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 6    ; 0            ; |async_trap_and_reset_gen_1_pulse_robust                                                              ; work         ;
;    |my_altera_std_synchronizer_nocut:the_altera_std_synchronizer| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |async_trap_and_reset_gen_1_pulse_robust|my_altera_std_synchronizer_nocut:the_altera_std_synchronizer ; work         ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                     ;
+----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sync2                                                                ; yes                                                              ; yes                                        ;
; my_altera_std_synchronizer_nocut:the_altera_std_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; my_altera_std_synchronizer_nocut:the_altera_std_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; async_trap                                                           ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Source assignments for Top-level Entity: |async_trap_and_reset_gen_1_pulse_robust ;
+------------------------------+-------+------+-------------------------------------+
; Assignment                   ; Value ; From ; To                                  ;
+------------------------------+-------+------+-------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; async_trap                          ;
; PRESERVE_REGISTER            ; on    ; -    ; sync2                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sync1                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sync1                               ;
+------------------------------+-------+------+-------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for my_altera_std_synchronizer_nocut:the_altera_std_synchronizer ;
+-----------------------------+-------------+------+----------------------------------+
; Assignment                  ; Value       ; From ; To                               ;
+-----------------------------+-------------+------+----------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                           ;
+-----------------------------+-------------+------+----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |async_trap_and_reset_gen_1_pulse_robust ;
+--------------------+-------+----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------+
; synchronizer_depth ; 2     ; Signed Integer                                                             ;
+--------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_altera_std_synchronizer_nocut:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 25 21:03:48 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off async_trap_and_reset_gen_1_pulse_robust -c async_trap_and_reset_gen_1_pulse_robust
Info: Found 1 design units, including 1 entities, in source file ../rtl/async_trap_and_reset_gen_1_pulse.v
    Info: Found entity 1: async_trap_and_reset_gen_1_pulse
Info: Found 1 design units, including 1 entities, in source file ../rtl/doublesync_no_reset.v
    Info: Found entity 1: doublesync_no_reset
Warning: Using design file ../rtl/async_trap_and_reset_gen_1_pulse_robust.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: async_trap_and_reset_gen_1_pulse_robust
Info: Elaborating entity "async_trap_and_reset_gen_1_pulse_robust" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at async_trap_and_reset_gen_1_pulse_robust.v(21): object "async_sig_keeper" assigned a value but never read
Warning: Using design file ../rtl/my_altera_std_synchronizer_nocut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: my_altera_std_synchronizer_nocut
Info: Elaborating entity "my_altera_std_synchronizer_nocut" for hierarchy "my_altera_std_synchronizer_nocut:the_altera_std_synchronizer"
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "sync1"
Info: Implemented 14 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 2 output pins
    Info: Implemented 8 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Sat May 25 21:03:49 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


