<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Running SYNTHESIS from the Command Line</title><link rel="Prev" href="Running_cmpl_lib_tcl_from_the_Command_Line.htm" title="Previous" /><link rel="Next" href="running_edif2ngd_from_the_command_line.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/flow_3.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pwkRazppAgrFrw24qwdsBAg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Command%20Line/running_synthesis_from_the_command_line.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="command_line_ref.htm#1167327">Command Line Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Command_Line_Tool_Usage.htm#1167327">Command Line Tool Usage</a> &gt; Running SYNTHESIS from the Command Line</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1167327" class="Heading2"><span></span>Running SYNTHESIS from the Command Line</h3><p id="ww1167328" class="BodyAfterHead"><span></span>The Lattice synthesis tool SYNTHESIS allows you to synthesize source schematics, Verilog and VHDL HDL source files into netlists for design entry into the Diamond environment. Based on your strategy settings you specify in Diamond, a synthesis project (.synproj) file is created and then used by SYNTHESIS using the -f option. Diamond translates strategy options into command line options described in this topic. </p><p id="ww1167329" class="Body"><span></span>Verilog source files are passed to the program using the <span style="font-weight: bold">-ver</span> option and VHDL source files are passed using the <span style="font-weight: bold">-vhd</span> option. For mixed language designs the language type is automatically determined by SYNTHESIS based on the top module of the design. For IP design, you must also specify IP location (<span style="font-weight: bold">-ip_dir)</span>, IP core name (<span style="font-weight: bold">-corename</span>), and encrypted RTL file name (<span style="font-weight: bold">-ertl_file</span>). </p><p id="ww1167330" class="Body"><span></span>For synthesis output, NGD and NGO formats cannot be used together in the same command. You must specify one or the other format. If NGO output is selected, the NGD file must be generated separately using the NGDBUILD command together with any other NGO files that may be required (e.g., PMIs). </p><h5 id="ww1167331" class="StepIntro"><span></span>Subjects included in this topic: </h5><div id="ww1167335" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Command%20Line/running_synthesis_from_the_command_line.htm#ww1167349" title="Running SYNTHESIS from the Command Line">Running SYNTHESIS</a></span></div><div id="ww1167339" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Command%20Line/running_synthesis_from_the_command_line.htm#ww1167356" title="Running SYNTHESIS from the Command Line">Command Line Syntax</a></span></div><div id="ww1167343" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Command%20Line/running_synthesis_from_the_command_line.htm#ww1167370" title="Running SYNTHESIS from the Command Line">SYNTHESIS Options</a></span></div><div id="ww1167347" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Command%20Line/running_synthesis_from_the_command_line.htm#ww1167581" title="Running SYNTHESIS from the Command Line">Examples</a></span></div><h5 id="ww1167349" class="HeadingRunIn"><span></span>Running SYNTHESIS</h5><p id="ww1167350" class="Body"><span></span>SYNTHESIS will convert your input netlist (.ed*, .v, .ngo) file into an .ngo file that is used for input for NGDBUILD. </p><div id="ww1167351" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>To run SYNTHESIS, type <span class="GUI">synthesis </span>on the command line with valid options. A sample of a typical SYNTHESIS command would be as follows:</div><div id="ww1167352" class="Indented"><span style="font-weight: bold">synthesis</span> -ngd v_top.ngd</div><p id="ww1167353" class="Body"><span></span>There are many command line options that give you control over the way SYNTHESIS processes the output file. Please refer to the rest of the subjects in this topic for more details. See examples. </p><h5 id="ww1167356" class="HeadingRunIn"><span></span>Command Line Syntax</h5><p id="ww1172594" class="Body"><span></span><span class="GUI">synthesis</span> [<span style="font-weight: bold">-a</span> &lt;arch&gt;] [<span style="font-weight: bold">-d </span>&lt;device&gt;] [<span style="font-weight: bold">-f </span>&lt;file_name&gt;][<span style="font-weight: bold">-t</span> &lt;package&gt;] [<span style="font-weight: bold">-p</span> &lt;searchpath&gt;] [<span style="font-weight: bold">-top</span> &lt;module_name&gt;] [<span style="font-weight: bold">-lib</span> &lt;VHDL lib name&gt;] [<span style="font-weight: bold">-vhd</span> &lt;VHDL files&gt;]	 [<span style="font-weight: bold">-ver </span>&lt;Verilog files&gt;] [<span style="font-weight: bold">-hdl_param</span> &lt;name,value&gt;] [<span style="font-weight: bold">-ngd</span> &lt;file_name.ngd&gt;] [<span style="font-weight: bold">-ngo</span> &lt;file_name.ngo&gt;] [<span style="font-weight: bold">-optimization_goal</span> &lt;balanced | area | timing&gt;] [<span style="font-weight: bold">-force_gsr</span> &lt;auto | yes | no&gt;] [<span style="font-weight: bold">-ramstyle</span> &lt;auto | distributed | block_ram | registers&gt;] [<span style="font-weight: bold">-romstyle</span> &lt;auto | logic | EBR&gt;] [<span style="font-weight: bold">-output_edif</span> &lt;file_name.edf&gt;] [<span style="font-weight: bold">-sdc</span> &lt;sdc_file.ldc&gt;] [<span style="font-weight: bold">-lpf</span> &lt;pref_file.lpf&gt;] [<span style="font-weight: bold">-loop_limit</span> &lt;value&gt;] [<span style="font-weight: bold">-logfile</span> &lt;file_name&gt;] [<span style="font-weight: bold">-frequency</span> &lt;value&gt;] [<span style="font-weight: bold">-max_fanout</span> &lt;value&gt;] [<span style="font-weight: bold">-fsm_encoding_style </span>&lt;binary | one-hot | gray&gt;][<span style="font-weight: bold">-bram_utilization</span> &lt;value&gt;] [<span style="font-weight: bold">-mux_style</span> &lt;auto | pfu_mux | L6Mux_single | L6Mux_multiple&gt;] [<span style="font-weight: bold">-use_carry_chain</span> &lt;0|1&gt;] [<span style="font-weight: bold">-carry_chain_length</span> &lt;chain_length&gt;] [<span style="font-weight: bold">-use_io_insertion</span> &lt;0|1&gt;] [<span style="font-weight: bold">-use_io_reg</span> &lt;0|1&gt;] [<span style="font-weight: bold">-resource_sharing</span> &lt;0|1&gt;] [<span style="font-weight: bold">-propagate_constants</span> &lt;0|1&gt;] [<span style="font-weight: bold">-remove_duplicate_regs</span> &lt;0|1&gt;] [<span style="font-weight: bold">-ip_dir</span> &lt;dir_name&gt;] [<span style="font-weight: bold">-corename</span> &lt;core_name&gt;] [<span style="font-weight: bold">-ertl_file</span> &lt;file_name&gt;] [<span style="font-weight: bold">-twr_paths </span>&lt;num_paths &gt;] [<span style="font-weight: bold">-ifd</span>] [<span style="font-weight: bold">-dt</span>] [<span style="font-weight: bold">-fix_gated_clocks</span> &lt;fix_gated_clocks_value&gt;] [<span style="font-weight: bold">-vh2008</span>] [<span style="font-weight: bold">-key </span>&lt;key_file&gt;]</p><h5 id="ww1167370" class="HeadingRunIn"><span></span>SYNTHESIS Options</h5><p id="ww1167578" class="Body"><span></span>The table below contains descriptions of all valid options for SYNTHESIS.</p><div class="ww_skin_page_overflow"><table class="Format_A" style="text-align: right" cellspacing="0" summary=""><caption class="TableTitle" style="caption-side: top"><div id="ww1167373" class="TableTitle">SYNTHESIS Command Line Options</div></caption><tr><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167377" class="CellHeading"><span></span>Option</div></th><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167379" class="CellHeading"><span></span>Description</div></th></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167381" class="CellBody"><span></span><span style="font-weight: bold">-a</span> &lt;arch&gt;	</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167383" class="CellBody"><span></span>Sets the FPGA architecture. This synthesis option must be specified and if the value is set to any unsupported FPGA device architecture the command will fail.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167385" class="CellBody"><span></span><span style="font-weight: bold">-d</span> &lt;device&gt; </div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167387" class="CellBody"><span></span>Specifies the device type for the architecture (optional). </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167389" class="CellBody"><span></span><span style="font-weight: bold">-f</span> &lt;file_name&gt; </div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167391" class="CellBody"><span></span>Specifies the synthesis project file name (.synproj). The project file can be edited by the user to contain all desired command line options.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167393" class="CellBody"><span></span><span style="font-weight: bold">-s</span> &lt;device&gt; </div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167395" class="CellBody"><span></span>Specifies the device peformance grade for the architecture (optional).</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167397" class="CellBody"><span></span><span style="font-weight: bold">-t</span> &lt;package&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167399" class="CellBody"><span></span>Specifies the package type of the device.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167401" class="CellBody"><span></span><span style="font-weight: bold">-p</span> &lt;searchpath&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167403" class="CellBody"><span></span> Add searchpath for NGO files, Verilog “include” files (optional).</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167405" class="CellBody"><span></span><span style="font-weight: bold">-top</span> &lt;module_name&gt;	</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167407" class="CellBody"><span></span>Name of top module (optional, but better to have to avoid ambiguity).</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167409" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-lib</span><span style="font-weight: normal"> &lt;VHDL lib name&gt;</span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167411" class="CellBody"><span></span>Name of VHDL library (optional).</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167413" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-vhd</span><span style="font-weight: normal"> &lt;VHDL files&gt;	</span></div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167415" class="CellBody"><span></span>Names of VHDL design files (must have, if language is VHDL or mixed language).</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167417" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-ver</span><span style="font-weight: normal"> &lt;Verilog files&gt;</span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167419" class="CellBody"><span></span>Names of Verilog design files (must have, if language is Verilog, or mixed language).</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167421" class="CellBody"><span></span><span style="font-weight: bold">-hdl_param</span> &lt;name, value&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167423" class="CellBody"><span></span>Allows you to override HDL parameter pairs in the design file.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167425" class="CellBody"><span></span><span style="font-weight: bold">-ngd</span> &lt;ngd_file&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167427" class="CellBody"><span></span>Specifies the name of the NGD file output. </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167429" class="CellBody"><span></span><span style="font-weight: bold">-ngo</span> &lt;ngo_file&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167431" class="CellBody"><span></span>Specifies the name of the NGO file output. This is an optional switch that cannot be used in conjunction with the <span style="font-weight: bold">-ngd</span> option.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167433" class="CellBody"><span></span><span style="font-weight: bold">-optimization_goal</span> &lt;balanced | area | timing&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167435" class="CellBody"><span></span>The synthesis tool allows you to choose among the following optimization options:</div><div id="ww1167436" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="font-weight: bold">balanced</span> balances the levels of logic.</div><div id="ww1167437" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="font-weight: bold">area</span> optimizes the design for area by reducing the total amount of logic used for design implementation.</div><div id="ww1167438" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="font-weight: bold">timing</span> optimizes the design for timing.</div><div id="ww1172821" class="CellBody"><span></span>The default setting depends on the device type. Smaller devices, such as MachXO and Platform Manager, default to balanced. Larger devices—ECP5U, ECP5UM, LatticeECP2, LatticeECP3, and LatticeXP2—default to timing.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167440" class="CellBody"><span></span><span style="font-weight: bold">-force_gsr</span> &lt;auto | yes | no&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167442" class="CellBody"><span></span>Enables (<span style="font-weight: bold">yes</span>) or disables (<span style="font-weight: bold">no</span>) forced use of the global set/reset routing resources. When the value is auto, the synthesis tool decides whether to use the global set/reset resources.</div><div id="ww1167443" class="CellBody"><span></span>The default behavior is determined by the switch settings: When <span style="font-weight: bold">-ngo</span> or <span style="font-weight: bold">-output_edif </span>then the default is no.  When <span style="font-weight: bold">-ngd</span> then default is auto.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167445" class="CellBody"><span></span><span style="font-weight: bold">-ramstyle</span> &lt;auto | distributed | block_ram | registers&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167447" class="CellBody"><span></span>Sets the type of random access memory globally to <span style="font-style: italic">distributed</span>, <span style="font-style: italic">embedded block RAM</span>, or <span style="font-style: italic">registers</span>.The default is auto which attempts to determine the best implementation, that is, synthesis tool will map to technology RAM resources (EBR/Distributed) based on the resource availability.</div><div id="ww1167448" class="CellBody"><span></span>This option will apply a syn_ramstyle attribute globally in the source to a module or to a RAM instance. To turn off RAM inference, set its value to registers.</div><div id="ww1167449" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="font-weight: bold">registers</span> causes an inferred RAM to be mapped to registers (flip-flops and logic) rather than the technology-specific RAM resources.</div><div id="ww1167450" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="font-weight: bold">distributed</span> causes the RAM to be implemented using the distributed RAM or PFU resources.</div><div id="ww1167451" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="font-weight: bold">block_ram</span> causes the RAM to be implemented using the dedicated RAM resources. If your RAM resources are limited, for whatever reason, you can map additional RAMs to registers instead of the dedicated or distributed RAM resources using this attribute.</div><div id="ww1167452" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="font-weight: bold">no_rw_check</span> (Certain technologies only). You cannot specify this value alone. Without no_rw_check, the synthesis tool inserts bypass logic around the RAM to prevent the mismatch. If you know your design does not read and write to the same address simultaneously, use no_rw_check to eliminate bypass logic. Use this value only when you cannot simultaneously read and write to the same RAM location and you want to minimize overhead logic.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167454" class="CellBody"><span></span><span style="font-weight: bold">-romstyle</span> &lt;auto | logic | EBR&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167456" class="CellBody"><span></span>Allows you to globally implement ROM architectures using <span style="font-style: italic">dedicated</span> , <span style="font-style: italic">distributed ROM</span>, or a <span style="font-style: italic">combination of the two</span> (auto). This applies the syn_romstyle attribute globally to the design by adding the attribute to the module or entity. You can also specify this attribute on a single module or ROM instance. </div><div id="ww1167457" class="CellBody"><span></span>Specifying a syn_romstyle attribute globally or on a module or ROM instance with a value of:</div><div id="ww1167458" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="font-weight: bold">auto</span> allows the synthesis tool to choose the best implementation to meet the design requirements for peformance, size, etc.</div><div id="ww1167459" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="font-weight: bold">logic</span> causes the ROM to be implemented using the distributed ROM or PFU resources. Specifically, the logic value will implement ROM to logic (LUT4) or ROM technology primitives (e.g., ROM16X1, ROM32X1, ROM64X1 and so on). </div><div id="ww1167460" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="font-weight: bold">EBR</span> causes the ROM to be mapped to dedicated EBR block resources. ROM address or data should be registered to map it to an EBR block. If your ROM resources are limited, for whatever reason, you can map additional ROM to registers instead of the dedicated or distributed RAM resources using this attribute.</div><div id="ww1167461" class="CellBody"><span></span>Infer ROM architectures using a CASE statement in your code. For the synthesis tool to implement a ROM, at least half of the available addresses in the CASE statement must be assigned a value. For example, consider a ROM with six address bits (64 unique addresses). The case statement for this ROM must specify values for at least 32 of the available addresses.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167463" class="CellBody"><span></span><span style="font-weight: bold">-output_edif</span> &lt;file_name.edf&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167465" class="CellBody"><span></span>Specifies the name of the output EDIF netlist file. </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167467" class="CellBody"><span></span><span style="font-weight: bold">-sdc</span> &lt;sdc_file.ldc&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167469" class="CellBody"><span></span>Specifies a Synopsys design constraint (.ldc) file input. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167471" class="CellBody"><span></span><span style="font-weight: bold">-lpf</span> &lt;pref_file.lpf&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167473" class="CellBody"><span></span>Specifies whether the logical preference file (.lpf) is written or is not written.</div><div id="ww1167474" class="CellBody"><span></span>0 or False = .lpf file not written</div><div id="ww1167475" class="CellBody"><span></span>1 or True = .lpf file is written</div><div id="ww1167476" class="CellBody"><span></span>The default value is 1 or True. </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167478" class="CellBody"><span></span><span style="font-weight: bold">-loop_limit</span> &lt;value&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167480" class="CellBody"><span></span>Specifies the iteration limits for “for” and “while” loops in the user RTL for loops that have the loop index as a variable and not a constant.</div><div id="ww1167481" class="CellBody"><span></span>The higher the loop_limit, the longer the run time. Also, for some designs, a higher loop limit may cause stack overflow during some of the optimizations during compile/synthesis.</div><div id="ww1167482" class="CellBody"><span></span>The default value is 1950. Setting a higher value may cause stack overflow during some of the optimizations during synthesis.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167484" class="CellBody"><span></span><span style="font-weight: bold">-logfile</span> &lt;file_name&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167486" class="CellBody"><span></span>Specifies the name of the synthesis log file in ASCII format. If you do not specify a name, SYNTHESIS will output a file named synthesis.log by default. </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167488" class="CellBody"><span></span><span style="font-weight: bold">-frequency</span> &lt;value&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167490" class="CellBody"><span></span>Specifies the target frequency setting. Default frequency value is 200.0 MHz.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167492" class="CellBody"><span></span><span style="font-weight: bold">-max_fanout</span> &lt;value&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167494" class="CellBody"><span></span>Specifies maximum global fanout limit to the entire design at the top level. Default value is 1000 fanouts. </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167496" class="CellBody"><span></span><span style="font-weight: bold">-bram_utilization</span> &lt;value&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167498" class="CellBody"><span></span>Specifies block RAM utilization target setting in percent of total vacant sites. Default is 100 percent. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167500" class="CellBody"><span></span><span style="font-weight: bold">-mux_style</span> &lt;auto | pfu_mux | L6Mux_single | L6Mux_multiple&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167502" class="CellBody"><span></span>Specifies the MUX style setting. The -mux_style option controls the way the macrogenerator implements the multiplexer macros. </div><div id="ww1167503" class="CellBody"><span></span>Valid options are <span style="font-style: italic">auto</span>, <span style="font-style: italic">pfu_mux</span>, <span style="font-style: italic">L6Mux_single</span>, and <span style="font-style: italic">L6Mux_multiple</span>. The default value is auto, meaning that the tool looks for the best implementation for each considered macro. </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167505" class="CellBody"><span></span><span style="font-weight: bold">-fsm_encoding_style</span> &lt;auto | one-hot | gray | binary&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167507" class="CellBody"><span></span>Specifies One-Hot, Gray, or Binary style. The -fsm_encoding_style. Allows the user to determine which style is faster based on specific design implementation. </div><div id="ww1167508" class="CellBody"><span></span>Valid options are <span style="font-style: italic">auto</span>, <span style="font-style: italic">one-hot</span>, <span style="font-style: italic">gray</span>, and <span style="font-style: italic">binary</span>. The default value is auto, meaning that the tool looks for the best implementation. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167510" class="CellBody"><span></span><span style="font-weight: bold">-use_carry_chain</span> &lt;0|1&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167512" class="CellBody"><span></span>Turns on (1) or off (0) carry chain implementation for adders. The 1 or true setting is the default. </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167514" class="CellBody"><span></span><span style="font-weight: bold">-carry_chain_length</span> &lt;chain_length&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167516" class="CellBody"><span></span>Specifies the maximum length of the carry chain. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167518" class="CellBody"><span></span><span style="font-weight: bold">-use_io_insertion</span> &lt;0|1&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167520" class="CellBody"><span></span>Specifies the use of I/O insertion. The 1 or true setting is the default. </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167522" class="CellBody"><span></span><span style="font-weight: bold">-use_io_reg</span> &lt;0|1&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167524" class="CellBody"><span></span>Packs registers into I/O pad cells based on timing requirements for the target Lattice families. The value 1 enables and 0 disables (default) register packing. This applies it globally forcing the synthesis tool to pack all input, output, and I/O registers into I/O pad cells.</div><div id="ww1167525" class="CellBody"><span></span>NOTE: You can place the syn_useioff attribute on an individual register or port. When applied to a register, the synthesis tool packs the register into the pad cell, and when applied to a port, packs all registers attached to the port into the pad cell.</div><div id="ww1167526" class="CellBody"><span></span>The syn_useioff attribute can be set on a:</div><div id="ww1167527" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>top-level port</div><div id="ww1167528" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>register driving the top-level port</div><div id="ww1167529" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>lower-level port, only if the register is specified as part of the port declaration</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167531" class="CellBody"><span></span><span style="font-weight: bold">-resource_sharing</span> &lt;0|1&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167533" class="CellBody"><span></span>Specifies the resource sharing option. The 1 or true setting is the default.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167535" class="CellBody"><span></span><span style="font-weight: bold">-propagate_constants</span> &lt;0|1&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167537" class="CellBody"><span></span>Prevents sequential optimization such as constant propagation, inverter push-through, and FSM extraction. The 1 or true setting is the default.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167539" class="CellBody"><span></span><span style="font-weight: bold">-remove_duplicate_regs</span> &lt;0|1&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167541" class="CellBody"><span></span>Specifies the removal of duplicate registers. The 1 or true setting is the default.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167543" class="CellBody"><span></span><span style="font-weight: bold">-twr_paths</span> &lt;timing_path_cnt&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167545" class="CellBody"><span></span>Specifies the number of critical paths.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167547" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-dt</span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167549" class="CellBody"><span></span>Disables the hardware evaluation capability. </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167551" class="CellBody"><span></span><span style="font-weight: bold">-ip_dir</span> &lt;dir_name&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167553" class="CellBody"><span></span>Switch option used for specially licensed IP core source input. Specifies the IP installation directory that contains the decoding key for the encyrpted file. NOTE: The tool does not work with IP for MachXO devices. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167555" class="CellBody"><span></span><span style="font-weight: bold">-corename</span> &lt;core_name&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167557" class="CellBody"><span></span>Switch option used for specially licensed IP core source input. Specifies the name of IP core which should match the correpsponding name in IPexpress. </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167559" class="CellBody"><span></span><span style="font-weight: bold">-ertl_file</span> &lt;file_name&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167561" class="CellBody"><span></span>Switch option used for specially licensed IP core source input. Specifies the name of encrypted IP RTL file. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167563" class="CellBody"><span></span><span style="font-weight: bold">-ifd</span> </div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167565" class="CellBody"><span></span>Sets option to dump intermediate files. If you run the tool with this option, it will dump about 20 intermediate encrypted Verilog files. If you supply Lattice with these files, they can be decrypted and analyzed for problems. This option is good to for analyzing simulation issues. </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167567" class="CellBody"><span></span><span style="font-weight: bold">-fix_gated_clocks</span> &lt;fix_gated_clocks_value&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167569" class="CellBody"><span></span>Allows you to enable/disable gated clock optimization. By default, the option is enabled. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167571" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-vh2008</span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167573" class="CellBody"><span></span>Enables VHDL 2008 support.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167575" class="CellBody"><span></span><span style="font-weight: bold">-key</span> &lt;key_file&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1167577" class="CellBody"><span></span>Specifies key file to encrypted IP RTL file(s). </div></td></tr></table></div><h5 id="ww1167581" class="HeadingRunIn"><span></span>Examples</h5><p id="ww1167582" class="Body"><span></span>Following are a few examples of SYNTHESIS command lines and a description of what each does.</p><h5 id="ww1167583" class="HeadingRunIn"><span></span>Example 1</h5><p id="ww1167584" class="Body"><span></span>The following command is a simple example with Verilog and VHDL file inputs.</p><p id="ww1167585" class="BodyAfterHead"><span></span>synthesis -a MachXO2 -d LCMXO256E -top top_name -vhd f1.vhd f2.vhd f3.vhd -ver file1.v file2.v -ngd file.ngd</p><h5 id="ww1167586" class="HeadingRunIn"><span></span>Example 2 </h5><p id="ww1167587" class="BodyAfterHead"><span></span>The following example illustrates the usage of a search path <span style="font-weight: bold">-p</span> option for IP .ngo files or include files.</p><p id="ww1167588" class="Body"><span></span>synthesis -a MachXO2 -d LCMXO256E -p c:/rel/tmp c:/dir1/dir2 -top top_name -vhd f1.vhd f2.vhd f3.vhd -ver file1.v file2.v -ngd file.ngd</p><h5 id="ww1167589" class="HeadingRunIn"><span></span>Example 3 </h5><p id="ww1167590" class="Body"><span></span>The following example shows VHDL library usage with the <span style="font-weight: bold">-lib</span> option.</p><p id="ww1167591" class="Body"><span></span>synthesis -a MachXO2 -d LCMXO256E -top top -lib work -vhd top.vhd -lib pck -vhd ff.vhd -ngd file.ngd</p><h5 id="ww1167592" class="HeadingRunIn"><span></span>Example 4 </h5><p id="ww1167593" class="Body"><span></span>The following example illustrates the usage of both the -hdl_param and -optimization_goal options.</p><p id="ww1167594" class="Body"><span></span>synthesis -a MachXO2 -d LCMXO256E -hdl_param width 7 depth 5 -optimization_goal timing -ver test1.v.v f2.v -ngd file.ngd</p><h5 id="ww1167595" class="HeadingRunIn"><span></span>Example 5 </h5><p id="ww1167596" class="Body"><span></span>This is an example of a command line with encrypted RTL for IP designs.</p><p id="ww1167597" class="Body"><span></span>synthesis -a MachXO2 -d LCMXO256E -corename file_datapath -ertl_file source/file_datapath_enc.vhd -ip_dir encryption -ngd file.ngo</p><h5 id="ww1167598" class="HeadingRunIn"><span></span>Example 6 </h5><p id="ww1167599" class="Body"><span></span>This example shows miscellaneous commands for illustrating various syntax structures.</p><p id="ww1167600" class="Body"><span></span>synthesis -vhd source/ora.vhd source/top.vhdl source/anda_vhd.vhd</p><p id="ww1167601" class="Body"><span></span>synthesis -ver source/anda.v source/v_top.v</p><p id="ww1167602" class="Body"><span></span>synthesis -a MachXO2 -d LCMXO256E -force_gsr auto -ver top.v mid.v prim.v -vhd count.vhd</p><p id="ww1167603" class="Body"><span></span>synthesis -lib ..\include_lib.v -o top.ngd -lpf top.lpf -sdc top.ldc</p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>