+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |                                       design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |                                       design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |                                design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][19]_srl8_srlopt/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |                                design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][22]_srl8_srlopt/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |                                design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8_srlopt/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |                                design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][25]_srl8_srlopt/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |                                design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][24]_srl8_srlopt/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |                                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8_srlopt/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_out2_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |                                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8_srlopt/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
