0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/RISC-V Multi-Cycle Processor Design/RISC-V Multi-Cycle Processor Design.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/RISC-V Multi-Cycle Processor Design/RISC-V Multi-Cycle Processor Design.srcs/sim_1/new/tb_ALU.v,1699430170,verilog,,,,tb_ALU,,,,,,,,
C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/RISC-V Multi-Cycle Processor Design/RISC-V Multi-Cycle Processor Design.srcs/sim_1/new/tb_ImmGenerator.v,1699447908,verilog,,,,tb_ImmGenerator,,,,,,,,
C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/RISC-V Multi-Cycle Processor Design/RISC-V Multi-Cycle Processor Design.srcs/sim_1/new/tb_InstructionControl.v,1699463953,verilog,,,,tb_InstructionControl,,,,,,,,
C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/RISC-V Multi-Cycle Processor Design/RISC-V Multi-Cycle Processor Design.srcs/sim_1/new/tb_anabellek_islemci.v,1699722777,verilog,,,,tb_anabellek_islemci,,,,,,,,
C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/RISC-V Multi-Cycle Processor Design/RISC-V Multi-Cycle Processor Design.srcs/sources_1/new/AMB.v,1699430170,verilog,C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/RISC-V Multi-Cycle Processor Design/RISC-V Multi-Cycle Processor Design.srcs/sim_1/new/tb_ALU.v,C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/RISC-V Multi-Cycle Processor Design/RISC-V Multi-Cycle Processor Design.srcs/sim_1/new/tb_ALU.v,,$unit_AMB_v;AMB,,,,,,,,
C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/RISC-V Multi-Cycle Processor Design/RISC-V Multi-Cycle Processor Design.srcs/sources_1/new/ImmGenerator.v,1699447977,verilog,,C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/RISC-V Multi-Cycle Processor Design/RISC-V Multi-Cycle Processor Design.srcs/sources_1/new/InstructionControl.v,,ImmGenerator,,,,,,,,
C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/RISC-V Multi-Cycle Processor Design/RISC-V Multi-Cycle Processor Design.srcs/sources_1/new/InstructionControl.v,1699463860,verilog,,C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/RISC-V Multi-Cycle Processor Design/RISC-V Multi-Cycle Processor Design.srcs/sim_1/new/tb_InstructionControl.v,,InstructionControl,,,,,,,,
C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/anabellek.v,1699858658,verilog,,C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/islemci.v,,anabellek,,,,,,,,
C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/islemci.v,1699961234,verilog,C:/Users/orucc/Desktop/Coding_Projects/Multi-Cycle RISCV-5 Processor Design/RISC-V-Processor-Design/RISC-V Multi-Cycle Processor Design/RISC-V Multi-Cycle Processor Design.srcs/sim_1/new/tb_islemci.v,C:/Users/orucc/Downloads/tb_islemci.v,,islemci,,,,,,,,
C:/Users/orucc/Downloads/tb_islemci.v,1699963067,verilog,,,,tb_islemci,,,,,,,,
