Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 25 00:47:20 2019
| Host         : LAPTOP-IJ2NHTNA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_design_timing_summary_routed.rpt -pb top_design_timing_summary_routed.pb -rpx top_design_timing_summary_routed.rpx -warn_on_violation
| Design       : top_design
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: counter1_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    185.615        0.000                      0                  895        0.162        0.000                      0                  895        3.000        0.000                       0                   207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1      185.615        0.000                      0                  895        0.162        0.000                      0                  895       13.360        0.000                       0                   203  
  clkfbout_clk_wiz_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      185.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.615ns  (required time - arrival time)
  Source:                 cpu/mcu/CAR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.202ns  (logic 5.195ns (36.580%)  route 9.007ns (63.420%))
  Logic Levels:           15  (CARRY4=8 LUT2=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.643    -0.897    cpu/mcu/clk_out1
    SLICE_X15Y61         FDSE                                         r  cpu/mcu/CAR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.441 r  cpu/mcu/CAR_reg[1]/Q
                         net (fo=24, routed)          1.525     1.084    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.152     1.236 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=5, routed)           0.995     2.231    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I3_O)        0.348     2.579 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0/O
                         net (fo=96, routed)          1.668     4.247    cpu/mcu/mmw/control[7]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     4.371 r  cpu/mcu/mmw/Multiply_i_i_13/O
                         net (fo=27, routed)          1.864     6.234    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     6.358 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.358    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.964 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.812     7.776    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.306     8.082 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25/O
                         net (fo=1, routed)           0.000     8.082    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.632    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.854 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12/O[0]
                         net (fo=2, routed)           1.345    10.199    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12_n_7
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.299    10.498 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20/O
                         net (fo=1, routed)           0.000    10.498    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.896 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.896    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.230 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5/O[1]
                         net (fo=1, routed)           0.799    12.029    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5_n_6
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.303    12.332 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5/O
                         net (fo=1, routed)           0.000    12.332    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.865 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.865    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.982 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.982    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.305 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.305    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[21]
    SLICE_X6Y72          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.589   198.569    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y72          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/C
                         clock pessimism              0.559   199.128    
                         clock uncertainty           -0.318   198.811    
    SLICE_X6Y72          FDRE (Setup_fdre_C_D)        0.109   198.920    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]
  -------------------------------------------------------------------
                         required time                        198.920    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                185.615    

Slack (MET) :             185.623ns  (required time - arrival time)
  Source:                 cpu/mcu/CAR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.194ns  (logic 5.187ns (36.544%)  route 9.007ns (63.456%))
  Logic Levels:           15  (CARRY4=8 LUT2=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.643    -0.897    cpu/mcu/clk_out1
    SLICE_X15Y61         FDSE                                         r  cpu/mcu/CAR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.441 r  cpu/mcu/CAR_reg[1]/Q
                         net (fo=24, routed)          1.525     1.084    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.152     1.236 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=5, routed)           0.995     2.231    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I3_O)        0.348     2.579 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0/O
                         net (fo=96, routed)          1.668     4.247    cpu/mcu/mmw/control[7]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     4.371 r  cpu/mcu/mmw/Multiply_i_i_13/O
                         net (fo=27, routed)          1.864     6.234    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     6.358 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.358    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.964 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.812     7.776    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.306     8.082 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25/O
                         net (fo=1, routed)           0.000     8.082    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.632    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.854 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12/O[0]
                         net (fo=2, routed)           1.345    10.199    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12_n_7
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.299    10.498 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20/O
                         net (fo=1, routed)           0.000    10.498    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.896 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.896    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.230 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5/O[1]
                         net (fo=1, routed)           0.799    12.029    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5_n_6
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.303    12.332 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5/O
                         net (fo=1, routed)           0.000    12.332    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.865 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.865    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.982 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.982    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.297 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.297    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[23]
    SLICE_X6Y72          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.589   198.569    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y72          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/C
                         clock pessimism              0.559   199.128    
                         clock uncertainty           -0.318   198.811    
    SLICE_X6Y72          FDRE (Setup_fdre_C_D)        0.109   198.920    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                        198.920    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                185.623    

Slack (MET) :             185.699ns  (required time - arrival time)
  Source:                 cpu/mcu/CAR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.118ns  (logic 5.111ns (36.203%)  route 9.007ns (63.797%))
  Logic Levels:           15  (CARRY4=8 LUT2=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.643    -0.897    cpu/mcu/clk_out1
    SLICE_X15Y61         FDSE                                         r  cpu/mcu/CAR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.441 r  cpu/mcu/CAR_reg[1]/Q
                         net (fo=24, routed)          1.525     1.084    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.152     1.236 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=5, routed)           0.995     2.231    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I3_O)        0.348     2.579 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0/O
                         net (fo=96, routed)          1.668     4.247    cpu/mcu/mmw/control[7]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     4.371 r  cpu/mcu/mmw/Multiply_i_i_13/O
                         net (fo=27, routed)          1.864     6.234    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     6.358 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.358    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.964 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.812     7.776    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.306     8.082 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25/O
                         net (fo=1, routed)           0.000     8.082    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.632    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.854 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12/O[0]
                         net (fo=2, routed)           1.345    10.199    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12_n_7
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.299    10.498 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20/O
                         net (fo=1, routed)           0.000    10.498    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.896 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.896    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.230 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5/O[1]
                         net (fo=1, routed)           0.799    12.029    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5_n_6
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.303    12.332 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5/O
                         net (fo=1, routed)           0.000    12.332    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.865 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.865    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.982 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.982    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.221 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.221    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[22]
    SLICE_X6Y72          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.589   198.569    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y72          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/C
                         clock pessimism              0.559   199.128    
                         clock uncertainty           -0.318   198.811    
    SLICE_X6Y72          FDRE (Setup_fdre_C_D)        0.109   198.920    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]
  -------------------------------------------------------------------
                         required time                        198.920    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                                185.699    

Slack (MET) :             185.719ns  (required time - arrival time)
  Source:                 cpu/mcu/CAR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.098ns  (logic 5.091ns (36.112%)  route 9.007ns (63.888%))
  Logic Levels:           15  (CARRY4=8 LUT2=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.643    -0.897    cpu/mcu/clk_out1
    SLICE_X15Y61         FDSE                                         r  cpu/mcu/CAR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.441 r  cpu/mcu/CAR_reg[1]/Q
                         net (fo=24, routed)          1.525     1.084    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.152     1.236 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=5, routed)           0.995     2.231    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I3_O)        0.348     2.579 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0/O
                         net (fo=96, routed)          1.668     4.247    cpu/mcu/mmw/control[7]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     4.371 r  cpu/mcu/mmw/Multiply_i_i_13/O
                         net (fo=27, routed)          1.864     6.234    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     6.358 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.358    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.964 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.812     7.776    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.306     8.082 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25/O
                         net (fo=1, routed)           0.000     8.082    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.632    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.854 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12/O[0]
                         net (fo=2, routed)           1.345    10.199    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12_n_7
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.299    10.498 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20/O
                         net (fo=1, routed)           0.000    10.498    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.896 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.896    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.230 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5/O[1]
                         net (fo=1, routed)           0.799    12.029    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5_n_6
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.303    12.332 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5/O
                         net (fo=1, routed)           0.000    12.332    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.865 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.865    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.982 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.982    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.201 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.201    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[20]
    SLICE_X6Y72          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.589   198.569    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y72          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/C
                         clock pessimism              0.559   199.128    
                         clock uncertainty           -0.318   198.811    
    SLICE_X6Y72          FDRE (Setup_fdre_C_D)        0.109   198.920    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]
  -------------------------------------------------------------------
                         required time                        198.920    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                185.719    

Slack (MET) :             185.734ns  (required time - arrival time)
  Source:                 cpu/mcu/CAR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.085ns  (logic 5.078ns (36.053%)  route 9.007ns (63.947%))
  Logic Levels:           14  (CARRY4=7 LUT2=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.643    -0.897    cpu/mcu/clk_out1
    SLICE_X15Y61         FDSE                                         r  cpu/mcu/CAR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.441 r  cpu/mcu/CAR_reg[1]/Q
                         net (fo=24, routed)          1.525     1.084    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.152     1.236 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=5, routed)           0.995     2.231    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I3_O)        0.348     2.579 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0/O
                         net (fo=96, routed)          1.668     4.247    cpu/mcu/mmw/control[7]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     4.371 r  cpu/mcu/mmw/Multiply_i_i_13/O
                         net (fo=27, routed)          1.864     6.234    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     6.358 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.358    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.964 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.812     7.776    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.306     8.082 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25/O
                         net (fo=1, routed)           0.000     8.082    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.632    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.854 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12/O[0]
                         net (fo=2, routed)           1.345    10.199    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12_n_7
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.299    10.498 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20/O
                         net (fo=1, routed)           0.000    10.498    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.896 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.896    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.230 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5/O[1]
                         net (fo=1, routed)           0.799    12.029    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5_n_6
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.303    12.332 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5/O
                         net (fo=1, routed)           0.000    12.332    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.865 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.865    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.188 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.188    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]
    SLICE_X6Y71          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.591   198.571    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y71          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                         clock pessimism              0.559   199.130    
                         clock uncertainty           -0.318   198.813    
    SLICE_X6Y71          FDRE (Setup_fdre_C_D)        0.109   198.922    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]
  -------------------------------------------------------------------
                         required time                        198.922    
                         arrival time                         -13.188    
  -------------------------------------------------------------------
                         slack                                185.734    

Slack (MET) :             185.742ns  (required time - arrival time)
  Source:                 cpu/mcu/CAR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.077ns  (logic 5.070ns (36.017%)  route 9.007ns (63.983%))
  Logic Levels:           14  (CARRY4=7 LUT2=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.643    -0.897    cpu/mcu/clk_out1
    SLICE_X15Y61         FDSE                                         r  cpu/mcu/CAR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.441 r  cpu/mcu/CAR_reg[1]/Q
                         net (fo=24, routed)          1.525     1.084    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.152     1.236 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=5, routed)           0.995     2.231    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I3_O)        0.348     2.579 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0/O
                         net (fo=96, routed)          1.668     4.247    cpu/mcu/mmw/control[7]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     4.371 r  cpu/mcu/mmw/Multiply_i_i_13/O
                         net (fo=27, routed)          1.864     6.234    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     6.358 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.358    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.964 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.812     7.776    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.306     8.082 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25/O
                         net (fo=1, routed)           0.000     8.082    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.632    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.854 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12/O[0]
                         net (fo=2, routed)           1.345    10.199    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12_n_7
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.299    10.498 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20/O
                         net (fo=1, routed)           0.000    10.498    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.896 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.896    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.230 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5/O[1]
                         net (fo=1, routed)           0.799    12.029    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5_n_6
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.303    12.332 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5/O
                         net (fo=1, routed)           0.000    12.332    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.865 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.865    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.180 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.180    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[19]
    SLICE_X6Y71          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.591   198.571    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y71          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/C
                         clock pessimism              0.559   199.130    
                         clock uncertainty           -0.318   198.813    
    SLICE_X6Y71          FDRE (Setup_fdre_C_D)        0.109   198.922    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]
  -------------------------------------------------------------------
                         required time                        198.922    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                185.742    

Slack (MET) :             185.818ns  (required time - arrival time)
  Source:                 cpu/mcu/CAR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.001ns  (logic 4.994ns (35.670%)  route 9.007ns (64.330%))
  Logic Levels:           14  (CARRY4=7 LUT2=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.643    -0.897    cpu/mcu/clk_out1
    SLICE_X15Y61         FDSE                                         r  cpu/mcu/CAR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.441 r  cpu/mcu/CAR_reg[1]/Q
                         net (fo=24, routed)          1.525     1.084    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.152     1.236 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=5, routed)           0.995     2.231    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I3_O)        0.348     2.579 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0/O
                         net (fo=96, routed)          1.668     4.247    cpu/mcu/mmw/control[7]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     4.371 r  cpu/mcu/mmw/Multiply_i_i_13/O
                         net (fo=27, routed)          1.864     6.234    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     6.358 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.358    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.964 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.812     7.776    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.306     8.082 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25/O
                         net (fo=1, routed)           0.000     8.082    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.632    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.854 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12/O[0]
                         net (fo=2, routed)           1.345    10.199    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12_n_7
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.299    10.498 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20/O
                         net (fo=1, routed)           0.000    10.498    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.896 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.896    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.230 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5/O[1]
                         net (fo=1, routed)           0.799    12.029    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5_n_6
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.303    12.332 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5/O
                         net (fo=1, routed)           0.000    12.332    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.865 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.865    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.104 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.104    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[18]
    SLICE_X6Y71          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.591   198.571    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y71          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
                         clock pessimism              0.559   199.130    
                         clock uncertainty           -0.318   198.813    
    SLICE_X6Y71          FDRE (Setup_fdre_C_D)        0.109   198.922    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]
  -------------------------------------------------------------------
                         required time                        198.922    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                185.818    

Slack (MET) :             185.838ns  (required time - arrival time)
  Source:                 cpu/mcu/CAR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.981ns  (logic 4.974ns (35.578%)  route 9.007ns (64.422%))
  Logic Levels:           14  (CARRY4=7 LUT2=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.643    -0.897    cpu/mcu/clk_out1
    SLICE_X15Y61         FDSE                                         r  cpu/mcu/CAR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.441 r  cpu/mcu/CAR_reg[1]/Q
                         net (fo=24, routed)          1.525     1.084    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.152     1.236 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=5, routed)           0.995     2.231    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I3_O)        0.348     2.579 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0/O
                         net (fo=96, routed)          1.668     4.247    cpu/mcu/mmw/control[7]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     4.371 r  cpu/mcu/mmw/Multiply_i_i_13/O
                         net (fo=27, routed)          1.864     6.234    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     6.358 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.358    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.964 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.812     7.776    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.306     8.082 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25/O
                         net (fo=1, routed)           0.000     8.082    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.632    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.854 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12/O[0]
                         net (fo=2, routed)           1.345    10.199    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12_n_7
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.299    10.498 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20/O
                         net (fo=1, routed)           0.000    10.498    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.896 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.896    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.230 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5/O[1]
                         net (fo=1, routed)           0.799    12.029    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5_n_6
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.303    12.332 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5/O
                         net (fo=1, routed)           0.000    12.332    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.865 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.865    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.084 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.084    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[16]
    SLICE_X6Y71          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.591   198.571    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y71          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/C
                         clock pessimism              0.559   199.130    
                         clock uncertainty           -0.318   198.813    
    SLICE_X6Y71          FDRE (Setup_fdre_C_D)        0.109   198.922    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]
  -------------------------------------------------------------------
                         required time                        198.922    
                         arrival time                         -13.084    
  -------------------------------------------------------------------
                         slack                                185.838    

Slack (MET) :             185.948ns  (required time - arrival time)
  Source:                 cpu/mcu/CAR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.872ns  (logic 4.865ns (35.072%)  route 9.007ns (64.928%))
  Logic Levels:           13  (CARRY4=6 LUT2=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.643    -0.897    cpu/mcu/clk_out1
    SLICE_X15Y61         FDSE                                         r  cpu/mcu/CAR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.441 r  cpu/mcu/CAR_reg[1]/Q
                         net (fo=24, routed)          1.525     1.084    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.152     1.236 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=5, routed)           0.995     2.231    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I3_O)        0.348     2.579 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0/O
                         net (fo=96, routed)          1.668     4.247    cpu/mcu/mmw/control[7]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     4.371 r  cpu/mcu/mmw/Multiply_i_i_13/O
                         net (fo=27, routed)          1.864     6.234    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     6.358 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.358    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.964 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.812     7.776    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.306     8.082 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25/O
                         net (fo=1, routed)           0.000     8.082    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.632    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.854 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12/O[0]
                         net (fo=2, routed)           1.345    10.199    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12_n_7
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.299    10.498 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20/O
                         net (fo=1, routed)           0.000    10.498    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.896 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.896    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.230 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5/O[1]
                         net (fo=1, routed)           0.799    12.029    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5_n_6
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.303    12.332 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5/O
                         net (fo=1, routed)           0.000    12.332    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.975 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.975    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[15]
    SLICE_X6Y70          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.592   198.572    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y70          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                         clock pessimism              0.559   199.131    
                         clock uncertainty           -0.318   198.814    
    SLICE_X6Y70          FDRE (Setup_fdre_C_D)        0.109   198.923    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]
  -------------------------------------------------------------------
                         required time                        198.923    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                                185.948    

Slack (MET) :             186.013ns  (required time - arrival time)
  Source:                 cpu/mcu/CAR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.807ns  (logic 4.800ns (34.766%)  route 9.007ns (65.234%))
  Logic Levels:           13  (CARRY4=6 LUT2=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.643    -0.897    cpu/mcu/clk_out1
    SLICE_X15Y61         FDSE                                         r  cpu/mcu/CAR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.441 r  cpu/mcu/CAR_reg[1]/Q
                         net (fo=24, routed)          1.525     1.084    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.152     1.236 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=5, routed)           0.995     2.231    cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I3_O)        0.348     2.579 r  cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0/O
                         net (fo=96, routed)          1.668     4.247    cpu/mcu/mmw/control[7]
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     4.371 r  cpu/mcu/mmw/Multiply_i_i_13/O
                         net (fo=27, routed)          1.864     6.234    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[3]
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.124     6.358 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.358    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig63_out
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.964 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.812     7.776    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.306     8.082 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25/O
                         net (fo=1, routed)           0.000     8.082    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_25_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.632    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_18_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.854 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12/O[0]
                         net (fo=2, routed)           1.345    10.199    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_12_n_7
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.299    10.498 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20/O
                         net (fo=1, routed)           0.000    10.498    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][19]_i_20_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.896 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.896    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][19]_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.230 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5/O[1]
                         net (fo=1, routed)           0.799    12.029    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]_i_5_n_6
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.303    12.332 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5/O
                         net (fo=1, routed)           0.000    12.332    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out[0][23]_i_5_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.910 r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.910    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[14]
    SLICE_X6Y70          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.592   198.572    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X6Y70          FDRE                                         r  cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]/C
                         clock pessimism              0.559   199.131    
                         clock uncertainty           -0.318   198.814    
    SLICE_X6Y70          FDRE (Setup_fdre_C_D)        0.109   198.923    cpu/alu/mul/Multiply_i/mult_gen_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][22]
  -------------------------------------------------------------------
                         required time                        198.923    
                         arrival time                         -12.910    
  -------------------------------------------------------------------
                         slack                                186.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cpu/MBR_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/BR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.552%)  route 0.127ns (47.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.569    -0.595    cpu/clk_out1
    SLICE_X11Y67         FDRE                                         r  cpu/MBR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  cpu/MBR_reg[11]/Q
                         net (fo=3, routed)           0.127    -0.327    cpu/p_0_in__0[3]
    SLICE_X9Y66          FDRE                                         r  cpu/BR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.839    -0.834    cpu/clk_out1
    SLICE_X9Y66          FDRE                                         r  cpu/BR_reg[11]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.070    -0.489    cpu/BR_reg[11]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cpu/PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/MAR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.570    -0.594    cpu/clk_out1
    SLICE_X14Y66         FDRE                                         r  cpu/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  cpu/PC_reg[3]/Q
                         net (fo=5, routed)           0.116    -0.314    cpu/mcu/mmw/PC_reg[7]_1[3]
    SLICE_X15Y66         LUT3 (Prop_lut3_I0_O)        0.045    -0.269 r  cpu/mcu/mmw/MAR[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    cpu/mcu_n_93
    SLICE_X15Y66         FDRE                                         r  cpu/MAR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.839    -0.834    cpu/clk_out1
    SLICE_X15Y66         FDRE                                         r  cpu/MAR_reg[3]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X15Y66         FDRE (Hold_fdre_C_D)         0.092    -0.489    cpu/MAR_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cpu/MBR_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/BR_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.737%)  route 0.189ns (57.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.566    -0.598    cpu/clk_out1
    SLICE_X13Y70         FDRE                                         r  cpu/MBR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cpu/MBR_reg[13]/Q
                         net (fo=3, routed)           0.189    -0.268    cpu/p_0_in__0[5]
    SLICE_X11Y69         FDRE                                         r  cpu/BR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.836    -0.837    cpu/clk_out1
    SLICE_X11Y69         FDRE                                         r  cpu/BR_reg[13]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X11Y69         FDRE (Hold_fdre_C_D)         0.070    -0.492    cpu/BR_reg[13]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 cpu/MBR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/BR_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.182%)  route 0.193ns (57.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.566    -0.598    cpu/clk_out1
    SLICE_X13Y70         FDRE                                         r  cpu/MBR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cpu/MBR_reg[12]/Q
                         net (fo=3, routed)           0.193    -0.264    cpu/p_0_in__0[4]
    SLICE_X11Y68         FDRE                                         r  cpu/BR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.837    -0.836    cpu/clk_out1
    SLICE_X11Y68         FDRE                                         r  cpu/BR_reg[12]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.070    -0.491    cpu/BR_reg[12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 cpu/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/PC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.304%)  route 0.177ns (48.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.569    -0.595    cpu/clk_out1
    SLICE_X15Y67         FDRE                                         r  cpu/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  cpu/PC_reg[2]/Q
                         net (fo=6, routed)           0.177    -0.278    cpu/mcu/mmw/PC_reg[7]_1[2]
    SLICE_X14Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.233 r  cpu/mcu/mmw/PC[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    cpu/p_0_in[3]
    SLICE_X14Y66         FDRE                                         r  cpu/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.839    -0.834    cpu/clk_out1
    SLICE_X14Y66         FDRE                                         r  cpu/PC_reg[3]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X14Y66         FDRE (Hold_fdre_C_D)         0.120    -0.460    cpu/PC_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 cpu/MBR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.300%)  route 0.177ns (55.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.569    -0.595    cpu/clk_out1
    SLICE_X11Y67         FDRE                                         r  cpu/MBR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  cpu/MBR_reg[9]/Q
                         net (fo=3, routed)           0.177    -0.277    cpu/p_0_in__0[1]
    SLICE_X12Y65         FDRE                                         r  cpu/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.840    -0.833    cpu/clk_out1
    SLICE_X12Y65         FDRE                                         r  cpu/IR_reg[1]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.052    -0.506    cpu/IR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.394%)  route 0.144ns (43.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.604    -0.560    sys_clk
    SLICE_X1Y93          FDRE                                         r  counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  counter1_reg[1]/Q
                         net (fo=6, routed)           0.144    -0.275    counter1_reg_n_0_[1]
    SLICE_X1Y93          LUT6 (Prop_lut6_I2_O)        0.045    -0.230 r  counter1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    p_0_in[5]
    SLICE_X1Y93          FDRE                                         r  counter1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.877    -0.796    sys_clk
    SLICE_X1Y93          FDRE                                         r  counter1_reg[5]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.092    -0.468    counter1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 cpu/MBR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.895%)  route 0.188ns (57.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567    -0.597    cpu/clk_out1
    SLICE_X13Y69         FDRE                                         r  cpu/MBR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/MBR_reg[15]/Q
                         net (fo=3, routed)           0.188    -0.269    cpu/p_0_in__0[7]
    SLICE_X13Y67         FDRE                                         r  cpu/IR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.838    -0.835    cpu/clk_out1
    SLICE_X13Y67         FDRE                                         r  cpu/IR_reg[7]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.070    -0.511    cpu/IR_reg[7]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 cpu/MBR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.579%)  route 0.190ns (57.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567    -0.597    cpu/clk_out1
    SLICE_X13Y69         FDRE                                         r  cpu/MBR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/MBR_reg[14]/Q
                         net (fo=3, routed)           0.190    -0.266    cpu/p_0_in__0[6]
    SLICE_X13Y67         FDRE                                         r  cpu/IR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.838    -0.835    cpu/clk_out1
    SLICE_X13Y67         FDRE                                         r  cpu/IR_reg[6]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.066    -0.515    cpu/IR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 counter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.604    -0.560    sys_clk
    SLICE_X0Y93          FDRE                                         r  counter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  counter1_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.245    counter1_reg_n_0_[6]
    SLICE_X0Y93          LUT5 (Prop_lut5_I3_O)        0.043    -0.202 r  counter1[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    p_0_in[9]
    SLICE_X0Y93          FDRE                                         r  counter1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.877    -0.796    sys_clk
    SLICE_X0Y93          FDRE                                         r  counter1_reg[9]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.107    -0.453    counter1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y67      cpu/BR_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y65     cpu/IR_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y65     cpu/IR_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y65     cpu/IR_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X13Y65     cpu/IR_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y65     cpu/IR_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X13Y67     cpu/IR_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X13Y67     cpu/IR_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y67     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y67     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y67     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y67     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X12Y67     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X12Y67     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X12Y67     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X12Y67     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X12Y67     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X12Y67     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y69     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y69     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y69     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y69     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X12Y69     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X12Y69     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X12Y69     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X12Y69     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X12Y69     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         100.000     98.750     SLICE_X12Y69     ramw/ram_i/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



