0.7
2020.2
Jun 10 2021
19:45:28
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.ip_user_files/ipstatic/src/ClockGen.vhd,1635172236,vhdl,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.ip_user_files/ipstatic/src/rgb2dvi.vhd,,,clockgen,,,,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.ip_user_files/ipstatic/src/DVI_Constants.vhd,1635172236,vhdl,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.ip_user_files/ipstatic/src/TMDS_Encoder.vhd,,,dvi_constants,,,,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.ip_user_files/ipstatic/src/OutputSERDES.vhd,1635172236,vhdl,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.ip_user_files/ipstatic/src/rgb2dvi.vhd,,,outputserdes,,,,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.ip_user_files/ipstatic/src/SyncAsync.vhd,1635172236,vhdl,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.ip_user_files/ipstatic/src/SyncAsyncReset.vhd,,,syncasync,,,,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.ip_user_files/ipstatic/src/SyncAsyncReset.vhd,1635172236,vhdl,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.ip_user_files/ipstatic/src/rgb2dvi.vhd,,,resetbridge,,,,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.ip_user_files/ipstatic/src/TMDS_Encoder.vhd,1635172236,vhdl,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.ip_user_files/ipstatic/src/rgb2dvi.vhd,,,tmds_encoder,,,,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/proj/CARD_P1D.ip_user_files/ipstatic/src/rgb2dvi.vhd,1635172236,vhdl,,,,rgb2dvi,,,,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/alu.v,1634912764,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/alu_adder.v,,alu,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/alu_adder.v,1634912764,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/alu_arith_shift_right.v,,alu_adder,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/alu_arith_shift_right.v,1634912764,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/branch_cache.v,,alu_arith_shift_right,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/branch_cache.v,1634911653,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/branch_predictor.v,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/inc/params.v,branch_cache,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/branch_predictor.v,1634911653,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/bypass_or_stall.v,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/inc/params.v,branch_predictor,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/bypass_or_stall.v,1635256866,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/cpu.v,,bypass_or_stall,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/cpu.v,1634911653,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/csr_unit.v,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/inc/params.v,cpu,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/csr_unit.v,1634911653,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/dccm_ram.v,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/inc/params.v,control_unit,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/dccm_ram.v,1634911653,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/decoder.v,,dccm_ram,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/decoder.v,1634911653,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/divider.v,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/inc/params.v,decoder,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/divider.v,1634911653,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/dvi_display.v,,divider,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/dvi_display.v,1634911653,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/exec_unit.v,,dvi_display,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/exec_unit.v,1634911653,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/fetch_unit.v,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/inc/params.v,exec_unit,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/fetch_unit.v,1634911653,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/frame_buffer.v,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/inc/params.v,fetch_unit,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/frame_buffer.v,1634911654,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/msec_timer.v,,frame_buffer,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/msec_timer.v,1634911654,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/predictor_state.v,,msec_timer,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/predictor_state.v,1634911654,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/ras.v,,predictor_state,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/ras.v,1634911654,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/regfile.v,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/inc/params.v,ras,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/regfile.v,1634912764,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/resync.v,,regfile,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/resync.v,1634911654,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/ssd_driver.v,,resync,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/ssd_driver.v,1634911654,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/store_queue.v,,ssd_driver,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/store_queue.v,1634911654,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/top.v,,store_queue,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/top.v,1634911654,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/vga_control.v,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/inc/params.v,top,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/vga_control.v,1634911654,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/sim/tb.v,,vga_control,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/inc/params.v,1635257103,verilog,,,,,,,,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/ip/cpu_clock_gen/cpu_clock_gen.v,1634911654,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/hdl/alu.v,,cpu_clock_gen,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v,1634911654,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/ip/cpu_clock_gen/cpu_clock_gen.v,,cpu_clock_gen_clk_wiz,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/ip/rgb2dvi_0/sim/rgb2dvi_0.vhd,1634911654,vhdl,,,,rgb2dvi_0,,,,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v,1634911657,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v,,glbl;rv32im_rm_0;rv32im_rm_0_control_unit;rv32im_rm_0_rv32im_ref,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/ip/video_clock_gen/video_clock_gen.v,1634911657,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v,,video_clock_gen,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v,1634911658,verilog,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/ip/video_clock_gen/video_clock_gen.v,,video_clock_gen_clk_wiz,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/sim/tb.v,1634911658,verilog,,,/afs/inf.ed.ac.uk/user/s19/s1902743/Desktop/Work/computer-architecture-practical/Practical-1d/prac1d/src/inc/params.v,tb,,,../../../../../src/inc;../../../../../src/ip/cpu_clock_gen;../../../../../src/ip/video_clock_gen,,,,,
