|Ozy_Janus
IF_clk => IF_clk~0.IN35
FX2_FD[0] <= async_usb:usb1.port2
FX2_FD[1] <= async_usb:usb1.port2
FX2_FD[2] <= async_usb:usb1.port2
FX2_FD[3] <= async_usb:usb1.port2
FX2_FD[4] <= async_usb:usb1.port2
FX2_FD[5] <= async_usb:usb1.port2
FX2_FD[6] <= async_usb:usb1.port2
FX2_FD[7] <= async_usb:usb1.port2
FX2_FD[8] <= async_usb:usb1.port2
FX2_FD[9] <= async_usb:usb1.port2
FX2_FD[10] <= async_usb:usb1.port2
FX2_FD[11] <= async_usb:usb1.port2
FX2_FD[12] <= async_usb:usb1.port2
FX2_FD[13] <= async_usb:usb1.port2
FX2_FD[14] <= async_usb:usb1.port2
FX2_FD[15] <= async_usb:usb1.port2
FLAGA => FLAGA~0.IN1
FLAGB => FLAGB~0.IN2
FLAGC => FLAGC~0.IN1
SLWR <= async_usb:usb1.port6
SLRD <= async_usb:usb1.port7
SLOE <= async_usb:usb1.port8
PKEND <= async_usb:usb1.port9
FIFO_ADR[0] <= async_usb:usb1.port10
FIFO_ADR[1] <= async_usb:usb1.port10
DOUT => DOUT~0.IN1
A5 => A5~0.IN1
A6 => A6~0.IN1
A12 => A12~0.IN1
C4 <= I2S_xmit:J_LRAudio.outbit
C5 => C12_clk.IN7
C6 <= C12_clk.DB_MAX_OUTPUT_PORT_TYPE
C7 <= C12_LRCLK.DB_MAX_OUTPUT_PORT_TYPE
C8 <= C12_CBCLK.DB_MAX_OUTPUT_PORT_TYPE
C9 <= C12_CLRCLK.DB_MAX_OUTPUT_PORT_TYPE
C12 <= I2S_xmit:J_IQPWM.outbit
C13 <= IF_DFS0~3.DB_MAX_OUTPUT_PORT_TYPE
C14 <= IF_DFS1~3.DB_MAX_OUTPUT_PORT_TYPE
C19 <= NWire_xmit:P_IQPWM.dout
C21 <= sp_rcv_ctrl:SPC.trigger
C22 => C22~0.IN1
C23 => C23~0.IN1
C24 <= NWire_xmit:M_LRAudio.dout
CDOUT => CDOUT~0.IN1
CDOUT_P => CDOUT_P~0.IN1
PTT_in => PTT_in~0.IN1
AK_reset <= IF_count[28].DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED0 <= led_blinker:BLINK_D1.port2
DEBUG_LED1 <= IF_conf[1].DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED2 <= IF_xmit_data[58].DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED3 <= led_blinker:BLINK_D4.port2
C48_clk <= C48_clk~0.DB_MAX_OUTPUT_PORT_TYPE
CC <= NWire_xmit:CCxmit.dout
MDOUT => MDOUT~0.IN1
SPI_SCK => SPI_SCK~0.IN1
SPI_SI => SPI_SI~0.IN1
SPI_SO <= gpio_control:gpio_controlSDR.SO
SPI_CS => SPI_CS~0.IN1
GPIO_OUT[0] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[1] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[2] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[3] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[4] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[5] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[6] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[7] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[8] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[9] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[10] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[11] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[12] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[13] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[14] <= gpio_control:gpio_controlSDR.GPIO
GPIO_OUT[15] <= gpio_control:gpio_controlSDR.GPIO
GPIO_IN[0] => GPIO_IN[0]~5.IN1
GPIO_IN[1] => GPIO_IN[1]~4.IN1
GPIO_IN[2] => GPIO_IN[2]~3.IN1
GPIO_IN[3] => GPIO_IN[3]~2.IN1
GPIO_IN[4] => GPIO_IN[4]~1.IN1
GPIO_IN[5] => GPIO_IN[5]~7.IN1
GPIO_IN[6] => GPIO_IN[6]~6.IN1
GPIO_IN[7] => GPIO_IN[7]~0.IN1
GPIO_nIOE <= <GND>
FX2_PE1 <= SDOBACK.DB_MAX_OUTPUT_PORT_TYPE
SDOBACK => FX2_PE1.DATAIN


|Ozy_Janus|gpio_control:gpio_controlSDR
SCK => SCK~0.IN3
SI => SI~0.IN1
SO <= SPI_REGS:spi_regs.SO
CS => CS~0.IN1
GPIO[0] <= SPI_REGS:spi_regs.GPIO
GPIO[0] <= gpio_oport:port1reg.gpio
GPIO[1] <= SPI_REGS:spi_regs.GPIO
GPIO[1] <= gpio_oport:port1reg.gpio
GPIO[2] <= SPI_REGS:spi_regs.GPIO
GPIO[2] <= gpio_oport:port1reg.gpio
GPIO[3] <= SPI_REGS:spi_regs.GPIO
GPIO[3] <= gpio_oport:port1reg.gpio
GPIO[4] <= SPI_REGS:spi_regs.GPIO
GPIO[4] <= gpio_oport:port1reg.gpio
GPIO[5] <= SPI_REGS:spi_regs.GPIO
GPIO[5] <= gpio_oport:port1reg.gpio
GPIO[6] <= SPI_REGS:spi_regs.GPIO
GPIO[6] <= gpio_oport:port1reg.gpio
GPIO[7] <= SPI_REGS:spi_regs.GPIO
GPIO[7] <= gpio_oport:port1reg.gpio
GPIO[8] <= SPI_REGS:spi_regs.GPIO
GPIO[8] <= gpio_oport:port2reg.gpio
GPIO[9] <= SPI_REGS:spi_regs.GPIO
GPIO[9] <= gpio_oport:port2reg.gpio
GPIO[10] <= SPI_REGS:spi_regs.GPIO
GPIO[10] <= gpio_oport:port2reg.gpio
GPIO[11] <= SPI_REGS:spi_regs.GPIO
GPIO[11] <= gpio_oport:port2reg.gpio
GPIO[12] <= SPI_REGS:spi_regs.GPIO
GPIO[12] <= gpio_oport:port2reg.gpio
GPIO[13] <= SPI_REGS:spi_regs.GPIO
GPIO[13] <= gpio_oport:port2reg.gpio
GPIO[14] <= SPI_REGS:spi_regs.GPIO
GPIO[14] <= gpio_oport:port2reg.gpio
GPIO[15] <= SPI_REGS:spi_regs.GPIO
GPIO[15] <= gpio_oport:port2reg.gpio
GPIO[16] <= SPI_REGS:spi_regs.GPIO
GPIO[17] <= SPI_REGS:spi_regs.GPIO
GPIO[18] <= SPI_REGS:spi_regs.GPIO
GPIO[19] <= SPI_REGS:spi_regs.GPIO
GPIO[20] <= SPI_REGS:spi_regs.GPIO
GPIO[21] <= SPI_REGS:spi_regs.GPIO
GPIO[22] <= SPI_REGS:spi_regs.GPIO
GPIO[23] <= SPI_REGS:spi_regs.GPIO


|Ozy_Janus|gpio_control:gpio_controlSDR|SPI_REGS:spi_regs
SI => sdata~7.DATAB
SI => Add1.IN12
SI => saddr[0]~reg0.DATAIN
SO <= SO~0
SCK => BitCounter[7].CLK
SCK => BitCounter[6].CLK
SCK => BitCounter[5].CLK
SCK => BitCounter[4].CLK
SCK => BitCounter[3].CLK
SCK => BitCounter[2].CLK
SCK => BitCounter[1].CLK
SCK => BitCounter[0].CLK
SCK => sRd.CLK
SCK => saddr[5]~reg0.CLK
SCK => saddr[4]~reg0.CLK
SCK => saddr[3]~reg0.CLK
SCK => saddr[2]~reg0.CLK
SCK => saddr[1]~reg0.CLK
SCK => saddr[0]~reg0.CLK
SCK => sdata[7]~reg0.CLK
SCK => sdata[6]~reg0.CLK
SCK => sdata[5]~reg0.CLK
SCK => sdata[4]~reg0.CLK
SCK => sdata[3]~reg0.CLK
SCK => sdata[2]~reg0.CLK
SCK => sdata[1]~reg0.CLK
SCK => sdata[0]~reg0.CLK
SCK => sstrobe~reg0.CLK
CS => sRd~1.OUTPUTSELECT
CS => sstrobe~0.IN1
CS => BitCounter~15.OUTPUTSELECT
CS => BitCounter~14.OUTPUTSELECT
CS => BitCounter~13.OUTPUTSELECT
CS => BitCounter~12.OUTPUTSELECT
CS => BitCounter~11.OUTPUTSELECT
CS => BitCounter~10.OUTPUTSELECT
CS => BitCounter~9.OUTPUTSELECT
CS => BitCounter~8.OUTPUTSELECT
saddr[0] <= saddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[1] <= saddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[2] <= saddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[3] <= saddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[4] <= saddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saddr[5] <= saddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[0] <= sdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[1] <= sdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[2] <= sdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[3] <= sdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[4] <= sdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[5] <= sdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[6] <= sdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[7] <= sdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sstrobe <= sstrobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[0] => Mux0.IN29
GPIO[1] => Mux1.IN29
GPIO[2] => Mux2.IN29
GPIO[3] => Mux3.IN29
GPIO[4] => Mux4.IN29
GPIO[5] => Mux5.IN29
GPIO[6] => Mux6.IN29
GPIO[7] => Mux7.IN29
GPIO[8] => Mux0.IN21
GPIO[9] => Mux1.IN21
GPIO[10] => Mux2.IN21
GPIO[11] => Mux3.IN21
GPIO[12] => Mux4.IN21
GPIO[13] => Mux5.IN21
GPIO[14] => Mux6.IN21
GPIO[15] => Mux7.IN21
GPIO[16] => Mux0.IN13
GPIO[17] => Mux1.IN0
GPIO[18] => Mux2.IN1
GPIO[19] => Mux3.IN2
GPIO[20] => Mux4.IN3
GPIO[21] => Mux5.IN4
GPIO[22] => Mux6.IN5
GPIO[23] => Mux7.IN6


|Ozy_Janus|gpio_control:gpio_controlSDR|gpio_oport:port1reg
clk => data_reg[7].CLK
clk => data_reg[6].CLK
clk => data_reg[5].CLK
clk => data_reg[4].CLK
clk => data_reg[3].CLK
clk => data_reg[2].CLK
clk => data_reg[1].CLK
clk => data_reg[0].CLK
wr_strb => always0~0.IN1
addr[0] => Equal0.IN11
addr[1] => Equal0.IN10
addr[2] => Equal0.IN9
addr[3] => Equal0.IN8
addr[4] => Equal0.IN7
addr[5] => Equal0.IN6
s_in[0] => data_reg[0].DATAIN
s_in[1] => data_reg[1].DATAIN
s_in[2] => data_reg[2].DATAIN
s_in[3] => data_reg[3].DATAIN
s_in[4] => data_reg[4].DATAIN
s_in[5] => data_reg[5].DATAIN
s_in[6] => data_reg[6].DATAIN
s_in[7] => data_reg[7].DATAIN
gpio[0] <= gpio~8
gpio[1] <= gpio~9
gpio[2] <= gpio~10
gpio[3] <= gpio~11
gpio[4] <= gpio~12
gpio[5] <= gpio~13
gpio[6] <= gpio~14
gpio[7] <= gpio~15


|Ozy_Janus|gpio_control:gpio_controlSDR|gpio_oport:port2reg
clk => data_reg[7].CLK
clk => data_reg[6].CLK
clk => data_reg[5].CLK
clk => data_reg[4].CLK
clk => data_reg[3].CLK
clk => data_reg[2].CLK
clk => data_reg[1].CLK
clk => data_reg[0].CLK
wr_strb => always0~0.IN1
addr[0] => Equal0.IN11
addr[1] => Equal0.IN10
addr[2] => Equal0.IN9
addr[3] => Equal0.IN8
addr[4] => Equal0.IN7
addr[5] => Equal0.IN6
s_in[0] => data_reg[0].DATAIN
s_in[1] => data_reg[1].DATAIN
s_in[2] => data_reg[2].DATAIN
s_in[3] => data_reg[3].DATAIN
s_in[4] => data_reg[4].DATAIN
s_in[5] => data_reg[5].DATAIN
s_in[6] => data_reg[6].DATAIN
s_in[7] => data_reg[7].DATAIN
gpio[0] <= gpio~8
gpio[1] <= gpio~9
gpio[2] <= gpio~10
gpio[3] <= gpio~11
gpio[4] <= gpio~12
gpio[5] <= gpio~13
gpio[6] <= gpio~14
gpio[7] <= gpio~15


|Ozy_Janus|clkmult3:cm3
areset => areset~0.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Ozy_Janus|clkmult3:cm3|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|Ozy_Janus|cdc_mcp:dfs
a_rst => a_rst~0.IN1
a_clk => a_clk~0.IN1
a_data[0] => b_data~1.DATAB
a_data[1] => b_data~0.DATAB
a_data_rdy => a_rdy~1.OUTPUTSELECT
b_rst => b_rst~0.IN2
b_clk => b_clk~0.IN2
b_data[0] <= b_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[1] <= b_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_ack <= b_data_ack~1.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_mcp:dfs|cdc_sync:rdy
siga[0] => q1~0.DATAA
rstb => q1~0.OUTPUTSELECT
rstb => sigb~0.OUTPUTSELECT
clkb => sigb[0]~reg0.CLK
clkb => q1[0].CLK
sigb[0] <= sigb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_mcp:dfs|pulsegen:pls
sig => pulse~0.IN1
sig => p1~0.DATAA
rst => p1~0.OUTPUTSELECT
clk => p1.CLK
pulse <= pulse~0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_mcp:dfs|cdc_sync:ack
siga[0] => q1~0.DATAA
rstb => q1~0.OUTPUTSELECT
rstb => sigb~0.OUTPUTSELECT
clkb => sigb[0]~reg0.CLK
clkb => q1[0].CLK
sigb[0] <= sigb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|clk_lrclk_gen:lrgen
reset => LRfall~1.OUTPUTSELECT
reset => LRrise~1.OUTPUTSELECT
reset => LRCLK~1.OUTPUTSELECT
reset => LRCLK_cnt~14.OUTPUTSELECT
reset => LRCLK_cnt~13.OUTPUTSELECT
reset => LRCLK_cnt~12.OUTPUTSELECT
reset => LRCLK_cnt~11.OUTPUTSELECT
reset => LRCLK_cnt~10.OUTPUTSELECT
reset => Bfall~0.OUTPUTSELECT
reset => Brise~0.OUTPUTSELECT
reset => BCLK_cnt~31.OUTPUTSELECT
reset => BCLK_cnt~30.OUTPUTSELECT
reset => BCLK_cnt~29.OUTPUTSELECT
reset => BCLK_cnt~28.OUTPUTSELECT
reset => BCLK_cnt~27.OUTPUTSELECT
reset => BCLK_cnt~26.OUTPUTSELECT
reset => BCLK_cnt~25.OUTPUTSELECT
reset => BCLK_cnt~24.OUTPUTSELECT
reset => BCLK_cnt~23.OUTPUTSELECT
reset => BCLK_cnt~22.OUTPUTSELECT
reset => BCLK_cnt~21.OUTPUTSELECT
reset => BCLK_cnt~20.OUTPUTSELECT
reset => BCLK_cnt~19.OUTPUTSELECT
reset => BCLK_cnt~18.OUTPUTSELECT
reset => BCLK_cnt~17.OUTPUTSELECT
reset => BCLK_cnt~16.OUTPUTSELECT
CLK_IN => BCLK_cnt[15].CLK
CLK_IN => BCLK_cnt[14].CLK
CLK_IN => BCLK_cnt[13].CLK
CLK_IN => BCLK_cnt[12].CLK
CLK_IN => BCLK_cnt[11].CLK
CLK_IN => BCLK_cnt[10].CLK
CLK_IN => BCLK_cnt[9].CLK
CLK_IN => BCLK_cnt[8].CLK
CLK_IN => BCLK_cnt[7].CLK
CLK_IN => BCLK_cnt[6].CLK
CLK_IN => BCLK_cnt[5].CLK
CLK_IN => BCLK_cnt[4].CLK
CLK_IN => BCLK_cnt[3].CLK
CLK_IN => BCLK_cnt[2].CLK
CLK_IN => BCLK_cnt[1].CLK
CLK_IN => BCLK_cnt[0].CLK
CLK_IN => Brise~reg0.CLK
CLK_IN => Bfall~reg0.CLK
CLK_IN => BCLK~reg0.CLK
CLK_IN => LRCLK_cnt[4].CLK
CLK_IN => LRCLK_cnt[3].CLK
CLK_IN => LRCLK_cnt[2].CLK
CLK_IN => LRCLK_cnt[1].CLK
CLK_IN => LRCLK_cnt[0].CLK
CLK_IN => LRCLK~reg0.CLK
CLK_IN => LRrise~reg0.CLK
CLK_IN => LRfall~reg0.CLK
BCLK <= BCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
Brise <= Brise~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bfall <= Bfall~reg0.DB_MAX_OUTPUT_PORT_TYPE
LRCLK <= LRCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
LRrise <= LRrise~reg0.DB_MAX_OUTPUT_PORT_TYPE
LRfall <= LRfall~reg0.DB_MAX_OUTPUT_PORT_TYPE
Speed[0] => Decoder0.IN1
Speed[1] => Decoder0.IN0


|Ozy_Janus|clk_lrclk_gen:clrgen
reset => LRfall~1.OUTPUTSELECT
reset => LRrise~1.OUTPUTSELECT
reset => LRCLK~1.OUTPUTSELECT
reset => LRCLK_cnt~14.OUTPUTSELECT
reset => LRCLK_cnt~13.OUTPUTSELECT
reset => LRCLK_cnt~12.OUTPUTSELECT
reset => LRCLK_cnt~11.OUTPUTSELECT
reset => LRCLK_cnt~10.OUTPUTSELECT
reset => Bfall~0.OUTPUTSELECT
reset => Brise~0.OUTPUTSELECT
reset => BCLK_cnt~31.OUTPUTSELECT
reset => BCLK_cnt~30.OUTPUTSELECT
reset => BCLK_cnt~29.OUTPUTSELECT
reset => BCLK_cnt~28.OUTPUTSELECT
reset => BCLK_cnt~27.OUTPUTSELECT
reset => BCLK_cnt~26.OUTPUTSELECT
reset => BCLK_cnt~25.OUTPUTSELECT
reset => BCLK_cnt~24.OUTPUTSELECT
reset => BCLK_cnt~23.OUTPUTSELECT
reset => BCLK_cnt~22.OUTPUTSELECT
reset => BCLK_cnt~21.OUTPUTSELECT
reset => BCLK_cnt~20.OUTPUTSELECT
reset => BCLK_cnt~19.OUTPUTSELECT
reset => BCLK_cnt~18.OUTPUTSELECT
reset => BCLK_cnt~17.OUTPUTSELECT
reset => BCLK_cnt~16.OUTPUTSELECT
CLK_IN => BCLK_cnt[15].CLK
CLK_IN => BCLK_cnt[14].CLK
CLK_IN => BCLK_cnt[13].CLK
CLK_IN => BCLK_cnt[12].CLK
CLK_IN => BCLK_cnt[11].CLK
CLK_IN => BCLK_cnt[10].CLK
CLK_IN => BCLK_cnt[9].CLK
CLK_IN => BCLK_cnt[8].CLK
CLK_IN => BCLK_cnt[7].CLK
CLK_IN => BCLK_cnt[6].CLK
CLK_IN => BCLK_cnt[5].CLK
CLK_IN => BCLK_cnt[4].CLK
CLK_IN => BCLK_cnt[3].CLK
CLK_IN => BCLK_cnt[2].CLK
CLK_IN => BCLK_cnt[1].CLK
CLK_IN => BCLK_cnt[0].CLK
CLK_IN => Brise~reg0.CLK
CLK_IN => Bfall~reg0.CLK
CLK_IN => BCLK~reg0.CLK
CLK_IN => LRCLK_cnt[4].CLK
CLK_IN => LRCLK_cnt[3].CLK
CLK_IN => LRCLK_cnt[2].CLK
CLK_IN => LRCLK_cnt[1].CLK
CLK_IN => LRCLK_cnt[0].CLK
CLK_IN => LRCLK~reg0.CLK
CLK_IN => LRrise~reg0.CLK
CLK_IN => LRfall~reg0.CLK
BCLK <= BCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
Brise <= Brise~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bfall <= Bfall~reg0.DB_MAX_OUTPUT_PORT_TYPE
LRCLK <= LRCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
LRrise <= LRrise~reg0.DB_MAX_OUTPUT_PORT_TYPE
LRfall <= LRfall~reg0.DB_MAX_OUTPUT_PORT_TYPE
Speed[0] => Decoder0.IN1
Speed[1] => Decoder0.IN0


|Ozy_Janus|NWire_rcv:P_MIC
irst => resync~0.OUTPUTSELECT
irst => data_cnt~11.OUTPUTSELECT
irst => data_cnt~10.OUTPUTSELECT
irst => data_cnt~9.OUTPUTSELECT
irst => data_cnt~8.OUTPUTSELECT
irst => irdy~2.OUTPUTSELECT
irst => rdata~31.OUTPUTSELECT
irst => rdata~30.OUTPUTSELECT
irst => rdata~29.OUTPUTSELECT
irst => rdata~28.OUTPUTSELECT
irst => rdata~27.OUTPUTSELECT
irst => rdata~26.OUTPUTSELECT
irst => rdata~25.OUTPUTSELECT
irst => rdata~24.OUTPUTSELECT
irst => rdata~23.OUTPUTSELECT
irst => rdata~22.OUTPUTSELECT
irst => rdata~21.OUTPUTSELECT
irst => rdata~20.OUTPUTSELECT
irst => rdata~19.OUTPUTSELECT
irst => rdata~18.OUTPUTSELECT
irst => rdata~17.OUTPUTSELECT
irst => rdata~16.OUTPUTSELECT
irst => TB_state~5.OUTPUTSELECT
irst => TB_state~4.OUTPUTSELECT
irst => TB_state~3.OUTPUTSELECT
irst => TB_state~2.OUTPUTSELECT
irst => TB_state~1.OUTPUTSELECT
irst => TB_state~0.OUTPUTSELECT
irst => DB_LEN~111.OUTPUTSELECT
irst => DB_LEN~110.OUTPUTSELECT
irst => DB_LEN~109.OUTPUTSELECT
irst => DB_LEN~108.OUTPUTSELECT
irst => DB_LEN~107.OUTPUTSELECT
irst => DB_LEN~106.OUTPUTSELECT
irst => DB_LEN~105.OUTPUTSELECT
irst => DB_LEN~104.OUTPUTSELECT
irst => DB_LEN~103.OUTPUTSELECT
irst => DB_LEN~102.OUTPUTSELECT
irst => DB_LEN~101.OUTPUTSELECT
irst => DB_LEN~100.OUTPUTSELECT
irst => DB_LEN~99.OUTPUTSELECT
irst => DB_LEN~98.OUTPUTSELECT
irst => DB_LEN~97.OUTPUTSELECT
irst => DB_LEN~96.OUTPUTSELECT
irst => DB_LEN~95.OUTPUTSELECT
irst => DB_LEN~94.OUTPUTSELECT
irst => DB_LEN~93.OUTPUTSELECT
irst => DB_LEN~92.OUTPUTSELECT
irst => DB_LEN~91.OUTPUTSELECT
irst => DB_LEN~90.OUTPUTSELECT
irst => DB_LEN~89.OUTPUTSELECT
irst => DB_LEN~88.OUTPUTSELECT
irst => DB_LEN~87.OUTPUTSELECT
irst => DB_LEN~86.OUTPUTSELECT
irst => DB_LEN~85.OUTPUTSELECT
irst => DB_LEN~84.OUTPUTSELECT
irst => DB_LEN~83.OUTPUTSELECT
irst => DB_LEN~82.OUTPUTSELECT
irst => DB_LEN~81.OUTPUTSELECT
irst => DB_LEN~80.OUTPUTSELECT
irst => DB_LEN~79.OUTPUTSELECT
irst => DB_LEN~78.OUTPUTSELECT
irst => DB_LEN~77.OUTPUTSELECT
irst => DB_LEN~76.OUTPUTSELECT
irst => DB_LEN~75.OUTPUTSELECT
irst => DB_LEN~74.OUTPUTSELECT
irst => DB_LEN~73.OUTPUTSELECT
irst => DB_LEN~72.OUTPUTSELECT
irst => DB_LEN~71.OUTPUTSELECT
irst => DB_LEN~70.OUTPUTSELECT
irst => DB_LEN~69.OUTPUTSELECT
irst => DB_LEN~68.OUTPUTSELECT
irst => DB_LEN~67.OUTPUTSELECT
irst => DB_LEN~66.OUTPUTSELECT
irst => DB_LEN~65.OUTPUTSELECT
irst => DB_LEN~64.OUTPUTSELECT
irst => DB_LEN~63.OUTPUTSELECT
irst => DB_LEN~62.OUTPUTSELECT
irst => DB_LEN~61.OUTPUTSELECT
irst => DB_LEN~60.OUTPUTSELECT
irst => DB_LEN~59.OUTPUTSELECT
irst => DB_LEN~58.OUTPUTSELECT
irst => DB_LEN~57.OUTPUTSELECT
irst => DB_LEN~56.OUTPUTSELECT
irst => pass~7.OUTPUTSELECT
irst => pass~5.OUTPUTSELECT
irst => pass~3.OUTPUTSELECT
irst => pass~1.OUTPUTSELECT
irst => tb_width~27.OUTPUTSELECT
irst => tb_width~26.OUTPUTSELECT
irst => tb_width~25.OUTPUTSELECT
irst => tb_width~24.OUTPUTSELECT
irst => tb_width~23.OUTPUTSELECT
irst => tb_width~22.OUTPUTSELECT
irst => tb_width~21.OUTPUTSELECT
irst => tb_width~20.OUTPUTSELECT
irst => tb_width~19.OUTPUTSELECT
irst => tb_width~18.OUTPUTSELECT
irst => tb_width~17.OUTPUTSELECT
irst => tb_width~16.OUTPUTSELECT
irst => tb_width~15.OUTPUTSELECT
irst => tb_width~14.OUTPUTSELECT
irst => tb_cnt~27.OUTPUTSELECT
irst => tb_cnt~26.OUTPUTSELECT
irst => tb_cnt~25.OUTPUTSELECT
irst => tb_cnt~24.OUTPUTSELECT
irst => tb_cnt~23.OUTPUTSELECT
irst => tb_cnt~22.OUTPUTSELECT
irst => tb_cnt~21.OUTPUTSELECT
irst => tb_cnt~20.OUTPUTSELECT
irst => tb_cnt~19.OUTPUTSELECT
irst => tb_cnt~18.OUTPUTSELECT
irst => tb_cnt~17.OUTPUTSELECT
irst => tb_cnt~16.OUTPUTSELECT
irst => tb_cnt~15.OUTPUTSELECT
irst => tb_cnt~14.OUTPUTSELECT
irst => DBrise~1.OUTPUTSELECT
irst => d0~0.OUTPUTSELECT
irst => d1~0.OUTPUTSELECT
irst => d2~0.OUTPUTSELECT
irst => d3~0.OUTPUTSELECT
irst => DBrise_cnt~14.OUTPUTSELECT
irst => DBrise_cnt~13.OUTPUTSELECT
irst => DBrise_cnt~12.OUTPUTSELECT
irst => DBrise_cnt~11.OUTPUTSELECT
irst => DBrise_cnt~10.OUTPUTSELECT
iclk => DIFF_CLK.ia1.CLK
iclk => DIFF_CLK.ia0.CLK
iclk => DBrise_cnt[4].CLK
iclk => DBrise_cnt[3].CLK
iclk => DBrise_cnt[2].CLK
iclk => DBrise_cnt[1].CLK
iclk => DBrise_cnt[0].CLK
iclk => d3.CLK
iclk => d2.CLK
iclk => d1.CLK
iclk => d0.CLK
iclk => DBrise.CLK
iclk => tb_cnt[13].CLK
iclk => tb_cnt[12].CLK
iclk => tb_cnt[11].CLK
iclk => tb_cnt[10].CLK
iclk => tb_cnt[9].CLK
iclk => tb_cnt[8].CLK
iclk => tb_cnt[7].CLK
iclk => tb_cnt[6].CLK
iclk => tb_cnt[5].CLK
iclk => tb_cnt[4].CLK
iclk => tb_cnt[3].CLK
iclk => tb_cnt[2].CLK
iclk => tb_cnt[1].CLK
iclk => tb_cnt[0].CLK
iclk => tb_width[13].CLK
iclk => tb_width[12].CLK
iclk => tb_width[11].CLK
iclk => tb_width[10].CLK
iclk => tb_width[9].CLK
iclk => tb_width[8].CLK
iclk => tb_width[7].CLK
iclk => tb_width[6].CLK
iclk => tb_width[5].CLK
iclk => tb_width[4].CLK
iclk => tb_width[3].CLK
iclk => tb_width[2].CLK
iclk => tb_width[1].CLK
iclk => tb_width[0].CLK
iclk => pass[3].CLK
iclk => pass[2].CLK
iclk => pass[1].CLK
iclk => pass[0].CLK
iclk => DB_LEN[0][13].CLK
iclk => DB_LEN[0][12].CLK
iclk => DB_LEN[0][11].CLK
iclk => DB_LEN[0][10].CLK
iclk => DB_LEN[0][9].CLK
iclk => DB_LEN[0][8].CLK
iclk => DB_LEN[0][7].CLK
iclk => DB_LEN[0][6].CLK
iclk => DB_LEN[0][5].CLK
iclk => DB_LEN[0][4].CLK
iclk => DB_LEN[0][3].CLK
iclk => DB_LEN[0][2].CLK
iclk => DB_LEN[0][1].CLK
iclk => DB_LEN[0][0].CLK
iclk => DB_LEN[1][13].CLK
iclk => DB_LEN[1][12].CLK
iclk => DB_LEN[1][11].CLK
iclk => DB_LEN[1][10].CLK
iclk => DB_LEN[1][9].CLK
iclk => DB_LEN[1][8].CLK
iclk => DB_LEN[1][7].CLK
iclk => DB_LEN[1][6].CLK
iclk => DB_LEN[1][5].CLK
iclk => DB_LEN[1][4].CLK
iclk => DB_LEN[1][3].CLK
iclk => DB_LEN[1][2].CLK
iclk => DB_LEN[1][1].CLK
iclk => DB_LEN[1][0].CLK
iclk => DB_LEN[2][13].CLK
iclk => DB_LEN[2][12].CLK
iclk => DB_LEN[2][11].CLK
iclk => DB_LEN[2][10].CLK
iclk => DB_LEN[2][9].CLK
iclk => DB_LEN[2][8].CLK
iclk => DB_LEN[2][7].CLK
iclk => DB_LEN[2][6].CLK
iclk => DB_LEN[2][5].CLK
iclk => DB_LEN[2][4].CLK
iclk => DB_LEN[2][3].CLK
iclk => DB_LEN[2][2].CLK
iclk => DB_LEN[2][1].CLK
iclk => DB_LEN[2][0].CLK
iclk => DB_LEN[3][13].CLK
iclk => DB_LEN[3][12].CLK
iclk => DB_LEN[3][11].CLK
iclk => DB_LEN[3][10].CLK
iclk => DB_LEN[3][9].CLK
iclk => DB_LEN[3][8].CLK
iclk => DB_LEN[3][7].CLK
iclk => DB_LEN[3][6].CLK
iclk => DB_LEN[3][5].CLK
iclk => DB_LEN[3][4].CLK
iclk => DB_LEN[3][3].CLK
iclk => DB_LEN[3][2].CLK
iclk => DB_LEN[3][1].CLK
iclk => DB_LEN[3][0].CLK
iclk => rdata[15].CLK
iclk => rdata[14].CLK
iclk => rdata[13].CLK
iclk => rdata[12].CLK
iclk => rdata[11].CLK
iclk => rdata[10].CLK
iclk => rdata[9].CLK
iclk => rdata[8].CLK
iclk => rdata[7].CLK
iclk => rdata[6].CLK
iclk => rdata[5].CLK
iclk => rdata[4].CLK
iclk => rdata[3].CLK
iclk => rdata[2].CLK
iclk => rdata[1].CLK
iclk => rdata[0].CLK
iclk => rcv_flag.CLK
iclk => idata[15].CLK
iclk => idata[14].CLK
iclk => idata[13].CLK
iclk => idata[12].CLK
iclk => idata[11].CLK
iclk => idata[10].CLK
iclk => idata[9].CLK
iclk => idata[8].CLK
iclk => idata[7].CLK
iclk => idata[6].CLK
iclk => idata[5].CLK
iclk => idata[4].CLK
iclk => idata[3].CLK
iclk => idata[2].CLK
iclk => idata[1].CLK
iclk => idata[0].CLK
iclk => irdy.CLK
iclk => data_cnt[3].CLK
iclk => data_cnt[2].CLK
iclk => data_cnt[1].CLK
iclk => data_cnt[0].CLK
iclk => resync.CLK
xrst => ~NO_FANOUT~
xclk => DIFF_CLK.xd1[15].CLK
xclk => DIFF_CLK.xd1[14].CLK
xclk => DIFF_CLK.xd1[13].CLK
xclk => DIFF_CLK.xd1[12].CLK
xclk => DIFF_CLK.xd1[11].CLK
xclk => DIFF_CLK.xd1[10].CLK
xclk => DIFF_CLK.xd1[9].CLK
xclk => DIFF_CLK.xd1[8].CLK
xclk => DIFF_CLK.xd1[7].CLK
xclk => DIFF_CLK.xd1[6].CLK
xclk => DIFF_CLK.xd1[5].CLK
xclk => DIFF_CLK.xd1[4].CLK
xclk => DIFF_CLK.xd1[3].CLK
xclk => DIFF_CLK.xd1[2].CLK
xclk => DIFF_CLK.xd1[1].CLK
xclk => DIFF_CLK.xd1[0].CLK
xclk => DIFF_CLK.xd0[15].CLK
xclk => DIFF_CLK.xd0[14].CLK
xclk => DIFF_CLK.xd0[13].CLK
xclk => DIFF_CLK.xd0[12].CLK
xclk => DIFF_CLK.xd0[11].CLK
xclk => DIFF_CLK.xd0[10].CLK
xclk => DIFF_CLK.xd0[9].CLK
xclk => DIFF_CLK.xd0[8].CLK
xclk => DIFF_CLK.xd0[7].CLK
xclk => DIFF_CLK.xd0[6].CLK
xclk => DIFF_CLK.xd0[5].CLK
xclk => DIFF_CLK.xd0[4].CLK
xclk => DIFF_CLK.xd0[3].CLK
xclk => DIFF_CLK.xd0[2].CLK
xclk => DIFF_CLK.xd0[1].CLK
xclk => DIFF_CLK.xd0[0].CLK
xclk => DIFF_CLK.xr2.CLK
xclk => DIFF_CLK.xr1.CLK
xclk => DIFF_CLK.xr0.CLK
xrcv_data[0] <= DIFF_CLK.xd1[0].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[1] <= DIFF_CLK.xd1[1].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[2] <= DIFF_CLK.xd1[2].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[3] <= DIFF_CLK.xd1[3].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[4] <= DIFF_CLK.xd1[4].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[5] <= DIFF_CLK.xd1[5].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[6] <= DIFF_CLK.xd1[6].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[7] <= DIFF_CLK.xd1[7].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[8] <= DIFF_CLK.xd1[8].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[9] <= DIFF_CLK.xd1[9].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[10] <= DIFF_CLK.xd1[10].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[11] <= DIFF_CLK.xd1[11].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[12] <= DIFF_CLK.xd1[12].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[13] <= DIFF_CLK.xd1[13].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[14] <= DIFF_CLK.xd1[14].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[15] <= DIFF_CLK.xd1[15].DB_MAX_OUTPUT_PORT_TYPE
xrcv_rdy <= DIFF_CLK.xr2.DB_MAX_OUTPUT_PORT_TYPE
xrcv_ack => DIFF_CLK.ia0.DATAIN
din => d0~0.DATAA


|Ozy_Janus|I2S_rcv:J_MIC
xrst => shift_cnt~19.OUTPUTSELECT
xrst => shift_cnt~18.OUTPUTSELECT
xrst => shift_cnt~17.OUTPUTSELECT
xrst => shift_cnt~16.OUTPUTSELECT
xrst => shift_cnt~15.OUTPUTSELECT
xrst => b_clk_cnt~19.OUTPUTSELECT
xrst => b_clk_cnt~18.OUTPUTSELECT
xrst => b_clk_cnt~17.OUTPUTSELECT
xrst => b_clk_cnt~16.OUTPUTSELECT
xrst => b_clk_cnt~15.OUTPUTSELECT
xrst => b_clk_cnt~14.OUTPUTSELECT
xrst => b_clk_cnt~13.OUTPUTSELECT
xrst => b_clk_cnt~12.OUTPUTSELECT
xrst => b_clk_cnt~11.OUTPUTSELECT
xrst => b_clk_cnt~10.OUTPUTSELECT
xclk => b_clk_cnt[9].CLK
xclk => b_clk_cnt[8].CLK
xclk => b_clk_cnt[7].CLK
xclk => b_clk_cnt[6].CLK
xclk => b_clk_cnt[5].CLK
xclk => b_clk_cnt[4].CLK
xclk => b_clk_cnt[3].CLK
xclk => b_clk_cnt[2].CLK
xclk => b_clk_cnt[1].CLK
xclk => b_clk_cnt[0].CLK
xclk => temp_data[15].CLK
xclk => temp_data[14].CLK
xclk => temp_data[13].CLK
xclk => temp_data[12].CLK
xclk => temp_data[11].CLK
xclk => temp_data[10].CLK
xclk => temp_data[9].CLK
xclk => temp_data[8].CLK
xclk => temp_data[7].CLK
xclk => temp_data[6].CLK
xclk => temp_data[5].CLK
xclk => temp_data[4].CLK
xclk => temp_data[3].CLK
xclk => temp_data[2].CLK
xclk => temp_data[1].CLK
xclk => temp_data[0].CLK
xclk => d2.CLK
xclk => d1.CLK
xclk => d0.CLK
xclk => b_clk.CLK
xclk => bc1.CLK
xclk => bc0.CLK
xclk => xlrclk~reg0.CLK
xclk => lr1.CLK
xclk => lr0.CLK
xclk => shift_cnt[4].CLK
xclk => shift_cnt[3].CLK
xclk => shift_cnt[2].CLK
xclk => shift_cnt[1].CLK
xclk => shift_cnt[0].CLK
xclk => xData[31]~reg0.CLK
xclk => xData[30]~reg0.CLK
xclk => xData[29]~reg0.CLK
xclk => xData[28]~reg0.CLK
xclk => xData[27]~reg0.CLK
xclk => xData[26]~reg0.CLK
xclk => xData[25]~reg0.CLK
xclk => xData[24]~reg0.CLK
xclk => xData[23]~reg0.CLK
xclk => xData[22]~reg0.CLK
xclk => xData[21]~reg0.CLK
xclk => xData[20]~reg0.CLK
xclk => xData[19]~reg0.CLK
xclk => xData[18]~reg0.CLK
xclk => xData[17]~reg0.CLK
xclk => xData[16]~reg0.CLK
xclk => xData[15]~reg0.CLK
xclk => xData[14]~reg0.CLK
xclk => xData[13]~reg0.CLK
xclk => xData[12]~reg0.CLK
xclk => xData[11]~reg0.CLK
xclk => xData[10]~reg0.CLK
xclk => xData[9]~reg0.CLK
xclk => xData[8]~reg0.CLK
xclk => xData[7]~reg0.CLK
xclk => xData[6]~reg0.CLK
xclk => xData[5]~reg0.CLK
xclk => xData[4]~reg0.CLK
xclk => xData[3]~reg0.CLK
xclk => xData[2]~reg0.CLK
xclk => xData[1]~reg0.CLK
xclk => xData[0]~reg0.CLK
xclk => xData_rdy~reg0.CLK
xlrclk <= xlrclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
xBrise <= xBrise~0.DB_MAX_OUTPUT_PORT_TYPE
xBfall <= xBfall~0.DB_MAX_OUTPUT_PORT_TYPE
xLRrise <= xLRrise~0.DB_MAX_OUTPUT_PORT_TYPE
xLRfall <= xLRfall~0.DB_MAX_OUTPUT_PORT_TYPE
xData[0] <= xData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[1] <= xData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[2] <= xData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[3] <= xData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[4] <= xData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[5] <= xData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[6] <= xData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[7] <= xData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[8] <= xData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[9] <= xData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[10] <= xData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[11] <= xData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[12] <= xData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[13] <= xData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[14] <= xData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[15] <= xData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[16] <= xData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[17] <= xData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[18] <= xData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[19] <= xData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[20] <= xData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[21] <= xData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[22] <= xData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[23] <= xData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[24] <= xData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[25] <= xData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[26] <= xData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[27] <= xData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[28] <= xData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[29] <= xData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[30] <= xData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[31] <= xData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData_rdy <= xData_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCLK => bc0.DATAIN
LRCLK => lr0.DATAIN
din => d0.DATAIN


|Ozy_Janus|NWire_rcv:M_IQ
irst => resync~0.OUTPUTSELECT
irst => data_cnt~17.OUTPUTSELECT
irst => data_cnt~16.OUTPUTSELECT
irst => data_cnt~15.OUTPUTSELECT
irst => data_cnt~14.OUTPUTSELECT
irst => data_cnt~13.OUTPUTSELECT
irst => data_cnt~12.OUTPUTSELECT
irst => irdy~2.OUTPUTSELECT
irst => rdata~95.OUTPUTSELECT
irst => rdata~94.OUTPUTSELECT
irst => rdata~93.OUTPUTSELECT
irst => rdata~92.OUTPUTSELECT
irst => rdata~91.OUTPUTSELECT
irst => rdata~90.OUTPUTSELECT
irst => rdata~89.OUTPUTSELECT
irst => rdata~88.OUTPUTSELECT
irst => rdata~87.OUTPUTSELECT
irst => rdata~86.OUTPUTSELECT
irst => rdata~85.OUTPUTSELECT
irst => rdata~84.OUTPUTSELECT
irst => rdata~83.OUTPUTSELECT
irst => rdata~82.OUTPUTSELECT
irst => rdata~81.OUTPUTSELECT
irst => rdata~80.OUTPUTSELECT
irst => rdata~79.OUTPUTSELECT
irst => rdata~78.OUTPUTSELECT
irst => rdata~77.OUTPUTSELECT
irst => rdata~76.OUTPUTSELECT
irst => rdata~75.OUTPUTSELECT
irst => rdata~74.OUTPUTSELECT
irst => rdata~73.OUTPUTSELECT
irst => rdata~72.OUTPUTSELECT
irst => rdata~71.OUTPUTSELECT
irst => rdata~70.OUTPUTSELECT
irst => rdata~69.OUTPUTSELECT
irst => rdata~68.OUTPUTSELECT
irst => rdata~67.OUTPUTSELECT
irst => rdata~66.OUTPUTSELECT
irst => rdata~65.OUTPUTSELECT
irst => rdata~64.OUTPUTSELECT
irst => rdata~63.OUTPUTSELECT
irst => rdata~62.OUTPUTSELECT
irst => rdata~61.OUTPUTSELECT
irst => rdata~60.OUTPUTSELECT
irst => rdata~59.OUTPUTSELECT
irst => rdata~58.OUTPUTSELECT
irst => rdata~57.OUTPUTSELECT
irst => rdata~56.OUTPUTSELECT
irst => rdata~55.OUTPUTSELECT
irst => rdata~54.OUTPUTSELECT
irst => rdata~53.OUTPUTSELECT
irst => rdata~52.OUTPUTSELECT
irst => rdata~51.OUTPUTSELECT
irst => rdata~50.OUTPUTSELECT
irst => rdata~49.OUTPUTSELECT
irst => rdata~48.OUTPUTSELECT
irst => TB_state~5.OUTPUTSELECT
irst => TB_state~4.OUTPUTSELECT
irst => TB_state~3.OUTPUTSELECT
irst => TB_state~2.OUTPUTSELECT
irst => TB_state~1.OUTPUTSELECT
irst => TB_state~0.OUTPUTSELECT
irst => DB_LEN~111.OUTPUTSELECT
irst => DB_LEN~110.OUTPUTSELECT
irst => DB_LEN~109.OUTPUTSELECT
irst => DB_LEN~108.OUTPUTSELECT
irst => DB_LEN~107.OUTPUTSELECT
irst => DB_LEN~106.OUTPUTSELECT
irst => DB_LEN~105.OUTPUTSELECT
irst => DB_LEN~104.OUTPUTSELECT
irst => DB_LEN~103.OUTPUTSELECT
irst => DB_LEN~102.OUTPUTSELECT
irst => DB_LEN~101.OUTPUTSELECT
irst => DB_LEN~100.OUTPUTSELECT
irst => DB_LEN~99.OUTPUTSELECT
irst => DB_LEN~98.OUTPUTSELECT
irst => DB_LEN~97.OUTPUTSELECT
irst => DB_LEN~96.OUTPUTSELECT
irst => DB_LEN~95.OUTPUTSELECT
irst => DB_LEN~94.OUTPUTSELECT
irst => DB_LEN~93.OUTPUTSELECT
irst => DB_LEN~92.OUTPUTSELECT
irst => DB_LEN~91.OUTPUTSELECT
irst => DB_LEN~90.OUTPUTSELECT
irst => DB_LEN~89.OUTPUTSELECT
irst => DB_LEN~88.OUTPUTSELECT
irst => DB_LEN~87.OUTPUTSELECT
irst => DB_LEN~86.OUTPUTSELECT
irst => DB_LEN~85.OUTPUTSELECT
irst => DB_LEN~84.OUTPUTSELECT
irst => DB_LEN~83.OUTPUTSELECT
irst => DB_LEN~82.OUTPUTSELECT
irst => DB_LEN~81.OUTPUTSELECT
irst => DB_LEN~80.OUTPUTSELECT
irst => DB_LEN~79.OUTPUTSELECT
irst => DB_LEN~78.OUTPUTSELECT
irst => DB_LEN~77.OUTPUTSELECT
irst => DB_LEN~76.OUTPUTSELECT
irst => DB_LEN~75.OUTPUTSELECT
irst => DB_LEN~74.OUTPUTSELECT
irst => DB_LEN~73.OUTPUTSELECT
irst => DB_LEN~72.OUTPUTSELECT
irst => DB_LEN~71.OUTPUTSELECT
irst => DB_LEN~70.OUTPUTSELECT
irst => DB_LEN~69.OUTPUTSELECT
irst => DB_LEN~68.OUTPUTSELECT
irst => DB_LEN~67.OUTPUTSELECT
irst => DB_LEN~66.OUTPUTSELECT
irst => DB_LEN~65.OUTPUTSELECT
irst => DB_LEN~64.OUTPUTSELECT
irst => DB_LEN~63.OUTPUTSELECT
irst => DB_LEN~62.OUTPUTSELECT
irst => DB_LEN~61.OUTPUTSELECT
irst => DB_LEN~60.OUTPUTSELECT
irst => DB_LEN~59.OUTPUTSELECT
irst => DB_LEN~58.OUTPUTSELECT
irst => DB_LEN~57.OUTPUTSELECT
irst => DB_LEN~56.OUTPUTSELECT
irst => pass~7.OUTPUTSELECT
irst => pass~5.OUTPUTSELECT
irst => pass~3.OUTPUTSELECT
irst => pass~1.OUTPUTSELECT
irst => tb_width~27.OUTPUTSELECT
irst => tb_width~26.OUTPUTSELECT
irst => tb_width~25.OUTPUTSELECT
irst => tb_width~24.OUTPUTSELECT
irst => tb_width~23.OUTPUTSELECT
irst => tb_width~22.OUTPUTSELECT
irst => tb_width~21.OUTPUTSELECT
irst => tb_width~20.OUTPUTSELECT
irst => tb_width~19.OUTPUTSELECT
irst => tb_width~18.OUTPUTSELECT
irst => tb_width~17.OUTPUTSELECT
irst => tb_width~16.OUTPUTSELECT
irst => tb_width~15.OUTPUTSELECT
irst => tb_width~14.OUTPUTSELECT
irst => tb_cnt~27.OUTPUTSELECT
irst => tb_cnt~26.OUTPUTSELECT
irst => tb_cnt~25.OUTPUTSELECT
irst => tb_cnt~24.OUTPUTSELECT
irst => tb_cnt~23.OUTPUTSELECT
irst => tb_cnt~22.OUTPUTSELECT
irst => tb_cnt~21.OUTPUTSELECT
irst => tb_cnt~20.OUTPUTSELECT
irst => tb_cnt~19.OUTPUTSELECT
irst => tb_cnt~18.OUTPUTSELECT
irst => tb_cnt~17.OUTPUTSELECT
irst => tb_cnt~16.OUTPUTSELECT
irst => tb_cnt~15.OUTPUTSELECT
irst => tb_cnt~14.OUTPUTSELECT
irst => DBrise~1.OUTPUTSELECT
irst => d0~0.OUTPUTSELECT
irst => d1~0.OUTPUTSELECT
irst => d2~0.OUTPUTSELECT
irst => d3~0.OUTPUTSELECT
irst => DBrise_cnt~17.OUTPUTSELECT
irst => DBrise_cnt~16.OUTPUTSELECT
irst => DBrise_cnt~15.OUTPUTSELECT
irst => DBrise_cnt~14.OUTPUTSELECT
irst => DBrise_cnt~13.OUTPUTSELECT
irst => DBrise_cnt~12.OUTPUTSELECT
iclk => DIFF_CLK.ia1.CLK
iclk => DIFF_CLK.ia0.CLK
iclk => DBrise_cnt[5].CLK
iclk => DBrise_cnt[4].CLK
iclk => DBrise_cnt[3].CLK
iclk => DBrise_cnt[2].CLK
iclk => DBrise_cnt[1].CLK
iclk => DBrise_cnt[0].CLK
iclk => d3.CLK
iclk => d2.CLK
iclk => d1.CLK
iclk => d0.CLK
iclk => DBrise.CLK
iclk => tb_cnt[13].CLK
iclk => tb_cnt[12].CLK
iclk => tb_cnt[11].CLK
iclk => tb_cnt[10].CLK
iclk => tb_cnt[9].CLK
iclk => tb_cnt[8].CLK
iclk => tb_cnt[7].CLK
iclk => tb_cnt[6].CLK
iclk => tb_cnt[5].CLK
iclk => tb_cnt[4].CLK
iclk => tb_cnt[3].CLK
iclk => tb_cnt[2].CLK
iclk => tb_cnt[1].CLK
iclk => tb_cnt[0].CLK
iclk => tb_width[13].CLK
iclk => tb_width[12].CLK
iclk => tb_width[11].CLK
iclk => tb_width[10].CLK
iclk => tb_width[9].CLK
iclk => tb_width[8].CLK
iclk => tb_width[7].CLK
iclk => tb_width[6].CLK
iclk => tb_width[5].CLK
iclk => tb_width[4].CLK
iclk => tb_width[3].CLK
iclk => tb_width[2].CLK
iclk => tb_width[1].CLK
iclk => tb_width[0].CLK
iclk => pass[3].CLK
iclk => pass[2].CLK
iclk => pass[1].CLK
iclk => pass[0].CLK
iclk => DB_LEN[0][13].CLK
iclk => DB_LEN[0][12].CLK
iclk => DB_LEN[0][11].CLK
iclk => DB_LEN[0][10].CLK
iclk => DB_LEN[0][9].CLK
iclk => DB_LEN[0][8].CLK
iclk => DB_LEN[0][7].CLK
iclk => DB_LEN[0][6].CLK
iclk => DB_LEN[0][5].CLK
iclk => DB_LEN[0][4].CLK
iclk => DB_LEN[0][3].CLK
iclk => DB_LEN[0][2].CLK
iclk => DB_LEN[0][1].CLK
iclk => DB_LEN[0][0].CLK
iclk => DB_LEN[1][13].CLK
iclk => DB_LEN[1][12].CLK
iclk => DB_LEN[1][11].CLK
iclk => DB_LEN[1][10].CLK
iclk => DB_LEN[1][9].CLK
iclk => DB_LEN[1][8].CLK
iclk => DB_LEN[1][7].CLK
iclk => DB_LEN[1][6].CLK
iclk => DB_LEN[1][5].CLK
iclk => DB_LEN[1][4].CLK
iclk => DB_LEN[1][3].CLK
iclk => DB_LEN[1][2].CLK
iclk => DB_LEN[1][1].CLK
iclk => DB_LEN[1][0].CLK
iclk => DB_LEN[2][13].CLK
iclk => DB_LEN[2][12].CLK
iclk => DB_LEN[2][11].CLK
iclk => DB_LEN[2][10].CLK
iclk => DB_LEN[2][9].CLK
iclk => DB_LEN[2][8].CLK
iclk => DB_LEN[2][7].CLK
iclk => DB_LEN[2][6].CLK
iclk => DB_LEN[2][5].CLK
iclk => DB_LEN[2][4].CLK
iclk => DB_LEN[2][3].CLK
iclk => DB_LEN[2][2].CLK
iclk => DB_LEN[2][1].CLK
iclk => DB_LEN[2][0].CLK
iclk => DB_LEN[3][13].CLK
iclk => DB_LEN[3][12].CLK
iclk => DB_LEN[3][11].CLK
iclk => DB_LEN[3][10].CLK
iclk => DB_LEN[3][9].CLK
iclk => DB_LEN[3][8].CLK
iclk => DB_LEN[3][7].CLK
iclk => DB_LEN[3][6].CLK
iclk => DB_LEN[3][5].CLK
iclk => DB_LEN[3][4].CLK
iclk => DB_LEN[3][3].CLK
iclk => DB_LEN[3][2].CLK
iclk => DB_LEN[3][1].CLK
iclk => DB_LEN[3][0].CLK
iclk => rdata[47].CLK
iclk => rdata[46].CLK
iclk => rdata[45].CLK
iclk => rdata[44].CLK
iclk => rdata[43].CLK
iclk => rdata[42].CLK
iclk => rdata[41].CLK
iclk => rdata[40].CLK
iclk => rdata[39].CLK
iclk => rdata[38].CLK
iclk => rdata[37].CLK
iclk => rdata[36].CLK
iclk => rdata[35].CLK
iclk => rdata[34].CLK
iclk => rdata[33].CLK
iclk => rdata[32].CLK
iclk => rdata[31].CLK
iclk => rdata[30].CLK
iclk => rdata[29].CLK
iclk => rdata[28].CLK
iclk => rdata[27].CLK
iclk => rdata[26].CLK
iclk => rdata[25].CLK
iclk => rdata[24].CLK
iclk => rdata[23].CLK
iclk => rdata[22].CLK
iclk => rdata[21].CLK
iclk => rdata[20].CLK
iclk => rdata[19].CLK
iclk => rdata[18].CLK
iclk => rdata[17].CLK
iclk => rdata[16].CLK
iclk => rdata[15].CLK
iclk => rdata[14].CLK
iclk => rdata[13].CLK
iclk => rdata[12].CLK
iclk => rdata[11].CLK
iclk => rdata[10].CLK
iclk => rdata[9].CLK
iclk => rdata[8].CLK
iclk => rdata[7].CLK
iclk => rdata[6].CLK
iclk => rdata[5].CLK
iclk => rdata[4].CLK
iclk => rdata[3].CLK
iclk => rdata[2].CLK
iclk => rdata[1].CLK
iclk => rdata[0].CLK
iclk => rcv_flag.CLK
iclk => idata[47].CLK
iclk => idata[46].CLK
iclk => idata[45].CLK
iclk => idata[44].CLK
iclk => idata[43].CLK
iclk => idata[42].CLK
iclk => idata[41].CLK
iclk => idata[40].CLK
iclk => idata[39].CLK
iclk => idata[38].CLK
iclk => idata[37].CLK
iclk => idata[36].CLK
iclk => idata[35].CLK
iclk => idata[34].CLK
iclk => idata[33].CLK
iclk => idata[32].CLK
iclk => idata[31].CLK
iclk => idata[30].CLK
iclk => idata[29].CLK
iclk => idata[28].CLK
iclk => idata[27].CLK
iclk => idata[26].CLK
iclk => idata[25].CLK
iclk => idata[24].CLK
iclk => idata[23].CLK
iclk => idata[22].CLK
iclk => idata[21].CLK
iclk => idata[20].CLK
iclk => idata[19].CLK
iclk => idata[18].CLK
iclk => idata[17].CLK
iclk => idata[16].CLK
iclk => idata[15].CLK
iclk => idata[14].CLK
iclk => idata[13].CLK
iclk => idata[12].CLK
iclk => idata[11].CLK
iclk => idata[10].CLK
iclk => idata[9].CLK
iclk => idata[8].CLK
iclk => idata[7].CLK
iclk => idata[6].CLK
iclk => idata[5].CLK
iclk => idata[4].CLK
iclk => idata[3].CLK
iclk => idata[2].CLK
iclk => idata[1].CLK
iclk => idata[0].CLK
iclk => irdy.CLK
iclk => data_cnt[5].CLK
iclk => data_cnt[4].CLK
iclk => data_cnt[3].CLK
iclk => data_cnt[2].CLK
iclk => data_cnt[1].CLK
iclk => data_cnt[0].CLK
iclk => resync.CLK
xrst => ~NO_FANOUT~
xclk => DIFF_CLK.xd1[47].CLK
xclk => DIFF_CLK.xd1[46].CLK
xclk => DIFF_CLK.xd1[45].CLK
xclk => DIFF_CLK.xd1[44].CLK
xclk => DIFF_CLK.xd1[43].CLK
xclk => DIFF_CLK.xd1[42].CLK
xclk => DIFF_CLK.xd1[41].CLK
xclk => DIFF_CLK.xd1[40].CLK
xclk => DIFF_CLK.xd1[39].CLK
xclk => DIFF_CLK.xd1[38].CLK
xclk => DIFF_CLK.xd1[37].CLK
xclk => DIFF_CLK.xd1[36].CLK
xclk => DIFF_CLK.xd1[35].CLK
xclk => DIFF_CLK.xd1[34].CLK
xclk => DIFF_CLK.xd1[33].CLK
xclk => DIFF_CLK.xd1[32].CLK
xclk => DIFF_CLK.xd1[31].CLK
xclk => DIFF_CLK.xd1[30].CLK
xclk => DIFF_CLK.xd1[29].CLK
xclk => DIFF_CLK.xd1[28].CLK
xclk => DIFF_CLK.xd1[27].CLK
xclk => DIFF_CLK.xd1[26].CLK
xclk => DIFF_CLK.xd1[25].CLK
xclk => DIFF_CLK.xd1[24].CLK
xclk => DIFF_CLK.xd1[23].CLK
xclk => DIFF_CLK.xd1[22].CLK
xclk => DIFF_CLK.xd1[21].CLK
xclk => DIFF_CLK.xd1[20].CLK
xclk => DIFF_CLK.xd1[19].CLK
xclk => DIFF_CLK.xd1[18].CLK
xclk => DIFF_CLK.xd1[17].CLK
xclk => DIFF_CLK.xd1[16].CLK
xclk => DIFF_CLK.xd1[15].CLK
xclk => DIFF_CLK.xd1[14].CLK
xclk => DIFF_CLK.xd1[13].CLK
xclk => DIFF_CLK.xd1[12].CLK
xclk => DIFF_CLK.xd1[11].CLK
xclk => DIFF_CLK.xd1[10].CLK
xclk => DIFF_CLK.xd1[9].CLK
xclk => DIFF_CLK.xd1[8].CLK
xclk => DIFF_CLK.xd1[7].CLK
xclk => DIFF_CLK.xd1[6].CLK
xclk => DIFF_CLK.xd1[5].CLK
xclk => DIFF_CLK.xd1[4].CLK
xclk => DIFF_CLK.xd1[3].CLK
xclk => DIFF_CLK.xd1[2].CLK
xclk => DIFF_CLK.xd1[1].CLK
xclk => DIFF_CLK.xd1[0].CLK
xclk => DIFF_CLK.xd0[47].CLK
xclk => DIFF_CLK.xd0[46].CLK
xclk => DIFF_CLK.xd0[45].CLK
xclk => DIFF_CLK.xd0[44].CLK
xclk => DIFF_CLK.xd0[43].CLK
xclk => DIFF_CLK.xd0[42].CLK
xclk => DIFF_CLK.xd0[41].CLK
xclk => DIFF_CLK.xd0[40].CLK
xclk => DIFF_CLK.xd0[39].CLK
xclk => DIFF_CLK.xd0[38].CLK
xclk => DIFF_CLK.xd0[37].CLK
xclk => DIFF_CLK.xd0[36].CLK
xclk => DIFF_CLK.xd0[35].CLK
xclk => DIFF_CLK.xd0[34].CLK
xclk => DIFF_CLK.xd0[33].CLK
xclk => DIFF_CLK.xd0[32].CLK
xclk => DIFF_CLK.xd0[31].CLK
xclk => DIFF_CLK.xd0[30].CLK
xclk => DIFF_CLK.xd0[29].CLK
xclk => DIFF_CLK.xd0[28].CLK
xclk => DIFF_CLK.xd0[27].CLK
xclk => DIFF_CLK.xd0[26].CLK
xclk => DIFF_CLK.xd0[25].CLK
xclk => DIFF_CLK.xd0[24].CLK
xclk => DIFF_CLK.xd0[23].CLK
xclk => DIFF_CLK.xd0[22].CLK
xclk => DIFF_CLK.xd0[21].CLK
xclk => DIFF_CLK.xd0[20].CLK
xclk => DIFF_CLK.xd0[19].CLK
xclk => DIFF_CLK.xd0[18].CLK
xclk => DIFF_CLK.xd0[17].CLK
xclk => DIFF_CLK.xd0[16].CLK
xclk => DIFF_CLK.xd0[15].CLK
xclk => DIFF_CLK.xd0[14].CLK
xclk => DIFF_CLK.xd0[13].CLK
xclk => DIFF_CLK.xd0[12].CLK
xclk => DIFF_CLK.xd0[11].CLK
xclk => DIFF_CLK.xd0[10].CLK
xclk => DIFF_CLK.xd0[9].CLK
xclk => DIFF_CLK.xd0[8].CLK
xclk => DIFF_CLK.xd0[7].CLK
xclk => DIFF_CLK.xd0[6].CLK
xclk => DIFF_CLK.xd0[5].CLK
xclk => DIFF_CLK.xd0[4].CLK
xclk => DIFF_CLK.xd0[3].CLK
xclk => DIFF_CLK.xd0[2].CLK
xclk => DIFF_CLK.xd0[1].CLK
xclk => DIFF_CLK.xd0[0].CLK
xclk => DIFF_CLK.xr2.CLK
xclk => DIFF_CLK.xr1.CLK
xclk => DIFF_CLK.xr0.CLK
xrcv_data[0] <= DIFF_CLK.xd1[0].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[1] <= DIFF_CLK.xd1[1].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[2] <= DIFF_CLK.xd1[2].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[3] <= DIFF_CLK.xd1[3].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[4] <= DIFF_CLK.xd1[4].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[5] <= DIFF_CLK.xd1[5].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[6] <= DIFF_CLK.xd1[6].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[7] <= DIFF_CLK.xd1[7].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[8] <= DIFF_CLK.xd1[8].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[9] <= DIFF_CLK.xd1[9].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[10] <= DIFF_CLK.xd1[10].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[11] <= DIFF_CLK.xd1[11].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[12] <= DIFF_CLK.xd1[12].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[13] <= DIFF_CLK.xd1[13].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[14] <= DIFF_CLK.xd1[14].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[15] <= DIFF_CLK.xd1[15].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[16] <= DIFF_CLK.xd1[16].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[17] <= DIFF_CLK.xd1[17].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[18] <= DIFF_CLK.xd1[18].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[19] <= DIFF_CLK.xd1[19].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[20] <= DIFF_CLK.xd1[20].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[21] <= DIFF_CLK.xd1[21].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[22] <= DIFF_CLK.xd1[22].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[23] <= DIFF_CLK.xd1[23].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[24] <= DIFF_CLK.xd1[24].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[25] <= DIFF_CLK.xd1[25].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[26] <= DIFF_CLK.xd1[26].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[27] <= DIFF_CLK.xd1[27].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[28] <= DIFF_CLK.xd1[28].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[29] <= DIFF_CLK.xd1[29].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[30] <= DIFF_CLK.xd1[30].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[31] <= DIFF_CLK.xd1[31].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[32] <= DIFF_CLK.xd1[32].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[33] <= DIFF_CLK.xd1[33].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[34] <= DIFF_CLK.xd1[34].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[35] <= DIFF_CLK.xd1[35].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[36] <= DIFF_CLK.xd1[36].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[37] <= DIFF_CLK.xd1[37].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[38] <= DIFF_CLK.xd1[38].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[39] <= DIFF_CLK.xd1[39].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[40] <= DIFF_CLK.xd1[40].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[41] <= DIFF_CLK.xd1[41].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[42] <= DIFF_CLK.xd1[42].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[43] <= DIFF_CLK.xd1[43].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[44] <= DIFF_CLK.xd1[44].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[45] <= DIFF_CLK.xd1[45].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[46] <= DIFF_CLK.xd1[46].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[47] <= DIFF_CLK.xd1[47].DB_MAX_OUTPUT_PORT_TYPE
xrcv_rdy <= DIFF_CLK.xr2.DB_MAX_OUTPUT_PORT_TYPE
xrcv_ack => DIFF_CLK.ia0.DATAIN
din => d0~0.DATAA


|Ozy_Janus|I2S_rcv:J_IQ
xrst => shift_cnt~19.OUTPUTSELECT
xrst => shift_cnt~18.OUTPUTSELECT
xrst => shift_cnt~17.OUTPUTSELECT
xrst => shift_cnt~16.OUTPUTSELECT
xrst => shift_cnt~15.OUTPUTSELECT
xrst => b_clk_cnt~19.OUTPUTSELECT
xrst => b_clk_cnt~18.OUTPUTSELECT
xrst => b_clk_cnt~17.OUTPUTSELECT
xrst => b_clk_cnt~16.OUTPUTSELECT
xrst => b_clk_cnt~15.OUTPUTSELECT
xrst => b_clk_cnt~14.OUTPUTSELECT
xrst => b_clk_cnt~13.OUTPUTSELECT
xrst => b_clk_cnt~12.OUTPUTSELECT
xrst => b_clk_cnt~11.OUTPUTSELECT
xrst => b_clk_cnt~10.OUTPUTSELECT
xclk => b_clk_cnt[9].CLK
xclk => b_clk_cnt[8].CLK
xclk => b_clk_cnt[7].CLK
xclk => b_clk_cnt[6].CLK
xclk => b_clk_cnt[5].CLK
xclk => b_clk_cnt[4].CLK
xclk => b_clk_cnt[3].CLK
xclk => b_clk_cnt[2].CLK
xclk => b_clk_cnt[1].CLK
xclk => b_clk_cnt[0].CLK
xclk => temp_data[23].CLK
xclk => temp_data[22].CLK
xclk => temp_data[21].CLK
xclk => temp_data[20].CLK
xclk => temp_data[19].CLK
xclk => temp_data[18].CLK
xclk => temp_data[17].CLK
xclk => temp_data[16].CLK
xclk => temp_data[15].CLK
xclk => temp_data[14].CLK
xclk => temp_data[13].CLK
xclk => temp_data[12].CLK
xclk => temp_data[11].CLK
xclk => temp_data[10].CLK
xclk => temp_data[9].CLK
xclk => temp_data[8].CLK
xclk => temp_data[7].CLK
xclk => temp_data[6].CLK
xclk => temp_data[5].CLK
xclk => temp_data[4].CLK
xclk => temp_data[3].CLK
xclk => temp_data[2].CLK
xclk => temp_data[1].CLK
xclk => temp_data[0].CLK
xclk => d2.CLK
xclk => d1.CLK
xclk => d0.CLK
xclk => b_clk.CLK
xclk => bc1.CLK
xclk => bc0.CLK
xclk => xlrclk~reg0.CLK
xclk => lr1.CLK
xclk => lr0.CLK
xclk => shift_cnt[4].CLK
xclk => shift_cnt[3].CLK
xclk => shift_cnt[2].CLK
xclk => shift_cnt[1].CLK
xclk => shift_cnt[0].CLK
xclk => xData[47]~reg0.CLK
xclk => xData[46]~reg0.CLK
xclk => xData[45]~reg0.CLK
xclk => xData[44]~reg0.CLK
xclk => xData[43]~reg0.CLK
xclk => xData[42]~reg0.CLK
xclk => xData[41]~reg0.CLK
xclk => xData[40]~reg0.CLK
xclk => xData[39]~reg0.CLK
xclk => xData[38]~reg0.CLK
xclk => xData[37]~reg0.CLK
xclk => xData[36]~reg0.CLK
xclk => xData[35]~reg0.CLK
xclk => xData[34]~reg0.CLK
xclk => xData[33]~reg0.CLK
xclk => xData[32]~reg0.CLK
xclk => xData[31]~reg0.CLK
xclk => xData[30]~reg0.CLK
xclk => xData[29]~reg0.CLK
xclk => xData[28]~reg0.CLK
xclk => xData[27]~reg0.CLK
xclk => xData[26]~reg0.CLK
xclk => xData[25]~reg0.CLK
xclk => xData[24]~reg0.CLK
xclk => xData[23]~reg0.CLK
xclk => xData[22]~reg0.CLK
xclk => xData[21]~reg0.CLK
xclk => xData[20]~reg0.CLK
xclk => xData[19]~reg0.CLK
xclk => xData[18]~reg0.CLK
xclk => xData[17]~reg0.CLK
xclk => xData[16]~reg0.CLK
xclk => xData[15]~reg0.CLK
xclk => xData[14]~reg0.CLK
xclk => xData[13]~reg0.CLK
xclk => xData[12]~reg0.CLK
xclk => xData[11]~reg0.CLK
xclk => xData[10]~reg0.CLK
xclk => xData[9]~reg0.CLK
xclk => xData[8]~reg0.CLK
xclk => xData[7]~reg0.CLK
xclk => xData[6]~reg0.CLK
xclk => xData[5]~reg0.CLK
xclk => xData[4]~reg0.CLK
xclk => xData[3]~reg0.CLK
xclk => xData[2]~reg0.CLK
xclk => xData[1]~reg0.CLK
xclk => xData[0]~reg0.CLK
xclk => xData_rdy~reg0.CLK
xlrclk <= xlrclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
xBrise <= xBrise~0.DB_MAX_OUTPUT_PORT_TYPE
xBfall <= xBfall~0.DB_MAX_OUTPUT_PORT_TYPE
xLRrise <= xLRrise~0.DB_MAX_OUTPUT_PORT_TYPE
xLRfall <= xLRfall~0.DB_MAX_OUTPUT_PORT_TYPE
xData[0] <= xData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[1] <= xData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[2] <= xData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[3] <= xData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[4] <= xData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[5] <= xData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[6] <= xData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[7] <= xData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[8] <= xData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[9] <= xData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[10] <= xData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[11] <= xData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[12] <= xData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[13] <= xData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[14] <= xData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[15] <= xData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[16] <= xData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[17] <= xData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[18] <= xData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[19] <= xData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[20] <= xData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[21] <= xData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[22] <= xData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[23] <= xData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[24] <= xData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[25] <= xData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[26] <= xData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[27] <= xData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[28] <= xData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[29] <= xData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[30] <= xData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[31] <= xData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[32] <= xData[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[33] <= xData[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[34] <= xData[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[35] <= xData[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[36] <= xData[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[37] <= xData[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[38] <= xData[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[39] <= xData[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[40] <= xData[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[41] <= xData[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[42] <= xData[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[43] <= xData[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[44] <= xData[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[45] <= xData[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[46] <= xData[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData[47] <= xData[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xData_rdy <= xData_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCLK => bc0.DATAIN
LRCLK => lr0.DATAIN
din => d0.DATAIN


|Ozy_Janus|Tx_fifo_ctrl:TXFC
IF_reset => always1~0.IN1
IF_reset => AD_timer~17.OUTPUTSELECT
IF_reset => AD_timer~16.OUTPUTSELECT
IF_reset => AD_timer~15.OUTPUTSELECT
IF_reset => AD_timer~14.OUTPUTSELECT
IF_reset => AD_timer~13.OUTPUTSELECT
IF_reset => AD_timer~12.OUTPUTSELECT
IF_reset => tx_flag~1.OUTPUTSELECT
IF_reset => AD_state~11.OUTPUTSELECT
IF_reset => AD_state~10.OUTPUTSELECT
IF_reset => AD_state~9.OUTPUTSELECT
IF_reset => AD_state~8.OUTPUTSELECT
IF_reset => AD_state~7.OUTPUTSELECT
IF_reset => AD_state~6.OUTPUTSELECT
IF_reset => AD_state~5.OUTPUTSELECT
IF_reset => AD_state~4.OUTPUTSELECT
IF_reset => AD_state~3.OUTPUTSELECT
IF_reset => AD_state~2.OUTPUTSELECT
IF_reset => AD_state~1.OUTPUTSELECT
IF_reset => AD_state~0.OUTPUTSELECT
IF_clk => loop_counter[5].CLK
IF_clk => loop_counter[4].CLK
IF_clk => loop_counter[3].CLK
IF_clk => loop_counter[2].CLK
IF_clk => loop_counter[1].CLK
IF_clk => loop_counter[0].CLK
IF_clk => tx_flag.CLK
IF_clk => AD_timer[5].CLK
IF_clk => AD_timer[4].CLK
IF_clk => AD_timer[3].CLK
IF_clk => AD_timer[2].CLK
IF_clk => AD_timer[1].CLK
IF_clk => AD_timer[0].CLK
IF_clk => Tx_fifo_clr~reg0.CLK
Tx_fifo_wdata[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wdata[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_wreq <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_full => AD_state_next.AD_ERR.DATAB
Tx_fifo_full => AD_state_next.AD_SEND_SYNC2.DATAB
Tx_fifo_used[0] => ~NO_FANOUT~
Tx_fifo_used[1] => ~NO_FANOUT~
Tx_fifo_used[2] => ~NO_FANOUT~
Tx_fifo_used[3] => ~NO_FANOUT~
Tx_fifo_used[4] => ~NO_FANOUT~
Tx_fifo_used[5] => ~NO_FANOUT~
Tx_fifo_used[6] => ~NO_FANOUT~
Tx_fifo_used[7] => ~NO_FANOUT~
Tx_fifo_used[8] => ~NO_FANOUT~
Tx_fifo_used[9] => ~NO_FANOUT~
Tx_fifo_used[10] => ~NO_FANOUT~
Tx_fifo_used[11] => ~NO_FANOUT~
Tx_fifo_clr <= Tx_fifo_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_IQ_mic_rdy => Selector20.IN3
Tx_IQ_mic_rdy => AD_state_next.AD_SEND_MJ2.DATAB
Tx_IQ_mic_rdy => Selector16.IN4
Tx_IQ_mic_rdy => Selector19.IN2
Tx_IQ_mic_rdy => AD_state_next.AD_LOOP_CHK.DATAB
Tx_IQ_mic_ack <= Tx_IQ_mic_ack~0.DB_MAX_OUTPUT_PORT_TYPE
Tx_IQ_mic_data[0] => Selector15.IN10
Tx_IQ_mic_data[1] => Selector14.IN9
Tx_IQ_mic_data[2] => Selector13.IN9
Tx_IQ_mic_data[3] => Selector12.IN10
Tx_IQ_mic_data[4] => Selector11.IN10
Tx_IQ_mic_data[5] => Selector10.IN10
Tx_IQ_mic_data[6] => Selector9.IN10
Tx_IQ_mic_data[7] => Selector8.IN10
Tx_IQ_mic_data[8] => Selector7.IN10
Tx_IQ_mic_data[9] => Selector6.IN10
Tx_IQ_mic_data[10] => Selector5.IN10
Tx_IQ_mic_data[11] => Selector4.IN10
Tx_IQ_mic_data[12] => Selector3.IN10
Tx_IQ_mic_data[13] => Selector2.IN10
Tx_IQ_mic_data[14] => Selector1.IN10
Tx_IQ_mic_data[15] => Selector0.IN9
Tx_IQ_mic_data[16] => Selector15.IN9
Tx_IQ_mic_data[17] => Selector14.IN8
Tx_IQ_mic_data[18] => Selector13.IN8
Tx_IQ_mic_data[19] => Selector12.IN9
Tx_IQ_mic_data[20] => Selector11.IN9
Tx_IQ_mic_data[21] => Selector10.IN9
Tx_IQ_mic_data[22] => Selector9.IN9
Tx_IQ_mic_data[23] => Selector8.IN9
Tx_IQ_mic_data[24] => Selector7.IN9
Tx_IQ_mic_data[25] => Selector6.IN9
Tx_IQ_mic_data[26] => Selector5.IN9
Tx_IQ_mic_data[27] => Selector4.IN9
Tx_IQ_mic_data[28] => Selector3.IN9
Tx_IQ_mic_data[29] => Selector2.IN9
Tx_IQ_mic_data[30] => Selector1.IN9
Tx_IQ_mic_data[31] => Selector0.IN8
Tx_IQ_mic_data[32] => Selector15.IN8
Tx_IQ_mic_data[33] => Selector14.IN7
Tx_IQ_mic_data[34] => Selector13.IN7
Tx_IQ_mic_data[35] => Selector12.IN8
Tx_IQ_mic_data[36] => Selector11.IN8
Tx_IQ_mic_data[37] => Selector10.IN8
Tx_IQ_mic_data[38] => Selector9.IN8
Tx_IQ_mic_data[39] => Selector8.IN8
Tx_IQ_mic_data[40] => Selector7.IN8
Tx_IQ_mic_data[41] => Selector6.IN8
Tx_IQ_mic_data[42] => Selector5.IN8
Tx_IQ_mic_data[43] => Selector4.IN8
Tx_IQ_mic_data[44] => Selector3.IN8
Tx_IQ_mic_data[45] => Selector2.IN8
Tx_IQ_mic_data[46] => Selector1.IN8
Tx_IQ_mic_data[47] => Selector0.IN7
Tx_IQ_mic_data[48] => Selector15.IN7
Tx_IQ_mic_data[49] => Selector14.IN6
Tx_IQ_mic_data[50] => Selector13.IN6
Tx_IQ_mic_data[51] => Selector12.IN7
Tx_IQ_mic_data[52] => Selector11.IN7
Tx_IQ_mic_data[53] => Selector10.IN7
Tx_IQ_mic_data[54] => Selector9.IN7
Tx_IQ_mic_data[55] => Selector8.IN7
Tx_IQ_mic_data[56] => Selector7.IN7
Tx_IQ_mic_data[57] => Selector6.IN7
Tx_IQ_mic_data[58] => Selector5.IN7
Tx_IQ_mic_data[59] => Selector4.IN7
Tx_IQ_mic_data[60] => Selector3.IN7
Tx_IQ_mic_data[61] => Selector2.IN7
Tx_IQ_mic_data[62] => Selector1.IN7
Tx_IQ_mic_data[63] => Selector0.IN6
clean_dash => Selector14.IN10
clean_dot => Tx_fifo_wdata~0.IN0
clean_PTT_in => Tx_fifo_wdata~0.IN1
ADC_OVERLOAD => Tx_fifo_wdata~4.DATAA
Penny_serialno[0] => Selector7.IN11
Penny_serialno[1] => Selector6.IN11
Penny_serialno[2] => Selector5.IN11
Penny_serialno[3] => Selector4.IN11
Penny_serialno[4] => Selector3.IN11
Penny_serialno[5] => Selector2.IN11
Penny_serialno[6] => Selector1.IN11
Penny_serialno[7] => Selector0.IN10
Merc_serialno[0] => Tx_fifo_wdata~12.DATAA
Merc_serialno[1] => Tx_fifo_wdata~11.DATAA
Merc_serialno[2] => Tx_fifo_wdata~10.DATAA
Merc_serialno[3] => Tx_fifo_wdata~9.DATAA
Merc_serialno[4] => Tx_fifo_wdata~8.DATAA
Merc_serialno[5] => Tx_fifo_wdata~7.DATAA
Merc_serialno[6] => Tx_fifo_wdata~6.DATAA
Merc_serialno[7] => Tx_fifo_wdata~5.DATAA
Ozy_serialno[0] => Selector15.IN11
Ozy_serialno[1] => Selector14.IN11
Ozy_serialno[2] => Selector13.IN10
Ozy_serialno[3] => Selector12.IN11
Ozy_serialno[4] => Selector11.IN11
Ozy_serialno[5] => Selector10.IN11
Ozy_serialno[6] => Selector9.IN11
Ozy_serialno[7] => Selector8.IN11
Penny_ALC[0] => Tx_fifo_wdata~12.DATAB
Penny_ALC[1] => Tx_fifo_wdata~11.DATAB
Penny_ALC[2] => Tx_fifo_wdata~10.DATAB
Penny_ALC[3] => Tx_fifo_wdata~9.DATAB
Penny_ALC[4] => Tx_fifo_wdata~8.DATAB
Penny_ALC[5] => Tx_fifo_wdata~7.DATAB
Penny_ALC[6] => Tx_fifo_wdata~6.DATAB
Penny_ALC[7] => Tx_fifo_wdata~5.DATAB
Penny_ALC[8] => Tx_fifo_wdata~4.DATAB
Penny_ALC[9] => Tx_fifo_wdata~3.DATAB
Penny_ALC[10] => Tx_fifo_wdata~2.DATAB
Penny_ALC[11] => Tx_fifo_wdata~1.DATAB


|Ozy_Janus|Tx_fifo:TXF
clock => clock~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdreq => rdreq~0.IN1
sclr => sclr~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw


|Ozy_Janus|Tx_fifo:TXF|scfifo:scfifo_component
data[0] => scfifo_ft31:auto_generated.data[0]
data[1] => scfifo_ft31:auto_generated.data[1]
data[2] => scfifo_ft31:auto_generated.data[2]
data[3] => scfifo_ft31:auto_generated.data[3]
data[4] => scfifo_ft31:auto_generated.data[4]
data[5] => scfifo_ft31:auto_generated.data[5]
data[6] => scfifo_ft31:auto_generated.data[6]
data[7] => scfifo_ft31:auto_generated.data[7]
data[8] => scfifo_ft31:auto_generated.data[8]
data[9] => scfifo_ft31:auto_generated.data[9]
data[10] => scfifo_ft31:auto_generated.data[10]
data[11] => scfifo_ft31:auto_generated.data[11]
data[12] => scfifo_ft31:auto_generated.data[12]
data[13] => scfifo_ft31:auto_generated.data[13]
data[14] => scfifo_ft31:auto_generated.data[14]
data[15] => scfifo_ft31:auto_generated.data[15]
q[0] <= scfifo_ft31:auto_generated.q[0]
q[1] <= scfifo_ft31:auto_generated.q[1]
q[2] <= scfifo_ft31:auto_generated.q[2]
q[3] <= scfifo_ft31:auto_generated.q[3]
q[4] <= scfifo_ft31:auto_generated.q[4]
q[5] <= scfifo_ft31:auto_generated.q[5]
q[6] <= scfifo_ft31:auto_generated.q[6]
q[7] <= scfifo_ft31:auto_generated.q[7]
q[8] <= scfifo_ft31:auto_generated.q[8]
q[9] <= scfifo_ft31:auto_generated.q[9]
q[10] <= scfifo_ft31:auto_generated.q[10]
q[11] <= scfifo_ft31:auto_generated.q[11]
q[12] <= scfifo_ft31:auto_generated.q[12]
q[13] <= scfifo_ft31:auto_generated.q[13]
q[14] <= scfifo_ft31:auto_generated.q[14]
q[15] <= scfifo_ft31:auto_generated.q[15]
wrreq => scfifo_ft31:auto_generated.wrreq
rdreq => scfifo_ft31:auto_generated.rdreq
clock => scfifo_ft31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ft31:auto_generated.sclr
empty <= scfifo_ft31:auto_generated.empty
full <= scfifo_ft31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_ft31:auto_generated.usedw[0]
usedw[1] <= scfifo_ft31:auto_generated.usedw[1]
usedw[2] <= scfifo_ft31:auto_generated.usedw[2]
usedw[3] <= scfifo_ft31:auto_generated.usedw[3]
usedw[4] <= scfifo_ft31:auto_generated.usedw[4]
usedw[5] <= scfifo_ft31:auto_generated.usedw[5]
usedw[6] <= scfifo_ft31:auto_generated.usedw[6]
usedw[7] <= scfifo_ft31:auto_generated.usedw[7]
usedw[8] <= scfifo_ft31:auto_generated.usedw[8]
usedw[9] <= scfifo_ft31:auto_generated.usedw[9]
usedw[10] <= scfifo_ft31:auto_generated.usedw[10]
usedw[11] <= scfifo_ft31:auto_generated.usedw[11]


|Ozy_Janus|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated
clock => a_dpfifo_2l31:dpfifo.clock
data[0] => a_dpfifo_2l31:dpfifo.data[0]
data[1] => a_dpfifo_2l31:dpfifo.data[1]
data[2] => a_dpfifo_2l31:dpfifo.data[2]
data[3] => a_dpfifo_2l31:dpfifo.data[3]
data[4] => a_dpfifo_2l31:dpfifo.data[4]
data[5] => a_dpfifo_2l31:dpfifo.data[5]
data[6] => a_dpfifo_2l31:dpfifo.data[6]
data[7] => a_dpfifo_2l31:dpfifo.data[7]
data[8] => a_dpfifo_2l31:dpfifo.data[8]
data[9] => a_dpfifo_2l31:dpfifo.data[9]
data[10] => a_dpfifo_2l31:dpfifo.data[10]
data[11] => a_dpfifo_2l31:dpfifo.data[11]
data[12] => a_dpfifo_2l31:dpfifo.data[12]
data[13] => a_dpfifo_2l31:dpfifo.data[13]
data[14] => a_dpfifo_2l31:dpfifo.data[14]
data[15] => a_dpfifo_2l31:dpfifo.data[15]
empty <= a_dpfifo_2l31:dpfifo.empty
full <= a_dpfifo_2l31:dpfifo.full
q[0] <= a_dpfifo_2l31:dpfifo.q[0]
q[1] <= a_dpfifo_2l31:dpfifo.q[1]
q[2] <= a_dpfifo_2l31:dpfifo.q[2]
q[3] <= a_dpfifo_2l31:dpfifo.q[3]
q[4] <= a_dpfifo_2l31:dpfifo.q[4]
q[5] <= a_dpfifo_2l31:dpfifo.q[5]
q[6] <= a_dpfifo_2l31:dpfifo.q[6]
q[7] <= a_dpfifo_2l31:dpfifo.q[7]
q[8] <= a_dpfifo_2l31:dpfifo.q[8]
q[9] <= a_dpfifo_2l31:dpfifo.q[9]
q[10] <= a_dpfifo_2l31:dpfifo.q[10]
q[11] <= a_dpfifo_2l31:dpfifo.q[11]
q[12] <= a_dpfifo_2l31:dpfifo.q[12]
q[13] <= a_dpfifo_2l31:dpfifo.q[13]
q[14] <= a_dpfifo_2l31:dpfifo.q[14]
q[15] <= a_dpfifo_2l31:dpfifo.q[15]
rdreq => a_dpfifo_2l31:dpfifo.rreq
sclr => a_dpfifo_2l31:dpfifo.sclr
usedw[0] <= a_dpfifo_2l31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_2l31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_2l31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_2l31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_2l31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_2l31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_2l31:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_2l31:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_2l31:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_2l31:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_2l31:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_2l31:dpfifo.usedw[11]
wrreq => a_dpfifo_2l31:dpfifo.wreq


|Ozy_Janus|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo
clock => altsyncram_r3e1:FIFOram.clock0
clock => altsyncram_r3e1:FIFOram.clock1
clock => cntr_p6b:rd_ptr_msb.clock
clock => cntr_677:usedw_counter.clock
clock => cntr_q6b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_r3e1:FIFOram.data_a[0]
data[1] => altsyncram_r3e1:FIFOram.data_a[1]
data[2] => altsyncram_r3e1:FIFOram.data_a[2]
data[3] => altsyncram_r3e1:FIFOram.data_a[3]
data[4] => altsyncram_r3e1:FIFOram.data_a[4]
data[5] => altsyncram_r3e1:FIFOram.data_a[5]
data[6] => altsyncram_r3e1:FIFOram.data_a[6]
data[7] => altsyncram_r3e1:FIFOram.data_a[7]
data[8] => altsyncram_r3e1:FIFOram.data_a[8]
data[9] => altsyncram_r3e1:FIFOram.data_a[9]
data[10] => altsyncram_r3e1:FIFOram.data_a[10]
data[11] => altsyncram_r3e1:FIFOram.data_a[11]
data[12] => altsyncram_r3e1:FIFOram.data_a[12]
data[13] => altsyncram_r3e1:FIFOram.data_a[13]
data[14] => altsyncram_r3e1:FIFOram.data_a[14]
data[15] => altsyncram_r3e1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3e1:FIFOram.q_b[0]
q[1] <= altsyncram_r3e1:FIFOram.q_b[1]
q[2] <= altsyncram_r3e1:FIFOram.q_b[2]
q[3] <= altsyncram_r3e1:FIFOram.q_b[3]
q[4] <= altsyncram_r3e1:FIFOram.q_b[4]
q[5] <= altsyncram_r3e1:FIFOram.q_b[5]
q[6] <= altsyncram_r3e1:FIFOram.q_b[6]
q[7] <= altsyncram_r3e1:FIFOram.q_b[7]
q[8] <= altsyncram_r3e1:FIFOram.q_b[8]
q[9] <= altsyncram_r3e1:FIFOram.q_b[9]
q[10] <= altsyncram_r3e1:FIFOram.q_b[10]
q[11] <= altsyncram_r3e1:FIFOram.q_b[11]
q[12] <= altsyncram_r3e1:FIFOram.q_b[12]
q[13] <= altsyncram_r3e1:FIFOram.q_b[13]
q[14] <= altsyncram_r3e1:FIFOram.q_b[14]
q[15] <= altsyncram_r3e1:FIFOram.q_b[15]
rreq => valid_rreq.IN0
sclr => cntr_p6b:rd_ptr_msb.sclr
sclr => cntr_677:usedw_counter.sclr
sclr => cntr_q6b:wr_ptr.sclr
usedw[0] <= cntr_677:usedw_counter.q[0]
usedw[1] <= cntr_677:usedw_counter.q[1]
usedw[2] <= cntr_677:usedw_counter.q[2]
usedw[3] <= cntr_677:usedw_counter.q[3]
usedw[4] <= cntr_677:usedw_counter.q[4]
usedw[5] <= cntr_677:usedw_counter.q[5]
usedw[6] <= cntr_677:usedw_counter.q[6]
usedw[7] <= cntr_677:usedw_counter.q[7]
usedw[8] <= cntr_677:usedw_counter.q[8]
usedw[9] <= cntr_677:usedw_counter.q[9]
usedw[10] <= cntr_677:usedw_counter.q[10]
usedw[11] <= cntr_677:usedw_counter.q[11]
wreq => valid_wreq.IN0


|Ozy_Janus|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram
address_a[0] => altsyncram_mkj1:altsyncram1.address_b[0]
address_a[1] => altsyncram_mkj1:altsyncram1.address_b[1]
address_a[2] => altsyncram_mkj1:altsyncram1.address_b[2]
address_a[3] => altsyncram_mkj1:altsyncram1.address_b[3]
address_a[4] => altsyncram_mkj1:altsyncram1.address_b[4]
address_a[5] => altsyncram_mkj1:altsyncram1.address_b[5]
address_a[6] => altsyncram_mkj1:altsyncram1.address_b[6]
address_a[7] => altsyncram_mkj1:altsyncram1.address_b[7]
address_a[8] => altsyncram_mkj1:altsyncram1.address_b[8]
address_a[9] => altsyncram_mkj1:altsyncram1.address_b[9]
address_a[10] => altsyncram_mkj1:altsyncram1.address_b[10]
address_a[11] => altsyncram_mkj1:altsyncram1.address_b[11]
address_b[0] => altsyncram_mkj1:altsyncram1.address_a[0]
address_b[1] => altsyncram_mkj1:altsyncram1.address_a[1]
address_b[2] => altsyncram_mkj1:altsyncram1.address_a[2]
address_b[3] => altsyncram_mkj1:altsyncram1.address_a[3]
address_b[4] => altsyncram_mkj1:altsyncram1.address_a[4]
address_b[5] => altsyncram_mkj1:altsyncram1.address_a[5]
address_b[6] => altsyncram_mkj1:altsyncram1.address_a[6]
address_b[7] => altsyncram_mkj1:altsyncram1.address_a[7]
address_b[8] => altsyncram_mkj1:altsyncram1.address_a[8]
address_b[9] => altsyncram_mkj1:altsyncram1.address_a[9]
address_b[10] => altsyncram_mkj1:altsyncram1.address_a[10]
address_b[11] => altsyncram_mkj1:altsyncram1.address_a[11]
clock0 => altsyncram_mkj1:altsyncram1.clock1
clock1 => altsyncram_mkj1:altsyncram1.clock0
clocken1 => altsyncram_mkj1:altsyncram1.clocken0
data_a[0] => altsyncram_mkj1:altsyncram1.data_b[0]
data_a[1] => altsyncram_mkj1:altsyncram1.data_b[1]
data_a[2] => altsyncram_mkj1:altsyncram1.data_b[2]
data_a[3] => altsyncram_mkj1:altsyncram1.data_b[3]
data_a[4] => altsyncram_mkj1:altsyncram1.data_b[4]
data_a[5] => altsyncram_mkj1:altsyncram1.data_b[5]
data_a[6] => altsyncram_mkj1:altsyncram1.data_b[6]
data_a[7] => altsyncram_mkj1:altsyncram1.data_b[7]
data_a[8] => altsyncram_mkj1:altsyncram1.data_b[8]
data_a[9] => altsyncram_mkj1:altsyncram1.data_b[9]
data_a[10] => altsyncram_mkj1:altsyncram1.data_b[10]
data_a[11] => altsyncram_mkj1:altsyncram1.data_b[11]
data_a[12] => altsyncram_mkj1:altsyncram1.data_b[12]
data_a[13] => altsyncram_mkj1:altsyncram1.data_b[13]
data_a[14] => altsyncram_mkj1:altsyncram1.data_b[14]
data_a[15] => altsyncram_mkj1:altsyncram1.data_b[15]
q_b[0] <= altsyncram_mkj1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_mkj1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_mkj1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_mkj1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_mkj1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_mkj1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_mkj1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_mkj1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_mkj1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_mkj1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_mkj1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_mkj1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_mkj1:altsyncram1.q_a[12]
q_b[13] <= altsyncram_mkj1:altsyncram1.q_a[13]
q_b[14] <= altsyncram_mkj1:altsyncram1.q_a[14]
q_b[15] <= altsyncram_mkj1:altsyncram1.q_a[15]
wren_a => altsyncram_mkj1:altsyncram1.clocken1
wren_a => altsyncram_mkj1:altsyncram1.wren_b


|Ozy_Janus|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_a[10] => ram_block2a14.PORTAADDR10
address_a[10] => ram_block2a15.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_a[11] => ram_block2a8.PORTAADDR11
address_a[11] => ram_block2a9.PORTAADDR11
address_a[11] => ram_block2a10.PORTAADDR11
address_a[11] => ram_block2a11.PORTAADDR11
address_a[11] => ram_block2a12.PORTAADDR11
address_a[11] => ram_block2a13.PORTAADDR11
address_a[11] => ram_block2a14.PORTAADDR11
address_a[11] => ram_block2a15.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken0 => ram_block2a13.ENA0
clocken0 => ram_block2a14.ENA0
clocken0 => ram_block2a15.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
data_b[13] => ram_block2a13.PORTBDATAIN
data_b[14] => ram_block2a14.PORTBDATAIN
data_b[15] => ram_block2a15.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a15.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE
wren_b => ram_block2a13.PORTBRE
wren_b => ram_block2a14.PORTBRE
wren_b => ram_block2a15.PORTBRE


|Ozy_Janus|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cmpr_ep8:almost_full_comparer
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cmpr_ep8:two_comparison
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_p6b:rd_ptr_msb
clock => counter_reg_bit3a[10].CLK
clock => counter_reg_bit3a[9].CLK
clock => counter_reg_bit3a[8].CLK
clock => counter_reg_bit3a[7].CLK
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
q[7] <= counter_reg_bit3a[7].REGOUT
q[8] <= counter_reg_bit3a[8].REGOUT
q[9] <= counter_reg_bit3a[9].REGOUT
q[10] <= counter_reg_bit3a[10].REGOUT


|Ozy_Janus|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter
clock => counter_reg_bit4a[11].CLK
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT
q[11] <= counter_reg_bit4a[11].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|Ozy_Janus|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr
clock => counter_reg_bit5a[11].CLK
clock => counter_reg_bit5a[10].CLK
clock => counter_reg_bit5a[9].CLK
clock => counter_reg_bit5a[8].CLK
clock => counter_reg_bit5a[7].CLK
clock => counter_reg_bit5a[6].CLK
clock => counter_reg_bit5a[5].CLK
clock => counter_reg_bit5a[4].CLK
clock => counter_reg_bit5a[3].CLK
clock => counter_reg_bit5a[2].CLK
clock => counter_reg_bit5a[1].CLK
clock => counter_reg_bit5a[0].CLK
q[0] <= counter_reg_bit5a[0].REGOUT
q[1] <= counter_reg_bit5a[1].REGOUT
q[2] <= counter_reg_bit5a[2].REGOUT
q[3] <= counter_reg_bit5a[3].REGOUT
q[4] <= counter_reg_bit5a[4].REGOUT
q[5] <= counter_reg_bit5a[5].REGOUT
q[6] <= counter_reg_bit5a[6].REGOUT
q[7] <= counter_reg_bit5a[7].REGOUT
q[8] <= counter_reg_bit5a[8].REGOUT
q[9] <= counter_reg_bit5a[9].REGOUT
q[10] <= counter_reg_bit5a[10].REGOUT
q[11] <= counter_reg_bit5a[11].REGOUT


|Ozy_Janus|RFIFO:RXF
rst => usedw~32.OUTPUTSELECT
rst => usedw~31.OUTPUTSELECT
rst => usedw~30.OUTPUTSELECT
rst => usedw~29.OUTPUTSELECT
rst => usedw~28.OUTPUTSELECT
rst => usedw~27.OUTPUTSELECT
rst => usedw~26.OUTPUTSELECT
rst => usedw~25.OUTPUTSELECT
rst => usedw~24.OUTPUTSELECT
rst => usedw~23.OUTPUTSELECT
rst => usedw~22.OUTPUTSELECT
rst => outptr~21.OUTPUTSELECT
rst => outptr~20.OUTPUTSELECT
rst => outptr~19.OUTPUTSELECT
rst => outptr~18.OUTPUTSELECT
rst => outptr~17.OUTPUTSELECT
rst => outptr~16.OUTPUTSELECT
rst => outptr~15.OUTPUTSELECT
rst => outptr~14.OUTPUTSELECT
rst => outptr~13.OUTPUTSELECT
rst => outptr~12.OUTPUTSELECT
rst => outptr~11.OUTPUTSELECT
rst => inptr~21.OUTPUTSELECT
rst => inptr~20.OUTPUTSELECT
rst => inptr~19.OUTPUTSELECT
rst => inptr~18.OUTPUTSELECT
rst => inptr~17.OUTPUTSELECT
rst => inptr~16.OUTPUTSELECT
rst => inptr~15.OUTPUTSELECT
rst => inptr~14.OUTPUTSELECT
rst => inptr~13.OUTPUTSELECT
rst => inptr~12.OUTPUTSELECT
rst => inptr~11.OUTPUTSELECT
clk => inptr[10].CLK
clk => inptr[9].CLK
clk => inptr[8].CLK
clk => inptr[7].CLK
clk => inptr[6].CLK
clk => inptr[5].CLK
clk => inptr[4].CLK
clk => inptr[3].CLK
clk => inptr[2].CLK
clk => inptr[1].CLK
clk => inptr[0].CLK
clk => outptr[10].CLK
clk => outptr[9].CLK
clk => outptr[8].CLK
clk => outptr[7].CLK
clk => outptr[6].CLK
clk => outptr[5].CLK
clk => outptr[4].CLK
clk => outptr[3].CLK
clk => outptr[2].CLK
clk => outptr[1].CLK
clk => outptr[0].CLK
clk => usedw[10]~reg0.CLK
clk => usedw[9]~reg0.CLK
clk => usedw[8]~reg0.CLK
clk => usedw[7]~reg0.CLK
clk => usedw[6]~reg0.CLK
clk => usedw[5]~reg0.CLK
clk => usedw[4]~reg0.CLK
clk => usedw[3]~reg0.CLK
clk => usedw[2]~reg0.CLK
clk => usedw[1]~reg0.CLK
clk => usedw[0]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => mem.data_a[0].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[15].CLK
clk => mem.waddr_a[0].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[10].CLK
clk => mem.we_a.CLK
clk => mem.CLK0
full <= <GND>
usedw[0] <= usedw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= usedw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= usedw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[3] <= usedw[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[4] <= usedw[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[5] <= usedw[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[6] <= usedw[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[7] <= usedw[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[8] <= usedw[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[9] <= usedw[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
usedw[10] <= usedw[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq => mem.we_a.DATAIN
wrreq => always0~1.IN1
wrreq => inptr~10.OUTPUTSELECT
wrreq => inptr~9.OUTPUTSELECT
wrreq => inptr~8.OUTPUTSELECT
wrreq => inptr~7.OUTPUTSELECT
wrreq => inptr~6.OUTPUTSELECT
wrreq => inptr~5.OUTPUTSELECT
wrreq => inptr~4.OUTPUTSELECT
wrreq => inptr~3.OUTPUTSELECT
wrreq => inptr~2.OUTPUTSELECT
wrreq => inptr~1.OUTPUTSELECT
wrreq => inptr~0.OUTPUTSELECT
wrreq => always0~0.IN1
wrreq => mem.WE
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
data[4] => mem.data_a[4].DATAIN
data[4] => mem.DATAIN4
data[5] => mem.data_a[5].DATAIN
data[5] => mem.DATAIN5
data[6] => mem.data_a[6].DATAIN
data[6] => mem.DATAIN6
data[7] => mem.data_a[7].DATAIN
data[7] => mem.DATAIN7
data[8] => mem.data_a[8].DATAIN
data[8] => mem.DATAIN8
data[9] => mem.data_a[9].DATAIN
data[9] => mem.DATAIN9
data[10] => mem.data_a[10].DATAIN
data[10] => mem.DATAIN10
data[11] => mem.data_a[11].DATAIN
data[11] => mem.DATAIN11
data[12] => mem.data_a[12].DATAIN
data[12] => mem.DATAIN12
data[13] => mem.data_a[13].DATAIN
data[13] => mem.DATAIN13
data[14] => mem.data_a[14].DATAIN
data[14] => mem.DATAIN14
data[15] => mem.data_a[15].DATAIN
data[15] => mem.DATAIN15
rdreq => always0~0.IN0
rdreq => outptr~10.OUTPUTSELECT
rdreq => outptr~9.OUTPUTSELECT
rdreq => outptr~8.OUTPUTSELECT
rdreq => outptr~7.OUTPUTSELECT
rdreq => outptr~6.OUTPUTSELECT
rdreq => outptr~5.OUTPUTSELECT
rdreq => outptr~4.OUTPUTSELECT
rdreq => outptr~3.OUTPUTSELECT
rdreq => outptr~2.OUTPUTSELECT
rdreq => outptr~1.OUTPUTSELECT
rdreq => outptr~0.OUTPUTSELECT
rdreq => always0~1.IN0
rdreq => q[2]~reg0.ENA
rdreq => q[1]~reg0.ENA
rdreq => q[0]~reg0.ENA
rdreq => q[3]~reg0.ENA
rdreq => q[4]~reg0.ENA
rdreq => q[5]~reg0.ENA
rdreq => q[6]~reg0.ENA
rdreq => q[7]~reg0.ENA
rdreq => q[8]~reg0.ENA
rdreq => q[9]~reg0.ENA
rdreq => q[10]~reg0.ENA
rdreq => q[11]~reg0.ENA
rdreq => q[12]~reg0.ENA
rdreq => q[13]~reg0.ENA
rdreq => q[14]~reg0.ENA
rdreq => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|SP_fifo:SPF
clock => clock~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdreq => rdreq~0.IN1
sclr => sclr~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw


|Ozy_Janus|SP_fifo:SPF|scfifo:scfifo_component
data[0] => scfifo_1t31:auto_generated.data[0]
data[1] => scfifo_1t31:auto_generated.data[1]
data[2] => scfifo_1t31:auto_generated.data[2]
data[3] => scfifo_1t31:auto_generated.data[3]
data[4] => scfifo_1t31:auto_generated.data[4]
data[5] => scfifo_1t31:auto_generated.data[5]
data[6] => scfifo_1t31:auto_generated.data[6]
data[7] => scfifo_1t31:auto_generated.data[7]
data[8] => scfifo_1t31:auto_generated.data[8]
data[9] => scfifo_1t31:auto_generated.data[9]
data[10] => scfifo_1t31:auto_generated.data[10]
data[11] => scfifo_1t31:auto_generated.data[11]
data[12] => scfifo_1t31:auto_generated.data[12]
data[13] => scfifo_1t31:auto_generated.data[13]
data[14] => scfifo_1t31:auto_generated.data[14]
data[15] => scfifo_1t31:auto_generated.data[15]
q[0] <= scfifo_1t31:auto_generated.q[0]
q[1] <= scfifo_1t31:auto_generated.q[1]
q[2] <= scfifo_1t31:auto_generated.q[2]
q[3] <= scfifo_1t31:auto_generated.q[3]
q[4] <= scfifo_1t31:auto_generated.q[4]
q[5] <= scfifo_1t31:auto_generated.q[5]
q[6] <= scfifo_1t31:auto_generated.q[6]
q[7] <= scfifo_1t31:auto_generated.q[7]
q[8] <= scfifo_1t31:auto_generated.q[8]
q[9] <= scfifo_1t31:auto_generated.q[9]
q[10] <= scfifo_1t31:auto_generated.q[10]
q[11] <= scfifo_1t31:auto_generated.q[11]
q[12] <= scfifo_1t31:auto_generated.q[12]
q[13] <= scfifo_1t31:auto_generated.q[13]
q[14] <= scfifo_1t31:auto_generated.q[14]
q[15] <= scfifo_1t31:auto_generated.q[15]
wrreq => scfifo_1t31:auto_generated.wrreq
rdreq => scfifo_1t31:auto_generated.rdreq
clock => scfifo_1t31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_1t31:auto_generated.sclr
empty <= scfifo_1t31:auto_generated.empty
full <= scfifo_1t31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1t31:auto_generated.usedw[0]
usedw[1] <= scfifo_1t31:auto_generated.usedw[1]
usedw[2] <= scfifo_1t31:auto_generated.usedw[2]
usedw[3] <= scfifo_1t31:auto_generated.usedw[3]
usedw[4] <= scfifo_1t31:auto_generated.usedw[4]
usedw[5] <= scfifo_1t31:auto_generated.usedw[5]
usedw[6] <= scfifo_1t31:auto_generated.usedw[6]
usedw[7] <= scfifo_1t31:auto_generated.usedw[7]
usedw[8] <= scfifo_1t31:auto_generated.usedw[8]
usedw[9] <= scfifo_1t31:auto_generated.usedw[9]


|Ozy_Janus|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated
clock => a_dpfifo_kk31:dpfifo.clock
data[0] => a_dpfifo_kk31:dpfifo.data[0]
data[1] => a_dpfifo_kk31:dpfifo.data[1]
data[2] => a_dpfifo_kk31:dpfifo.data[2]
data[3] => a_dpfifo_kk31:dpfifo.data[3]
data[4] => a_dpfifo_kk31:dpfifo.data[4]
data[5] => a_dpfifo_kk31:dpfifo.data[5]
data[6] => a_dpfifo_kk31:dpfifo.data[6]
data[7] => a_dpfifo_kk31:dpfifo.data[7]
data[8] => a_dpfifo_kk31:dpfifo.data[8]
data[9] => a_dpfifo_kk31:dpfifo.data[9]
data[10] => a_dpfifo_kk31:dpfifo.data[10]
data[11] => a_dpfifo_kk31:dpfifo.data[11]
data[12] => a_dpfifo_kk31:dpfifo.data[12]
data[13] => a_dpfifo_kk31:dpfifo.data[13]
data[14] => a_dpfifo_kk31:dpfifo.data[14]
data[15] => a_dpfifo_kk31:dpfifo.data[15]
empty <= a_dpfifo_kk31:dpfifo.empty
full <= a_dpfifo_kk31:dpfifo.full
q[0] <= a_dpfifo_kk31:dpfifo.q[0]
q[1] <= a_dpfifo_kk31:dpfifo.q[1]
q[2] <= a_dpfifo_kk31:dpfifo.q[2]
q[3] <= a_dpfifo_kk31:dpfifo.q[3]
q[4] <= a_dpfifo_kk31:dpfifo.q[4]
q[5] <= a_dpfifo_kk31:dpfifo.q[5]
q[6] <= a_dpfifo_kk31:dpfifo.q[6]
q[7] <= a_dpfifo_kk31:dpfifo.q[7]
q[8] <= a_dpfifo_kk31:dpfifo.q[8]
q[9] <= a_dpfifo_kk31:dpfifo.q[9]
q[10] <= a_dpfifo_kk31:dpfifo.q[10]
q[11] <= a_dpfifo_kk31:dpfifo.q[11]
q[12] <= a_dpfifo_kk31:dpfifo.q[12]
q[13] <= a_dpfifo_kk31:dpfifo.q[13]
q[14] <= a_dpfifo_kk31:dpfifo.q[14]
q[15] <= a_dpfifo_kk31:dpfifo.q[15]
rdreq => a_dpfifo_kk31:dpfifo.rreq
sclr => a_dpfifo_kk31:dpfifo.sclr
usedw[0] <= a_dpfifo_kk31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_kk31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_kk31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_kk31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_kk31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_kk31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_kk31:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_kk31:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_kk31:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_kk31:dpfifo.usedw[9]
wrreq => a_dpfifo_kk31:dpfifo.wreq


|Ozy_Janus|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo
clock => altsyncram_v2e1:FIFOram.clock0
clock => altsyncram_v2e1:FIFOram.clock1
clock => cntr_g5b:rd_ptr_msb.clock
clock => cntr_477:usedw_counter.clock
clock => cntr_o6b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_v2e1:FIFOram.data_a[0]
data[1] => altsyncram_v2e1:FIFOram.data_a[1]
data[2] => altsyncram_v2e1:FIFOram.data_a[2]
data[3] => altsyncram_v2e1:FIFOram.data_a[3]
data[4] => altsyncram_v2e1:FIFOram.data_a[4]
data[5] => altsyncram_v2e1:FIFOram.data_a[5]
data[6] => altsyncram_v2e1:FIFOram.data_a[6]
data[7] => altsyncram_v2e1:FIFOram.data_a[7]
data[8] => altsyncram_v2e1:FIFOram.data_a[8]
data[9] => altsyncram_v2e1:FIFOram.data_a[9]
data[10] => altsyncram_v2e1:FIFOram.data_a[10]
data[11] => altsyncram_v2e1:FIFOram.data_a[11]
data[12] => altsyncram_v2e1:FIFOram.data_a[12]
data[13] => altsyncram_v2e1:FIFOram.data_a[13]
data[14] => altsyncram_v2e1:FIFOram.data_a[14]
data[15] => altsyncram_v2e1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_v2e1:FIFOram.q_b[0]
q[1] <= altsyncram_v2e1:FIFOram.q_b[1]
q[2] <= altsyncram_v2e1:FIFOram.q_b[2]
q[3] <= altsyncram_v2e1:FIFOram.q_b[3]
q[4] <= altsyncram_v2e1:FIFOram.q_b[4]
q[5] <= altsyncram_v2e1:FIFOram.q_b[5]
q[6] <= altsyncram_v2e1:FIFOram.q_b[6]
q[7] <= altsyncram_v2e1:FIFOram.q_b[7]
q[8] <= altsyncram_v2e1:FIFOram.q_b[8]
q[9] <= altsyncram_v2e1:FIFOram.q_b[9]
q[10] <= altsyncram_v2e1:FIFOram.q_b[10]
q[11] <= altsyncram_v2e1:FIFOram.q_b[11]
q[12] <= altsyncram_v2e1:FIFOram.q_b[12]
q[13] <= altsyncram_v2e1:FIFOram.q_b[13]
q[14] <= altsyncram_v2e1:FIFOram.q_b[14]
q[15] <= altsyncram_v2e1:FIFOram.q_b[15]
rreq => valid_rreq.IN0
sclr => cntr_g5b:rd_ptr_msb.sclr
sclr => cntr_477:usedw_counter.sclr
sclr => cntr_o6b:wr_ptr.sclr
usedw[0] <= cntr_477:usedw_counter.q[0]
usedw[1] <= cntr_477:usedw_counter.q[1]
usedw[2] <= cntr_477:usedw_counter.q[2]
usedw[3] <= cntr_477:usedw_counter.q[3]
usedw[4] <= cntr_477:usedw_counter.q[4]
usedw[5] <= cntr_477:usedw_counter.q[5]
usedw[6] <= cntr_477:usedw_counter.q[6]
usedw[7] <= cntr_477:usedw_counter.q[7]
usedw[8] <= cntr_477:usedw_counter.q[8]
usedw[9] <= cntr_477:usedw_counter.q[9]
wreq => valid_wreq.IN0


|Ozy_Janus|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram
address_a[0] => altsyncram_qjj1:altsyncram1.address_b[0]
address_a[1] => altsyncram_qjj1:altsyncram1.address_b[1]
address_a[2] => altsyncram_qjj1:altsyncram1.address_b[2]
address_a[3] => altsyncram_qjj1:altsyncram1.address_b[3]
address_a[4] => altsyncram_qjj1:altsyncram1.address_b[4]
address_a[5] => altsyncram_qjj1:altsyncram1.address_b[5]
address_a[6] => altsyncram_qjj1:altsyncram1.address_b[6]
address_a[7] => altsyncram_qjj1:altsyncram1.address_b[7]
address_a[8] => altsyncram_qjj1:altsyncram1.address_b[8]
address_a[9] => altsyncram_qjj1:altsyncram1.address_b[9]
address_b[0] => altsyncram_qjj1:altsyncram1.address_a[0]
address_b[1] => altsyncram_qjj1:altsyncram1.address_a[1]
address_b[2] => altsyncram_qjj1:altsyncram1.address_a[2]
address_b[3] => altsyncram_qjj1:altsyncram1.address_a[3]
address_b[4] => altsyncram_qjj1:altsyncram1.address_a[4]
address_b[5] => altsyncram_qjj1:altsyncram1.address_a[5]
address_b[6] => altsyncram_qjj1:altsyncram1.address_a[6]
address_b[7] => altsyncram_qjj1:altsyncram1.address_a[7]
address_b[8] => altsyncram_qjj1:altsyncram1.address_a[8]
address_b[9] => altsyncram_qjj1:altsyncram1.address_a[9]
clock0 => altsyncram_qjj1:altsyncram1.clock1
clock1 => altsyncram_qjj1:altsyncram1.clock0
clocken1 => altsyncram_qjj1:altsyncram1.clocken0
data_a[0] => altsyncram_qjj1:altsyncram1.data_b[0]
data_a[1] => altsyncram_qjj1:altsyncram1.data_b[1]
data_a[2] => altsyncram_qjj1:altsyncram1.data_b[2]
data_a[3] => altsyncram_qjj1:altsyncram1.data_b[3]
data_a[4] => altsyncram_qjj1:altsyncram1.data_b[4]
data_a[5] => altsyncram_qjj1:altsyncram1.data_b[5]
data_a[6] => altsyncram_qjj1:altsyncram1.data_b[6]
data_a[7] => altsyncram_qjj1:altsyncram1.data_b[7]
data_a[8] => altsyncram_qjj1:altsyncram1.data_b[8]
data_a[9] => altsyncram_qjj1:altsyncram1.data_b[9]
data_a[10] => altsyncram_qjj1:altsyncram1.data_b[10]
data_a[11] => altsyncram_qjj1:altsyncram1.data_b[11]
data_a[12] => altsyncram_qjj1:altsyncram1.data_b[12]
data_a[13] => altsyncram_qjj1:altsyncram1.data_b[13]
data_a[14] => altsyncram_qjj1:altsyncram1.data_b[14]
data_a[15] => altsyncram_qjj1:altsyncram1.data_b[15]
q_b[0] <= altsyncram_qjj1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_qjj1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_qjj1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_qjj1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_qjj1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_qjj1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_qjj1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_qjj1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_qjj1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_qjj1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_qjj1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_qjj1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_qjj1:altsyncram1.q_a[12]
q_b[13] <= altsyncram_qjj1:altsyncram1.q_a[13]
q_b[14] <= altsyncram_qjj1:altsyncram1.q_a[14]
q_b[15] <= altsyncram_qjj1:altsyncram1.q_a[15]
wren_a => altsyncram_qjj1:altsyncram1.clocken1
wren_a => altsyncram_qjj1:altsyncram1.wren_b


|Ozy_Janus|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken0 => ram_block2a13.ENA0
clocken0 => ram_block2a14.ENA0
clocken0 => ram_block2a15.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
data_b[13] => ram_block2a13.PORTBDATAIN
data_b[14] => ram_block2a14.PORTBDATAIN
data_b[15] => ram_block2a15.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a15.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE
wren_b => ram_block2a13.PORTBRE
wren_b => ram_block2a14.PORTBRE
wren_b => ram_block2a15.PORTBRE


|Ozy_Janus|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cmpr_cp8:almost_full_comparer
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cmpr_cp8:two_comparison
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_g5b:rd_ptr_msb
clock => counter_reg_bit3a[8].CLK
clock => counter_reg_bit3a[7].CLK
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
q[7] <= counter_reg_bit3a[7].REGOUT
q[8] <= counter_reg_bit3a[8].REGOUT


|Ozy_Janus|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_477:usedw_counter
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB


|Ozy_Janus|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_o6b:wr_ptr
clock => counter_reg_bit3a[9].CLK
clock => counter_reg_bit3a[8].CLK
clock => counter_reg_bit3a[7].CLK
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
q[7] <= counter_reg_bit3a[7].REGOUT
q[8] <= counter_reg_bit3a[8].REGOUT
q[9] <= counter_reg_bit3a[9].REGOUT


|Ozy_Janus|NWire_rcv:SPD
irst => resync~0.OUTPUTSELECT
irst => data_cnt~11.OUTPUTSELECT
irst => data_cnt~10.OUTPUTSELECT
irst => data_cnt~9.OUTPUTSELECT
irst => data_cnt~8.OUTPUTSELECT
irst => irdy~2.OUTPUTSELECT
irst => rdata~31.OUTPUTSELECT
irst => rdata~30.OUTPUTSELECT
irst => rdata~29.OUTPUTSELECT
irst => rdata~28.OUTPUTSELECT
irst => rdata~27.OUTPUTSELECT
irst => rdata~26.OUTPUTSELECT
irst => rdata~25.OUTPUTSELECT
irst => rdata~24.OUTPUTSELECT
irst => rdata~23.OUTPUTSELECT
irst => rdata~22.OUTPUTSELECT
irst => rdata~21.OUTPUTSELECT
irst => rdata~20.OUTPUTSELECT
irst => rdata~19.OUTPUTSELECT
irst => rdata~18.OUTPUTSELECT
irst => rdata~17.OUTPUTSELECT
irst => rdata~16.OUTPUTSELECT
irst => TB_state~5.OUTPUTSELECT
irst => TB_state~4.OUTPUTSELECT
irst => TB_state~3.OUTPUTSELECT
irst => TB_state~2.OUTPUTSELECT
irst => TB_state~1.OUTPUTSELECT
irst => TB_state~0.OUTPUTSELECT
irst => DB_LEN~95.OUTPUTSELECT
irst => DB_LEN~94.OUTPUTSELECT
irst => DB_LEN~93.OUTPUTSELECT
irst => DB_LEN~92.OUTPUTSELECT
irst => DB_LEN~91.OUTPUTSELECT
irst => DB_LEN~90.OUTPUTSELECT
irst => DB_LEN~89.OUTPUTSELECT
irst => DB_LEN~88.OUTPUTSELECT
irst => DB_LEN~87.OUTPUTSELECT
irst => DB_LEN~86.OUTPUTSELECT
irst => DB_LEN~85.OUTPUTSELECT
irst => DB_LEN~84.OUTPUTSELECT
irst => DB_LEN~83.OUTPUTSELECT
irst => DB_LEN~82.OUTPUTSELECT
irst => DB_LEN~81.OUTPUTSELECT
irst => DB_LEN~80.OUTPUTSELECT
irst => DB_LEN~79.OUTPUTSELECT
irst => DB_LEN~78.OUTPUTSELECT
irst => DB_LEN~77.OUTPUTSELECT
irst => DB_LEN~76.OUTPUTSELECT
irst => DB_LEN~75.OUTPUTSELECT
irst => DB_LEN~74.OUTPUTSELECT
irst => DB_LEN~73.OUTPUTSELECT
irst => DB_LEN~72.OUTPUTSELECT
irst => DB_LEN~71.OUTPUTSELECT
irst => DB_LEN~70.OUTPUTSELECT
irst => DB_LEN~69.OUTPUTSELECT
irst => DB_LEN~68.OUTPUTSELECT
irst => DB_LEN~67.OUTPUTSELECT
irst => DB_LEN~66.OUTPUTSELECT
irst => DB_LEN~65.OUTPUTSELECT
irst => DB_LEN~64.OUTPUTSELECT
irst => DB_LEN~63.OUTPUTSELECT
irst => DB_LEN~62.OUTPUTSELECT
irst => DB_LEN~61.OUTPUTSELECT
irst => DB_LEN~60.OUTPUTSELECT
irst => DB_LEN~59.OUTPUTSELECT
irst => DB_LEN~58.OUTPUTSELECT
irst => DB_LEN~57.OUTPUTSELECT
irst => DB_LEN~56.OUTPUTSELECT
irst => DB_LEN~55.OUTPUTSELECT
irst => DB_LEN~54.OUTPUTSELECT
irst => DB_LEN~53.OUTPUTSELECT
irst => DB_LEN~52.OUTPUTSELECT
irst => DB_LEN~51.OUTPUTSELECT
irst => DB_LEN~50.OUTPUTSELECT
irst => DB_LEN~49.OUTPUTSELECT
irst => DB_LEN~48.OUTPUTSELECT
irst => pass~7.OUTPUTSELECT
irst => pass~5.OUTPUTSELECT
irst => pass~3.OUTPUTSELECT
irst => pass~1.OUTPUTSELECT
irst => tb_width~23.OUTPUTSELECT
irst => tb_width~22.OUTPUTSELECT
irst => tb_width~21.OUTPUTSELECT
irst => tb_width~20.OUTPUTSELECT
irst => tb_width~19.OUTPUTSELECT
irst => tb_width~18.OUTPUTSELECT
irst => tb_width~17.OUTPUTSELECT
irst => tb_width~16.OUTPUTSELECT
irst => tb_width~15.OUTPUTSELECT
irst => tb_width~14.OUTPUTSELECT
irst => tb_width~13.OUTPUTSELECT
irst => tb_width~12.OUTPUTSELECT
irst => tb_cnt~23.OUTPUTSELECT
irst => tb_cnt~22.OUTPUTSELECT
irst => tb_cnt~21.OUTPUTSELECT
irst => tb_cnt~20.OUTPUTSELECT
irst => tb_cnt~19.OUTPUTSELECT
irst => tb_cnt~18.OUTPUTSELECT
irst => tb_cnt~17.OUTPUTSELECT
irst => tb_cnt~16.OUTPUTSELECT
irst => tb_cnt~15.OUTPUTSELECT
irst => tb_cnt~14.OUTPUTSELECT
irst => tb_cnt~13.OUTPUTSELECT
irst => tb_cnt~12.OUTPUTSELECT
irst => DBrise~1.OUTPUTSELECT
irst => d0~0.OUTPUTSELECT
irst => d1~0.OUTPUTSELECT
irst => d2~0.OUTPUTSELECT
irst => d3~0.OUTPUTSELECT
irst => DBrise_cnt~14.OUTPUTSELECT
irst => DBrise_cnt~13.OUTPUTSELECT
irst => DBrise_cnt~12.OUTPUTSELECT
irst => DBrise_cnt~11.OUTPUTSELECT
irst => DBrise_cnt~10.OUTPUTSELECT
iclk => DIFF_CLK.ia1.CLK
iclk => DIFF_CLK.ia0.CLK
iclk => DBrise_cnt[4].CLK
iclk => DBrise_cnt[3].CLK
iclk => DBrise_cnt[2].CLK
iclk => DBrise_cnt[1].CLK
iclk => DBrise_cnt[0].CLK
iclk => d3.CLK
iclk => d2.CLK
iclk => d1.CLK
iclk => d0.CLK
iclk => DBrise.CLK
iclk => tb_cnt[11].CLK
iclk => tb_cnt[10].CLK
iclk => tb_cnt[9].CLK
iclk => tb_cnt[8].CLK
iclk => tb_cnt[7].CLK
iclk => tb_cnt[6].CLK
iclk => tb_cnt[5].CLK
iclk => tb_cnt[4].CLK
iclk => tb_cnt[3].CLK
iclk => tb_cnt[2].CLK
iclk => tb_cnt[1].CLK
iclk => tb_cnt[0].CLK
iclk => tb_width[11].CLK
iclk => tb_width[10].CLK
iclk => tb_width[9].CLK
iclk => tb_width[8].CLK
iclk => tb_width[7].CLK
iclk => tb_width[6].CLK
iclk => tb_width[5].CLK
iclk => tb_width[4].CLK
iclk => tb_width[3].CLK
iclk => tb_width[2].CLK
iclk => tb_width[1].CLK
iclk => tb_width[0].CLK
iclk => pass[3].CLK
iclk => pass[2].CLK
iclk => pass[1].CLK
iclk => pass[0].CLK
iclk => DB_LEN[0][11].CLK
iclk => DB_LEN[0][10].CLK
iclk => DB_LEN[0][9].CLK
iclk => DB_LEN[0][8].CLK
iclk => DB_LEN[0][7].CLK
iclk => DB_LEN[0][6].CLK
iclk => DB_LEN[0][5].CLK
iclk => DB_LEN[0][4].CLK
iclk => DB_LEN[0][3].CLK
iclk => DB_LEN[0][2].CLK
iclk => DB_LEN[0][1].CLK
iclk => DB_LEN[0][0].CLK
iclk => DB_LEN[1][11].CLK
iclk => DB_LEN[1][10].CLK
iclk => DB_LEN[1][9].CLK
iclk => DB_LEN[1][8].CLK
iclk => DB_LEN[1][7].CLK
iclk => DB_LEN[1][6].CLK
iclk => DB_LEN[1][5].CLK
iclk => DB_LEN[1][4].CLK
iclk => DB_LEN[1][3].CLK
iclk => DB_LEN[1][2].CLK
iclk => DB_LEN[1][1].CLK
iclk => DB_LEN[1][0].CLK
iclk => DB_LEN[2][11].CLK
iclk => DB_LEN[2][10].CLK
iclk => DB_LEN[2][9].CLK
iclk => DB_LEN[2][8].CLK
iclk => DB_LEN[2][7].CLK
iclk => DB_LEN[2][6].CLK
iclk => DB_LEN[2][5].CLK
iclk => DB_LEN[2][4].CLK
iclk => DB_LEN[2][3].CLK
iclk => DB_LEN[2][2].CLK
iclk => DB_LEN[2][1].CLK
iclk => DB_LEN[2][0].CLK
iclk => DB_LEN[3][11].CLK
iclk => DB_LEN[3][10].CLK
iclk => DB_LEN[3][9].CLK
iclk => DB_LEN[3][8].CLK
iclk => DB_LEN[3][7].CLK
iclk => DB_LEN[3][6].CLK
iclk => DB_LEN[3][5].CLK
iclk => DB_LEN[3][4].CLK
iclk => DB_LEN[3][3].CLK
iclk => DB_LEN[3][2].CLK
iclk => DB_LEN[3][1].CLK
iclk => DB_LEN[3][0].CLK
iclk => rdata[15].CLK
iclk => rdata[14].CLK
iclk => rdata[13].CLK
iclk => rdata[12].CLK
iclk => rdata[11].CLK
iclk => rdata[10].CLK
iclk => rdata[9].CLK
iclk => rdata[8].CLK
iclk => rdata[7].CLK
iclk => rdata[6].CLK
iclk => rdata[5].CLK
iclk => rdata[4].CLK
iclk => rdata[3].CLK
iclk => rdata[2].CLK
iclk => rdata[1].CLK
iclk => rdata[0].CLK
iclk => rcv_flag.CLK
iclk => idata[15].CLK
iclk => idata[14].CLK
iclk => idata[13].CLK
iclk => idata[12].CLK
iclk => idata[11].CLK
iclk => idata[10].CLK
iclk => idata[9].CLK
iclk => idata[8].CLK
iclk => idata[7].CLK
iclk => idata[6].CLK
iclk => idata[5].CLK
iclk => idata[4].CLK
iclk => idata[3].CLK
iclk => idata[2].CLK
iclk => idata[1].CLK
iclk => idata[0].CLK
iclk => irdy.CLK
iclk => data_cnt[3].CLK
iclk => data_cnt[2].CLK
iclk => data_cnt[1].CLK
iclk => data_cnt[0].CLK
iclk => resync.CLK
xrst => ~NO_FANOUT~
xclk => DIFF_CLK.xd1[15].CLK
xclk => DIFF_CLK.xd1[14].CLK
xclk => DIFF_CLK.xd1[13].CLK
xclk => DIFF_CLK.xd1[12].CLK
xclk => DIFF_CLK.xd1[11].CLK
xclk => DIFF_CLK.xd1[10].CLK
xclk => DIFF_CLK.xd1[9].CLK
xclk => DIFF_CLK.xd1[8].CLK
xclk => DIFF_CLK.xd1[7].CLK
xclk => DIFF_CLK.xd1[6].CLK
xclk => DIFF_CLK.xd1[5].CLK
xclk => DIFF_CLK.xd1[4].CLK
xclk => DIFF_CLK.xd1[3].CLK
xclk => DIFF_CLK.xd1[2].CLK
xclk => DIFF_CLK.xd1[1].CLK
xclk => DIFF_CLK.xd1[0].CLK
xclk => DIFF_CLK.xd0[15].CLK
xclk => DIFF_CLK.xd0[14].CLK
xclk => DIFF_CLK.xd0[13].CLK
xclk => DIFF_CLK.xd0[12].CLK
xclk => DIFF_CLK.xd0[11].CLK
xclk => DIFF_CLK.xd0[10].CLK
xclk => DIFF_CLK.xd0[9].CLK
xclk => DIFF_CLK.xd0[8].CLK
xclk => DIFF_CLK.xd0[7].CLK
xclk => DIFF_CLK.xd0[6].CLK
xclk => DIFF_CLK.xd0[5].CLK
xclk => DIFF_CLK.xd0[4].CLK
xclk => DIFF_CLK.xd0[3].CLK
xclk => DIFF_CLK.xd0[2].CLK
xclk => DIFF_CLK.xd0[1].CLK
xclk => DIFF_CLK.xd0[0].CLK
xclk => DIFF_CLK.xr2.CLK
xclk => DIFF_CLK.xr1.CLK
xclk => DIFF_CLK.xr0.CLK
xrcv_data[0] <= DIFF_CLK.xd1[0].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[1] <= DIFF_CLK.xd1[1].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[2] <= DIFF_CLK.xd1[2].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[3] <= DIFF_CLK.xd1[3].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[4] <= DIFF_CLK.xd1[4].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[5] <= DIFF_CLK.xd1[5].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[6] <= DIFF_CLK.xd1[6].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[7] <= DIFF_CLK.xd1[7].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[8] <= DIFF_CLK.xd1[8].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[9] <= DIFF_CLK.xd1[9].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[10] <= DIFF_CLK.xd1[10].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[11] <= DIFF_CLK.xd1[11].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[12] <= DIFF_CLK.xd1[12].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[13] <= DIFF_CLK.xd1[13].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[14] <= DIFF_CLK.xd1[14].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[15] <= DIFF_CLK.xd1[15].DB_MAX_OUTPUT_PORT_TYPE
xrcv_rdy <= DIFF_CLK.xr2.DB_MAX_OUTPUT_PORT_TYPE
xrcv_ack => DIFF_CLK.ia0.DATAIN
din => d0~0.DATAA


|Ozy_Janus|sp_rcv_ctrl:SPC
rst => count~35.OUTPUTSELECT
rst => count~34.OUTPUTSELECT
rst => count~33.OUTPUTSELECT
rst => count~32.OUTPUTSELECT
rst => count~31.OUTPUTSELECT
rst => count~30.OUTPUTSELECT
rst => count~29.OUTPUTSELECT
rst => count~28.OUTPUTSELECT
rst => count~27.OUTPUTSELECT
rst => count~26.OUTPUTSELECT
rst => count~25.OUTPUTSELECT
rst => count~24.OUTPUTSELECT
rst => trigger~1.OUTPUTSELECT
rst => sp_state~0.OUTPUTSELECT
clk => sp_state.CLK
clk => trigger~reg0.CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
trigger <= trigger~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_wreq => always1~0.IN0
fifo_wreq => count~11.OUTPUTSELECT
fifo_wreq => count~10.OUTPUTSELECT
fifo_wreq => count~9.OUTPUTSELECT
fifo_wreq => count~8.OUTPUTSELECT
fifo_wreq => count~7.OUTPUTSELECT
fifo_wreq => count~6.OUTPUTSELECT
fifo_wreq => count~5.OUTPUTSELECT
fifo_wreq => count~4.OUTPUTSELECT
fifo_wreq => count~3.OUTPUTSELECT
fifo_wreq => count~2.OUTPUTSELECT
fifo_wreq => count~1.OUTPUTSELECT
fifo_wreq => count~0.OUTPUTSELECT
flag => sp_state_next.DATAA


|Ozy_Janus|async_usb:usb1
IF_clk => SLOE~reg0.CLK
IF_clk => SLRD~reg0.CLK
IF_clk => ep_sel.CLK
IF_clk => SLWR~reg0.CLK
IF_clk => SLEN.CLK
IF_clk => Rx_fifo_wreq~reg0.CLK
IF_clk => Rx_fifo_wdata[15]~reg0.CLK
IF_clk => Rx_fifo_wdata[14]~reg0.CLK
IF_clk => Rx_fifo_wdata[13]~reg0.CLK
IF_clk => Rx_fifo_wdata[12]~reg0.CLK
IF_clk => Rx_fifo_wdata[11]~reg0.CLK
IF_clk => Rx_fifo_wdata[10]~reg0.CLK
IF_clk => Rx_fifo_wdata[9]~reg0.CLK
IF_clk => Rx_fifo_wdata[8]~reg0.CLK
IF_clk => Rx_fifo_wdata[7]~reg0.CLK
IF_clk => Rx_fifo_wdata[6]~reg0.CLK
IF_clk => Rx_fifo_wdata[5]~reg0.CLK
IF_clk => Rx_fifo_wdata[4]~reg0.CLK
IF_clk => Rx_fifo_wdata[3]~reg0.CLK
IF_clk => Rx_fifo_wdata[2]~reg0.CLK
IF_clk => Rx_fifo_wdata[1]~reg0.CLK
IF_clk => Rx_fifo_wdata[0]~reg0.CLK
IF_clk => Tx_fifo_rreq~reg0.CLK
IF_clk => Sp_fifo_rreq~reg0.CLK
IF_clk => FIFO_ADR[1]~reg0.CLK
IF_clk => FIFO_ADR[0]~reg0.CLK
IF_clk => FX_Burst_cnt[8].CLK
IF_clk => FX_Burst_cnt[7].CLK
IF_clk => FX_Burst_cnt[6].CLK
IF_clk => FX_Burst_cnt[5].CLK
IF_clk => FX_Burst_cnt[4].CLK
IF_clk => FX_Burst_cnt[3].CLK
IF_clk => FX_Burst_cnt[2].CLK
IF_clk => FX_Burst_cnt[1].CLK
IF_clk => FX_Burst_cnt[0].CLK
IF_rst => Sp_fifo_rreq~1.OUTPUTSELECT
IF_rst => Tx_fifo_rreq~1.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~31.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~30.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~29.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~28.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~27.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~26.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~25.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~24.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~23.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~22.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~21.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~20.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~19.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~18.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~17.OUTPUTSELECT
IF_rst => Rx_fifo_wdata~16.OUTPUTSELECT
IF_rst => Rx_fifo_wreq~0.OUTPUTSELECT
IF_rst => SLEN~2.OUTPUTSELECT
IF_rst => SLWR~0.OUTPUTSELECT
IF_rst => ep_sel~1.OUTPUTSELECT
IF_rst => SLRD~0.OUTPUTSELECT
IF_rst => SLOE~2.OUTPUTSELECT
IF_rst => FX_state~19.OUTPUTSELECT
IF_rst => FX_state~18.OUTPUTSELECT
IF_rst => FX_state~17.OUTPUTSELECT
IF_rst => FX_state~16.OUTPUTSELECT
IF_rst => FX_state~15.OUTPUTSELECT
IF_rst => FX_state~14.OUTPUTSELECT
IF_rst => FX_state~13.OUTPUTSELECT
IF_rst => FX_state~12.OUTPUTSELECT
IF_rst => FX_state~11.OUTPUTSELECT
IF_rst => FX_state~10.OUTPUTSELECT
IF_rst => FX_state~9.OUTPUTSELECT
IF_rst => FX_state~8.OUTPUTSELECT
IF_rst => FX_state~7.OUTPUTSELECT
IF_rst => FX_state~6.OUTPUTSELECT
IF_rst => FX_state~5.OUTPUTSELECT
IF_rst => FX_state~4.OUTPUTSELECT
IF_rst => FX_state~3.OUTPUTSELECT
IF_rst => FX_state~2.OUTPUTSELECT
IF_rst => FX_state~1.OUTPUTSELECT
IF_rst => FX_state~0.OUTPUTSELECT
FX2_FD[0] <= FX2_FD[0]~15
FX2_FD[0] <= FX2_FD[0]~16
FX2_FD[1] <= FX2_FD[1]~14
FX2_FD[1] <= FX2_FD[1]~17
FX2_FD[2] <= FX2_FD[2]~13
FX2_FD[2] <= FX2_FD[2]~18
FX2_FD[3] <= FX2_FD[3]~12
FX2_FD[3] <= FX2_FD[3]~19
FX2_FD[4] <= FX2_FD[4]~11
FX2_FD[4] <= FX2_FD[4]~20
FX2_FD[5] <= FX2_FD[5]~10
FX2_FD[5] <= FX2_FD[5]~21
FX2_FD[6] <= FX2_FD[6]~9
FX2_FD[6] <= FX2_FD[6]~22
FX2_FD[7] <= FX2_FD[7]~8
FX2_FD[7] <= FX2_FD[7]~23
FX2_FD[8] <= FX2_FD[8]~7
FX2_FD[8] <= FX2_FD[8]~24
FX2_FD[9] <= FX2_FD[9]~6
FX2_FD[9] <= FX2_FD[9]~25
FX2_FD[10] <= FX2_FD[10]~5
FX2_FD[10] <= FX2_FD[10]~26
FX2_FD[11] <= FX2_FD[11]~4
FX2_FD[11] <= FX2_FD[11]~27
FX2_FD[12] <= FX2_FD[12]~3
FX2_FD[12] <= FX2_FD[12]~28
FX2_FD[13] <= FX2_FD[13]~2
FX2_FD[13] <= FX2_FD[13]~29
FX2_FD[14] <= FX2_FD[14]~1
FX2_FD[14] <= FX2_FD[14]~30
FX2_FD[15] <= FX2_FD[15]~0
FX2_FD[15] <= FX2_FD[15]~31
FLAGA => rx_pc_rdy.IN1
FLAGB => sp_pc_rdy.IN1
FLAGC => tx_pc_rdy.IN1
SLWR <= SLWR~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLRD <= SLRD~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLOE <= SLOE~reg0.DB_MAX_OUTPUT_PORT_TYPE
PKEND <= <VCC>
FIFO_ADR[0] <= FIFO_ADR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ADR[1] <= FIFO_ADR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wreq <= Rx_fifo_wreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[0] <= Rx_fifo_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[1] <= Rx_fifo_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[2] <= Rx_fifo_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[3] <= Rx_fifo_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[4] <= Rx_fifo_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[5] <= Rx_fifo_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[6] <= Rx_fifo_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[7] <= Rx_fifo_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[8] <= Rx_fifo_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[9] <= Rx_fifo_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[10] <= Rx_fifo_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[11] <= Rx_fifo_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[12] <= Rx_fifo_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[13] <= Rx_fifo_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[14] <= Rx_fifo_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_wdata[15] <= Rx_fifo_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_fifo_used[0] => LessThan2.IN23
Rx_fifo_used[1] => LessThan2.IN22
Rx_fifo_used[2] => LessThan2.IN21
Rx_fifo_used[3] => LessThan2.IN20
Rx_fifo_used[4] => LessThan2.IN19
Rx_fifo_used[5] => LessThan2.IN18
Rx_fifo_used[6] => LessThan2.IN17
Rx_fifo_used[7] => LessThan2.IN16
Rx_fifo_used[8] => LessThan2.IN15
Rx_fifo_used[9] => LessThan2.IN14
Rx_fifo_used[10] => LessThan2.IN13
Rx_fifo_full => LessThan2.IN24
Tx_fifo_rreq <= Tx_fifo_rreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_fifo_rdata[0] => FX2_FD[8]~24.DATAIN
Tx_fifo_rdata[1] => FX2_FD[9]~25.DATAIN
Tx_fifo_rdata[2] => FX2_FD[10]~26.DATAIN
Tx_fifo_rdata[3] => FX2_FD[11]~27.DATAIN
Tx_fifo_rdata[4] => FX2_FD[12]~28.DATAIN
Tx_fifo_rdata[5] => FX2_FD[13]~29.DATAIN
Tx_fifo_rdata[6] => FX2_FD[14]~30.DATAIN
Tx_fifo_rdata[7] => FX2_FD[15]~31.DATAIN
Tx_fifo_rdata[8] => FX2_FD[0]~16.DATAIN
Tx_fifo_rdata[9] => FX2_FD[1]~17.DATAIN
Tx_fifo_rdata[10] => FX2_FD[2]~18.DATAIN
Tx_fifo_rdata[11] => FX2_FD[3]~19.DATAIN
Tx_fifo_rdata[12] => FX2_FD[4]~20.DATAIN
Tx_fifo_rdata[13] => FX2_FD[5]~21.DATAIN
Tx_fifo_rdata[14] => FX2_FD[6]~22.DATAIN
Tx_fifo_rdata[15] => FX2_FD[7]~23.DATAIN
Tx_fifo_used[0] => LessThan0.IN25
Tx_fifo_used[1] => LessThan0.IN24
Tx_fifo_used[2] => LessThan0.IN23
Tx_fifo_used[3] => LessThan0.IN22
Tx_fifo_used[4] => LessThan0.IN21
Tx_fifo_used[5] => LessThan0.IN20
Tx_fifo_used[6] => LessThan0.IN19
Tx_fifo_used[7] => LessThan0.IN18
Tx_fifo_used[8] => LessThan0.IN17
Tx_fifo_used[9] => LessThan0.IN16
Tx_fifo_used[10] => LessThan0.IN15
Tx_fifo_used[11] => LessThan0.IN14
Tx_fifo_full => LessThan0.IN26
Sp_fifo_rreq <= Sp_fifo_rreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sp_fifo_rdata[0] => FX2_FD[8]~7.DATAIN
Sp_fifo_rdata[1] => FX2_FD[9]~6.DATAIN
Sp_fifo_rdata[2] => FX2_FD[10]~5.DATAIN
Sp_fifo_rdata[3] => FX2_FD[11]~4.DATAIN
Sp_fifo_rdata[4] => FX2_FD[12]~3.DATAIN
Sp_fifo_rdata[5] => FX2_FD[13]~2.DATAIN
Sp_fifo_rdata[6] => FX2_FD[14]~1.DATAIN
Sp_fifo_rdata[7] => FX2_FD[15]~0.DATAIN
Sp_fifo_rdata[8] => FX2_FD[0]~15.DATAIN
Sp_fifo_rdata[9] => FX2_FD[1]~14.DATAIN
Sp_fifo_rdata[10] => FX2_FD[2]~13.DATAIN
Sp_fifo_rdata[11] => FX2_FD[3]~12.DATAIN
Sp_fifo_rdata[12] => FX2_FD[4]~11.DATAIN
Sp_fifo_rdata[13] => FX2_FD[5]~10.DATAIN
Sp_fifo_rdata[14] => FX2_FD[6]~9.DATAIN
Sp_fifo_rdata[15] => FX2_FD[7]~8.DATAIN
Sp_fifo_used[0] => LessThan1.IN21
Sp_fifo_used[1] => LessThan1.IN20
Sp_fifo_used[2] => LessThan1.IN19
Sp_fifo_used[3] => LessThan1.IN18
Sp_fifo_used[4] => LessThan1.IN17
Sp_fifo_used[5] => LessThan1.IN16
Sp_fifo_used[6] => LessThan1.IN15
Sp_fifo_used[7] => LessThan1.IN14
Sp_fifo_used[8] => LessThan1.IN13
Sp_fifo_used[9] => LessThan1.IN12
Sp_fifo_full => LessThan1.IN22


|Ozy_Janus|cdc_sync:cdc_c23
siga[0] => q1~0.DATAA
rstb => q1~0.OUTPUTSELECT
rstb => sigb~0.OUTPUTSELECT
clkb => sigb[0]~reg0.CLK
clkb => q1[0].CLK
sigb[0] <= sigb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|pulsegen:cdc_m
sig => pulse~0.IN1
sig => p1~0.DATAA
rst => p1~0.OUTPUTSELECT
clk => p1.CLK
pulse <= pulse~0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_sync:cdc_c22
siga[0] => q1~0.DATAA
rstb => q1~0.OUTPUTSELECT
rstb => sigb~0.OUTPUTSELECT
clkb => sigb[0]~reg0.CLK
clkb => q1[0].CLK
sigb[0] <= sigb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|pulsegen:cdc_p
sig => pulse~0.IN1
sig => p1~0.DATAA
rst => p1~0.OUTPUTSELECT
clk => p1.CLK
pulse <= pulse~0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_sync:cdc_clr
siga[0] => q1~0.DATAA
rstb => q1~0.OUTPUTSELECT
rstb => sigb~0.OUTPUTSELECT
clkb => sigb[0]~reg0.CLK
clkb => q1[0].CLK
sigb[0] <= sigb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|pulsegen:cdc_j
sig => pulse~0.IN1
sig => p1~0.DATAA
rst => p1~0.OUTPUTSELECT
clk => p1.CLK
pulse <= pulse~0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_sync:cdc_jrdy
siga[0] => q1~0.DATAA
rstb => q1~0.OUTPUTSELECT
rstb => sigb~0.OUTPUTSELECT
clkb => sigb[0]~reg0.CLK
clkb => q1[0].CLK
sigb[0] <= sigb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_sync:cdc_jack
siga[0] => q1~0.DATAA
rstb => q1~0.OUTPUTSELECT
rstb => sigb~0.OUTPUTSELECT
clkb => sigb[0]~reg0.CLK
clkb => q1[0].CLK
sigb[0] <= sigb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_mcp:lra
a_rst => a_rst~0.IN1
a_clk => a_clk~0.IN1
a_data[0] => b_data~31.DATAB
a_data[1] => b_data~30.DATAB
a_data[2] => b_data~29.DATAB
a_data[3] => b_data~28.DATAB
a_data[4] => b_data~27.DATAB
a_data[5] => b_data~26.DATAB
a_data[6] => b_data~25.DATAB
a_data[7] => b_data~24.DATAB
a_data[8] => b_data~23.DATAB
a_data[9] => b_data~22.DATAB
a_data[10] => b_data~21.DATAB
a_data[11] => b_data~20.DATAB
a_data[12] => b_data~19.DATAB
a_data[13] => b_data~18.DATAB
a_data[14] => b_data~17.DATAB
a_data[15] => b_data~16.DATAB
a_data[16] => b_data~15.DATAB
a_data[17] => b_data~14.DATAB
a_data[18] => b_data~13.DATAB
a_data[19] => b_data~12.DATAB
a_data[20] => b_data~11.DATAB
a_data[21] => b_data~10.DATAB
a_data[22] => b_data~9.DATAB
a_data[23] => b_data~8.DATAB
a_data[24] => b_data~7.DATAB
a_data[25] => b_data~6.DATAB
a_data[26] => b_data~5.DATAB
a_data[27] => b_data~4.DATAB
a_data[28] => b_data~3.DATAB
a_data[29] => b_data~2.DATAB
a_data[30] => b_data~1.DATAB
a_data[31] => b_data~0.DATAB
a_data_rdy => a_rdy~1.OUTPUTSELECT
b_rst => b_rst~0.IN2
b_clk => b_clk~0.IN2
b_data[0] <= b_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[1] <= b_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[2] <= b_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[3] <= b_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[4] <= b_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[5] <= b_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[6] <= b_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[7] <= b_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[8] <= b_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[9] <= b_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[10] <= b_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[11] <= b_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[12] <= b_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[13] <= b_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[14] <= b_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[15] <= b_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[16] <= b_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[17] <= b_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[18] <= b_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[19] <= b_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[20] <= b_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[21] <= b_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[22] <= b_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[23] <= b_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[24] <= b_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[25] <= b_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[26] <= b_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[27] <= b_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[28] <= b_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[29] <= b_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[30] <= b_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[31] <= b_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_ack <= b_data_ack~1.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_mcp:lra|cdc_sync:rdy
siga[0] => q1~0.DATAA
rstb => q1~0.OUTPUTSELECT
rstb => sigb~0.OUTPUTSELECT
clkb => sigb[0]~reg0.CLK
clkb => q1[0].CLK
sigb[0] <= sigb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_mcp:lra|pulsegen:pls
sig => pulse~0.IN1
sig => p1~0.DATAA
rst => p1~0.OUTPUTSELECT
clk => p1.CLK
pulse <= pulse~0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_mcp:lra|cdc_sync:ack
siga[0] => q1~0.DATAA
rstb => q1~0.OUTPUTSELECT
rstb => sigb~0.OUTPUTSELECT
clkb => sigb[0]~reg0.CLK
clkb => q1[0].CLK
sigb[0] <= sigb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|NWire_xmit:M_LRAudio
irst => NW_state~5.OUTPUTSELECT
irst => NW_state~4.OUTPUTSELECT
irst => NW_state~3.OUTPUTSELECT
irst => NW_state~2.OUTPUTSELECT
irst => NW_state~1.OUTPUTSELECT
irst => NW_state~0.OUTPUTSELECT
irst => always2~3.IN1
irst => bcnt~31.OUTPUTSELECT
irst => bcnt~30.OUTPUTSELECT
irst => bcnt~29.OUTPUTSELECT
irst => bcnt~28.OUTPUTSELECT
irst => bcnt~27.OUTPUTSELECT
irst => bcnt~26.OUTPUTSELECT
irst => bcnt~25.OUTPUTSELECT
irst => bcnt~24.OUTPUTSELECT
irst => dly_cnt~51.OUTPUTSELECT
irst => dly_cnt~50.OUTPUTSELECT
irst => dly_cnt~49.OUTPUTSELECT
irst => dly_cnt~48.OUTPUTSELECT
irst => dly_cnt~47.OUTPUTSELECT
irst => dly_cnt~46.OUTPUTSELECT
irst => dly_cnt~45.OUTPUTSELECT
irst => dly_cnt~44.OUTPUTSELECT
irst => dly_cnt~43.OUTPUTSELECT
irst => dly_cnt~42.OUTPUTSELECT
irst => dly_cnt~41.OUTPUTSELECT
irst => dly_cnt~40.OUTPUTSELECT
irst => dly_cnt~39.OUTPUTSELECT
irst => dly_cnt~38.OUTPUTSELECT
irst => dly_cnt~37.OUTPUTSELECT
irst => dly_cnt~36.OUTPUTSELECT
irst => dly_cnt~35.OUTPUTSELECT
irst => dly_cnt~34.OUTPUTSELECT
irst => dly_cnt~33.OUTPUTSELECT
irst => dly_cnt~32.OUTPUTSELECT
irst => dly_cnt~31.OUTPUTSELECT
irst => dly_cnt~30.OUTPUTSELECT
irst => dly_cnt~29.OUTPUTSELECT
irst => dly_cnt~28.OUTPUTSELECT
irst => dly_cnt~27.OUTPUTSELECT
irst => dly_cnt~26.OUTPUTSELECT
irst => iack~2.OUTPUTSELECT
irst => irdy~0.OUTPUTSELECT
iclk => DIFF_CLK.id1[31].CLK
iclk => DIFF_CLK.id1[30].CLK
iclk => DIFF_CLK.id1[29].CLK
iclk => DIFF_CLK.id1[28].CLK
iclk => DIFF_CLK.id1[27].CLK
iclk => DIFF_CLK.id1[26].CLK
iclk => DIFF_CLK.id1[25].CLK
iclk => DIFF_CLK.id1[24].CLK
iclk => DIFF_CLK.id1[23].CLK
iclk => DIFF_CLK.id1[22].CLK
iclk => DIFF_CLK.id1[21].CLK
iclk => DIFF_CLK.id1[20].CLK
iclk => DIFF_CLK.id1[19].CLK
iclk => DIFF_CLK.id1[18].CLK
iclk => DIFF_CLK.id1[17].CLK
iclk => DIFF_CLK.id1[16].CLK
iclk => DIFF_CLK.id1[15].CLK
iclk => DIFF_CLK.id1[14].CLK
iclk => DIFF_CLK.id1[13].CLK
iclk => DIFF_CLK.id1[12].CLK
iclk => DIFF_CLK.id1[11].CLK
iclk => DIFF_CLK.id1[10].CLK
iclk => DIFF_CLK.id1[9].CLK
iclk => DIFF_CLK.id1[8].CLK
iclk => DIFF_CLK.id1[7].CLK
iclk => DIFF_CLK.id1[6].CLK
iclk => DIFF_CLK.id1[5].CLK
iclk => DIFF_CLK.id1[4].CLK
iclk => DIFF_CLK.id1[3].CLK
iclk => DIFF_CLK.id1[2].CLK
iclk => DIFF_CLK.id1[1].CLK
iclk => DIFF_CLK.id1[0].CLK
iclk => DIFF_CLK.id0[31].CLK
iclk => DIFF_CLK.id0[30].CLK
iclk => DIFF_CLK.id0[29].CLK
iclk => DIFF_CLK.id0[28].CLK
iclk => DIFF_CLK.id0[27].CLK
iclk => DIFF_CLK.id0[26].CLK
iclk => DIFF_CLK.id0[25].CLK
iclk => DIFF_CLK.id0[24].CLK
iclk => DIFF_CLK.id0[23].CLK
iclk => DIFF_CLK.id0[22].CLK
iclk => DIFF_CLK.id0[21].CLK
iclk => DIFF_CLK.id0[20].CLK
iclk => DIFF_CLK.id0[19].CLK
iclk => DIFF_CLK.id0[18].CLK
iclk => DIFF_CLK.id0[17].CLK
iclk => DIFF_CLK.id0[16].CLK
iclk => DIFF_CLK.id0[15].CLK
iclk => DIFF_CLK.id0[14].CLK
iclk => DIFF_CLK.id0[13].CLK
iclk => DIFF_CLK.id0[12].CLK
iclk => DIFF_CLK.id0[11].CLK
iclk => DIFF_CLK.id0[10].CLK
iclk => DIFF_CLK.id0[9].CLK
iclk => DIFF_CLK.id0[8].CLK
iclk => DIFF_CLK.id0[7].CLK
iclk => DIFF_CLK.id0[6].CLK
iclk => DIFF_CLK.id0[5].CLK
iclk => DIFF_CLK.id0[4].CLK
iclk => DIFF_CLK.id0[3].CLK
iclk => DIFF_CLK.id0[2].CLK
iclk => DIFF_CLK.id0[1].CLK
iclk => DIFF_CLK.id0[0].CLK
iclk => DIFF_CLK.iq2.CLK
iclk => DIFF_CLK.iq1.CLK
iclk => DIFF_CLK.iq0.CLK
iclk => irdy.CLK
iclk => iack.CLK
iclk => dly_cnt[25].CLK
iclk => dly_cnt[24].CLK
iclk => dly_cnt[23].CLK
iclk => dly_cnt[22].CLK
iclk => dly_cnt[21].CLK
iclk => dly_cnt[20].CLK
iclk => dly_cnt[19].CLK
iclk => dly_cnt[18].CLK
iclk => dly_cnt[17].CLK
iclk => dly_cnt[16].CLK
iclk => dly_cnt[15].CLK
iclk => dly_cnt[14].CLK
iclk => dly_cnt[13].CLK
iclk => dly_cnt[12].CLK
iclk => dly_cnt[11].CLK
iclk => dly_cnt[10].CLK
iclk => dly_cnt[9].CLK
iclk => dly_cnt[8].CLK
iclk => dly_cnt[7].CLK
iclk => dly_cnt[6].CLK
iclk => dly_cnt[5].CLK
iclk => dly_cnt[4].CLK
iclk => dly_cnt[3].CLK
iclk => dly_cnt[2].CLK
iclk => dly_cnt[1].CLK
iclk => dly_cnt[0].CLK
iclk => bcnt[7].CLK
iclk => bcnt[6].CLK
iclk => bcnt[5].CLK
iclk => bcnt[4].CLK
iclk => bcnt[3].CLK
iclk => bcnt[2].CLK
iclk => bcnt[1].CLK
iclk => bcnt[0].CLK
iclk => id[31].CLK
iclk => id[30].CLK
iclk => id[29].CLK
iclk => id[28].CLK
iclk => id[27].CLK
iclk => id[26].CLK
iclk => id[25].CLK
iclk => id[24].CLK
iclk => id[23].CLK
iclk => id[22].CLK
iclk => id[21].CLK
iclk => id[20].CLK
iclk => id[19].CLK
iclk => id[18].CLK
iclk => id[17].CLK
iclk => id[16].CLK
iclk => id[15].CLK
iclk => id[14].CLK
iclk => id[13].CLK
iclk => id[12].CLK
iclk => id[11].CLK
iclk => id[10].CLK
iclk => id[9].CLK
iclk => id[8].CLK
iclk => id[7].CLK
iclk => id[6].CLK
iclk => id[5].CLK
iclk => id[4].CLK
iclk => id[3].CLK
iclk => id[2].CLK
iclk => id[1].CLK
iclk => id[0].CLK
iclk => data_cnt[4].CLK
iclk => data_cnt[3].CLK
iclk => data_cnt[2].CLK
iclk => data_cnt[1].CLK
iclk => data_cnt[0].CLK
xrst => ~NO_FANOUT~
xclk => DIFF_CLK.xr1.CLK
xclk => DIFF_CLK.xr0.CLK
xclk => DIFF_CLK.xa1.CLK
xclk => DIFF_CLK.xa0.CLK
xdata[0] => DIFF_CLK.id0[0].DATAIN
xdata[1] => DIFF_CLK.id0[1].DATAIN
xdata[2] => DIFF_CLK.id0[2].DATAIN
xdata[3] => DIFF_CLK.id0[3].DATAIN
xdata[4] => DIFF_CLK.id0[4].DATAIN
xdata[5] => DIFF_CLK.id0[5].DATAIN
xdata[6] => DIFF_CLK.id0[6].DATAIN
xdata[7] => DIFF_CLK.id0[7].DATAIN
xdata[8] => DIFF_CLK.id0[8].DATAIN
xdata[9] => DIFF_CLK.id0[9].DATAIN
xdata[10] => DIFF_CLK.id0[10].DATAIN
xdata[11] => DIFF_CLK.id0[11].DATAIN
xdata[12] => DIFF_CLK.id0[12].DATAIN
xdata[13] => DIFF_CLK.id0[13].DATAIN
xdata[14] => DIFF_CLK.id0[14].DATAIN
xdata[15] => DIFF_CLK.id0[15].DATAIN
xdata[16] => DIFF_CLK.id0[16].DATAIN
xdata[17] => DIFF_CLK.id0[17].DATAIN
xdata[18] => DIFF_CLK.id0[18].DATAIN
xdata[19] => DIFF_CLK.id0[19].DATAIN
xdata[20] => DIFF_CLK.id0[20].DATAIN
xdata[21] => DIFF_CLK.id0[21].DATAIN
xdata[22] => DIFF_CLK.id0[22].DATAIN
xdata[23] => DIFF_CLK.id0[23].DATAIN
xdata[24] => DIFF_CLK.id0[24].DATAIN
xdata[25] => DIFF_CLK.id0[25].DATAIN
xdata[26] => DIFF_CLK.id0[26].DATAIN
xdata[27] => DIFF_CLK.id0[27].DATAIN
xdata[28] => DIFF_CLK.id0[28].DATAIN
xdata[29] => DIFF_CLK.id0[29].DATAIN
xdata[30] => DIFF_CLK.id0[30].DATAIN
xdata[31] => DIFF_CLK.id0[31].DATAIN
xreq => DIFF_CLK.iq0.DATAIN
xrdy <= DIFF_CLK.xr1.DB_MAX_OUTPUT_PORT_TYPE
xack <= DIFF_CLK.xa1.DB_MAX_OUTPUT_PORT_TYPE
dout <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|I2S_xmit:J_LRAudio
rst => last_data~63.OUTPUTSELECT
rst => last_data~62.OUTPUTSELECT
rst => last_data~61.OUTPUTSELECT
rst => last_data~60.OUTPUTSELECT
rst => last_data~59.OUTPUTSELECT
rst => last_data~58.OUTPUTSELECT
rst => last_data~57.OUTPUTSELECT
rst => last_data~56.OUTPUTSELECT
rst => last_data~55.OUTPUTSELECT
rst => last_data~54.OUTPUTSELECT
rst => last_data~53.OUTPUTSELECT
rst => last_data~52.OUTPUTSELECT
rst => last_data~51.OUTPUTSELECT
rst => last_data~50.OUTPUTSELECT
rst => last_data~49.OUTPUTSELECT
rst => last_data~48.OUTPUTSELECT
rst => last_data~47.OUTPUTSELECT
rst => last_data~46.OUTPUTSELECT
rst => last_data~45.OUTPUTSELECT
rst => last_data~44.OUTPUTSELECT
rst => last_data~43.OUTPUTSELECT
rst => last_data~42.OUTPUTSELECT
rst => last_data~41.OUTPUTSELECT
rst => last_data~40.OUTPUTSELECT
rst => last_data~39.OUTPUTSELECT
rst => last_data~38.OUTPUTSELECT
rst => last_data~37.OUTPUTSELECT
rst => last_data~36.OUTPUTSELECT
rst => last_data~35.OUTPUTSELECT
rst => last_data~34.OUTPUTSELECT
rst => last_data~33.OUTPUTSELECT
rst => last_data~32.OUTPUTSELECT
rst => xmit_rdy~2.OUTPUTSELECT
rst => TLV_state~4.OUTPUTSELECT
rst => TLV_state~3.OUTPUTSELECT
rst => TLV_state~2.OUTPUTSELECT
rst => TLV_state~1.OUTPUTSELECT
rst => TLV_state~0.OUTPUTSELECT
lrclk => Selector4.IN3
lrclk => Selector1.IN2
lrclk => Selector0.IN1
lrclk => Selector2.IN1
lrclk => Selector3.IN1
clk => xmit_rdy~reg0.CLK
clk => last_data[31].CLK
clk => last_data[30].CLK
clk => last_data[29].CLK
clk => last_data[28].CLK
clk => last_data[27].CLK
clk => last_data[26].CLK
clk => last_data[25].CLK
clk => last_data[24].CLK
clk => last_data[23].CLK
clk => last_data[22].CLK
clk => last_data[21].CLK
clk => last_data[20].CLK
clk => last_data[19].CLK
clk => last_data[18].CLK
clk => last_data[17].CLK
clk => last_data[16].CLK
clk => last_data[15].CLK
clk => last_data[14].CLK
clk => last_data[13].CLK
clk => last_data[12].CLK
clk => last_data[11].CLK
clk => last_data[10].CLK
clk => last_data[9].CLK
clk => last_data[8].CLK
clk => last_data[7].CLK
clk => last_data[6].CLK
clk => last_data[5].CLK
clk => last_data[4].CLK
clk => last_data[3].CLK
clk => last_data[2].CLK
clk => last_data[1].CLK
clk => last_data[0].CLK
clk => data[15].CLK
clk => data[14].CLK
clk => data[13].CLK
clk => data[12].CLK
clk => data[11].CLK
clk => data[10].CLK
clk => data[9].CLK
clk => data[8].CLK
clk => data[7].CLK
clk => data[6].CLK
clk => data[5].CLK
clk => data[4].CLK
clk => data[3].CLK
clk => data[2].CLK
clk => data[1].CLK
clk => data[0].CLK
clk => obit.CLK
clk => outbit~reg0.CLK
clk => bit_count[3].CLK
clk => bit_count[2].CLK
clk => bit_count[1].CLK
clk => bit_count[0].CLK
CBrise => always1~0.IN1
CBrise => always0~1.IN1
CBrise => data~15.OUTPUTSELECT
CBrise => data~14.OUTPUTSELECT
CBrise => data~13.OUTPUTSELECT
CBrise => data~12.OUTPUTSELECT
CBrise => data~11.OUTPUTSELECT
CBrise => data~10.OUTPUTSELECT
CBrise => data~9.OUTPUTSELECT
CBrise => data~8.OUTPUTSELECT
CBrise => data~7.OUTPUTSELECT
CBrise => data~6.OUTPUTSELECT
CBrise => data~5.OUTPUTSELECT
CBrise => data~4.OUTPUTSELECT
CBrise => data~3.OUTPUTSELECT
CBrise => data~2.OUTPUTSELECT
CBrise => data~1.OUTPUTSELECT
CBrise => data~0.OUTPUTSELECT
CBrise => obit.ENA
CBfall => outbit~reg0.ENA
sample[0] => last_data~31.DATAB
sample[1] => last_data~30.DATAB
sample[2] => last_data~29.DATAB
sample[3] => last_data~28.DATAB
sample[4] => last_data~27.DATAB
sample[5] => last_data~26.DATAB
sample[6] => last_data~25.DATAB
sample[7] => last_data~24.DATAB
sample[8] => last_data~23.DATAB
sample[9] => last_data~22.DATAB
sample[10] => last_data~21.DATAB
sample[11] => last_data~20.DATAB
sample[12] => last_data~19.DATAB
sample[13] => last_data~18.DATAB
sample[14] => last_data~17.DATAB
sample[15] => last_data~16.DATAB
sample[16] => last_data~15.DATAB
sample[17] => last_data~14.DATAB
sample[18] => last_data~13.DATAB
sample[19] => last_data~12.DATAB
sample[20] => last_data~11.DATAB
sample[21] => last_data~10.DATAB
sample[22] => last_data~9.DATAB
sample[23] => last_data~8.DATAB
sample[24] => last_data~7.DATAB
sample[25] => last_data~6.DATAB
sample[26] => last_data~5.DATAB
sample[27] => last_data~4.DATAB
sample[28] => last_data~3.DATAB
sample[29] => last_data~2.DATAB
sample[30] => last_data~1.DATAB
sample[31] => last_data~0.DATAB
outbit <= outbit~reg0.DB_MAX_OUTPUT_PORT_TYPE
xmit_rdy <= xmit_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
xmit_ack => xmit_rdy~0.OUTPUTSELECT


|Ozy_Janus|NWire_xmit:P_IQPWM
irst => NW_state~5.OUTPUTSELECT
irst => NW_state~4.OUTPUTSELECT
irst => NW_state~3.OUTPUTSELECT
irst => NW_state~2.OUTPUTSELECT
irst => NW_state~1.OUTPUTSELECT
irst => NW_state~0.OUTPUTSELECT
irst => always2~3.IN1
irst => bcnt~31.OUTPUTSELECT
irst => bcnt~30.OUTPUTSELECT
irst => bcnt~29.OUTPUTSELECT
irst => bcnt~28.OUTPUTSELECT
irst => bcnt~27.OUTPUTSELECT
irst => bcnt~26.OUTPUTSELECT
irst => bcnt~25.OUTPUTSELECT
irst => bcnt~24.OUTPUTSELECT
irst => dly_cnt~51.OUTPUTSELECT
irst => dly_cnt~50.OUTPUTSELECT
irst => dly_cnt~49.OUTPUTSELECT
irst => dly_cnt~48.OUTPUTSELECT
irst => dly_cnt~47.OUTPUTSELECT
irst => dly_cnt~46.OUTPUTSELECT
irst => dly_cnt~45.OUTPUTSELECT
irst => dly_cnt~44.OUTPUTSELECT
irst => dly_cnt~43.OUTPUTSELECT
irst => dly_cnt~42.OUTPUTSELECT
irst => dly_cnt~41.OUTPUTSELECT
irst => dly_cnt~40.OUTPUTSELECT
irst => dly_cnt~39.OUTPUTSELECT
irst => dly_cnt~38.OUTPUTSELECT
irst => dly_cnt~37.OUTPUTSELECT
irst => dly_cnt~36.OUTPUTSELECT
irst => dly_cnt~35.OUTPUTSELECT
irst => dly_cnt~34.OUTPUTSELECT
irst => dly_cnt~33.OUTPUTSELECT
irst => dly_cnt~32.OUTPUTSELECT
irst => dly_cnt~31.OUTPUTSELECT
irst => dly_cnt~30.OUTPUTSELECT
irst => dly_cnt~29.OUTPUTSELECT
irst => dly_cnt~28.OUTPUTSELECT
irst => dly_cnt~27.OUTPUTSELECT
irst => dly_cnt~26.OUTPUTSELECT
irst => iack~2.OUTPUTSELECT
irst => irdy~0.OUTPUTSELECT
iclk => DIFF_CLK.id1[31].CLK
iclk => DIFF_CLK.id1[30].CLK
iclk => DIFF_CLK.id1[29].CLK
iclk => DIFF_CLK.id1[28].CLK
iclk => DIFF_CLK.id1[27].CLK
iclk => DIFF_CLK.id1[26].CLK
iclk => DIFF_CLK.id1[25].CLK
iclk => DIFF_CLK.id1[24].CLK
iclk => DIFF_CLK.id1[23].CLK
iclk => DIFF_CLK.id1[22].CLK
iclk => DIFF_CLK.id1[21].CLK
iclk => DIFF_CLK.id1[20].CLK
iclk => DIFF_CLK.id1[19].CLK
iclk => DIFF_CLK.id1[18].CLK
iclk => DIFF_CLK.id1[17].CLK
iclk => DIFF_CLK.id1[16].CLK
iclk => DIFF_CLK.id1[15].CLK
iclk => DIFF_CLK.id1[14].CLK
iclk => DIFF_CLK.id1[13].CLK
iclk => DIFF_CLK.id1[12].CLK
iclk => DIFF_CLK.id1[11].CLK
iclk => DIFF_CLK.id1[10].CLK
iclk => DIFF_CLK.id1[9].CLK
iclk => DIFF_CLK.id1[8].CLK
iclk => DIFF_CLK.id1[7].CLK
iclk => DIFF_CLK.id1[6].CLK
iclk => DIFF_CLK.id1[5].CLK
iclk => DIFF_CLK.id1[4].CLK
iclk => DIFF_CLK.id1[3].CLK
iclk => DIFF_CLK.id1[2].CLK
iclk => DIFF_CLK.id1[1].CLK
iclk => DIFF_CLK.id1[0].CLK
iclk => DIFF_CLK.id0[31].CLK
iclk => DIFF_CLK.id0[30].CLK
iclk => DIFF_CLK.id0[29].CLK
iclk => DIFF_CLK.id0[28].CLK
iclk => DIFF_CLK.id0[27].CLK
iclk => DIFF_CLK.id0[26].CLK
iclk => DIFF_CLK.id0[25].CLK
iclk => DIFF_CLK.id0[24].CLK
iclk => DIFF_CLK.id0[23].CLK
iclk => DIFF_CLK.id0[22].CLK
iclk => DIFF_CLK.id0[21].CLK
iclk => DIFF_CLK.id0[20].CLK
iclk => DIFF_CLK.id0[19].CLK
iclk => DIFF_CLK.id0[18].CLK
iclk => DIFF_CLK.id0[17].CLK
iclk => DIFF_CLK.id0[16].CLK
iclk => DIFF_CLK.id0[15].CLK
iclk => DIFF_CLK.id0[14].CLK
iclk => DIFF_CLK.id0[13].CLK
iclk => DIFF_CLK.id0[12].CLK
iclk => DIFF_CLK.id0[11].CLK
iclk => DIFF_CLK.id0[10].CLK
iclk => DIFF_CLK.id0[9].CLK
iclk => DIFF_CLK.id0[8].CLK
iclk => DIFF_CLK.id0[7].CLK
iclk => DIFF_CLK.id0[6].CLK
iclk => DIFF_CLK.id0[5].CLK
iclk => DIFF_CLK.id0[4].CLK
iclk => DIFF_CLK.id0[3].CLK
iclk => DIFF_CLK.id0[2].CLK
iclk => DIFF_CLK.id0[1].CLK
iclk => DIFF_CLK.id0[0].CLK
iclk => DIFF_CLK.iq2.CLK
iclk => DIFF_CLK.iq1.CLK
iclk => DIFF_CLK.iq0.CLK
iclk => irdy.CLK
iclk => iack.CLK
iclk => dly_cnt[25].CLK
iclk => dly_cnt[24].CLK
iclk => dly_cnt[23].CLK
iclk => dly_cnt[22].CLK
iclk => dly_cnt[21].CLK
iclk => dly_cnt[20].CLK
iclk => dly_cnt[19].CLK
iclk => dly_cnt[18].CLK
iclk => dly_cnt[17].CLK
iclk => dly_cnt[16].CLK
iclk => dly_cnt[15].CLK
iclk => dly_cnt[14].CLK
iclk => dly_cnt[13].CLK
iclk => dly_cnt[12].CLK
iclk => dly_cnt[11].CLK
iclk => dly_cnt[10].CLK
iclk => dly_cnt[9].CLK
iclk => dly_cnt[8].CLK
iclk => dly_cnt[7].CLK
iclk => dly_cnt[6].CLK
iclk => dly_cnt[5].CLK
iclk => dly_cnt[4].CLK
iclk => dly_cnt[3].CLK
iclk => dly_cnt[2].CLK
iclk => dly_cnt[1].CLK
iclk => dly_cnt[0].CLK
iclk => bcnt[7].CLK
iclk => bcnt[6].CLK
iclk => bcnt[5].CLK
iclk => bcnt[4].CLK
iclk => bcnt[3].CLK
iclk => bcnt[2].CLK
iclk => bcnt[1].CLK
iclk => bcnt[0].CLK
iclk => id[31].CLK
iclk => id[30].CLK
iclk => id[29].CLK
iclk => id[28].CLK
iclk => id[27].CLK
iclk => id[26].CLK
iclk => id[25].CLK
iclk => id[24].CLK
iclk => id[23].CLK
iclk => id[22].CLK
iclk => id[21].CLK
iclk => id[20].CLK
iclk => id[19].CLK
iclk => id[18].CLK
iclk => id[17].CLK
iclk => id[16].CLK
iclk => id[15].CLK
iclk => id[14].CLK
iclk => id[13].CLK
iclk => id[12].CLK
iclk => id[11].CLK
iclk => id[10].CLK
iclk => id[9].CLK
iclk => id[8].CLK
iclk => id[7].CLK
iclk => id[6].CLK
iclk => id[5].CLK
iclk => id[4].CLK
iclk => id[3].CLK
iclk => id[2].CLK
iclk => id[1].CLK
iclk => id[0].CLK
iclk => data_cnt[4].CLK
iclk => data_cnt[3].CLK
iclk => data_cnt[2].CLK
iclk => data_cnt[1].CLK
iclk => data_cnt[0].CLK
xrst => ~NO_FANOUT~
xclk => DIFF_CLK.xr1.CLK
xclk => DIFF_CLK.xr0.CLK
xclk => DIFF_CLK.xa1.CLK
xclk => DIFF_CLK.xa0.CLK
xdata[0] => DIFF_CLK.id0[0].DATAIN
xdata[1] => DIFF_CLK.id0[1].DATAIN
xdata[2] => DIFF_CLK.id0[2].DATAIN
xdata[3] => DIFF_CLK.id0[3].DATAIN
xdata[4] => DIFF_CLK.id0[4].DATAIN
xdata[5] => DIFF_CLK.id0[5].DATAIN
xdata[6] => DIFF_CLK.id0[6].DATAIN
xdata[7] => DIFF_CLK.id0[7].DATAIN
xdata[8] => DIFF_CLK.id0[8].DATAIN
xdata[9] => DIFF_CLK.id0[9].DATAIN
xdata[10] => DIFF_CLK.id0[10].DATAIN
xdata[11] => DIFF_CLK.id0[11].DATAIN
xdata[12] => DIFF_CLK.id0[12].DATAIN
xdata[13] => DIFF_CLK.id0[13].DATAIN
xdata[14] => DIFF_CLK.id0[14].DATAIN
xdata[15] => DIFF_CLK.id0[15].DATAIN
xdata[16] => DIFF_CLK.id0[16].DATAIN
xdata[17] => DIFF_CLK.id0[17].DATAIN
xdata[18] => DIFF_CLK.id0[18].DATAIN
xdata[19] => DIFF_CLK.id0[19].DATAIN
xdata[20] => DIFF_CLK.id0[20].DATAIN
xdata[21] => DIFF_CLK.id0[21].DATAIN
xdata[22] => DIFF_CLK.id0[22].DATAIN
xdata[23] => DIFF_CLK.id0[23].DATAIN
xdata[24] => DIFF_CLK.id0[24].DATAIN
xdata[25] => DIFF_CLK.id0[25].DATAIN
xdata[26] => DIFF_CLK.id0[26].DATAIN
xdata[27] => DIFF_CLK.id0[27].DATAIN
xdata[28] => DIFF_CLK.id0[28].DATAIN
xdata[29] => DIFF_CLK.id0[29].DATAIN
xdata[30] => DIFF_CLK.id0[30].DATAIN
xdata[31] => DIFF_CLK.id0[31].DATAIN
xreq => DIFF_CLK.iq0.DATAIN
xrdy <= DIFF_CLK.xr1.DB_MAX_OUTPUT_PORT_TYPE
xack <= DIFF_CLK.xa1.DB_MAX_OUTPUT_PORT_TYPE
dout <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_mcp:iqp
a_rst => a_rst~0.IN1
a_clk => a_clk~0.IN1
a_data[0] => b_data~31.DATAB
a_data[1] => b_data~30.DATAB
a_data[2] => b_data~29.DATAB
a_data[3] => b_data~28.DATAB
a_data[4] => b_data~27.DATAB
a_data[5] => b_data~26.DATAB
a_data[6] => b_data~25.DATAB
a_data[7] => b_data~24.DATAB
a_data[8] => b_data~23.DATAB
a_data[9] => b_data~22.DATAB
a_data[10] => b_data~21.DATAB
a_data[11] => b_data~20.DATAB
a_data[12] => b_data~19.DATAB
a_data[13] => b_data~18.DATAB
a_data[14] => b_data~17.DATAB
a_data[15] => b_data~16.DATAB
a_data[16] => b_data~15.DATAB
a_data[17] => b_data~14.DATAB
a_data[18] => b_data~13.DATAB
a_data[19] => b_data~12.DATAB
a_data[20] => b_data~11.DATAB
a_data[21] => b_data~10.DATAB
a_data[22] => b_data~9.DATAB
a_data[23] => b_data~8.DATAB
a_data[24] => b_data~7.DATAB
a_data[25] => b_data~6.DATAB
a_data[26] => b_data~5.DATAB
a_data[27] => b_data~4.DATAB
a_data[28] => b_data~3.DATAB
a_data[29] => b_data~2.DATAB
a_data[30] => b_data~1.DATAB
a_data[31] => b_data~0.DATAB
a_data_rdy => a_rdy~1.OUTPUTSELECT
b_rst => b_rst~0.IN2
b_clk => b_clk~0.IN2
b_data[0] <= b_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[1] <= b_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[2] <= b_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[3] <= b_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[4] <= b_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[5] <= b_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[6] <= b_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[7] <= b_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[8] <= b_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[9] <= b_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[10] <= b_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[11] <= b_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[12] <= b_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[13] <= b_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[14] <= b_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[15] <= b_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[16] <= b_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[17] <= b_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[18] <= b_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[19] <= b_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[20] <= b_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[21] <= b_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[22] <= b_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[23] <= b_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[24] <= b_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[25] <= b_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[26] <= b_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[27] <= b_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[28] <= b_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[29] <= b_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[30] <= b_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[31] <= b_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_ack <= b_data_ack~1.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_mcp:iqp|cdc_sync:rdy
siga[0] => q1~0.DATAA
rstb => q1~0.OUTPUTSELECT
rstb => sigb~0.OUTPUTSELECT
clkb => sigb[0]~reg0.CLK
clkb => q1[0].CLK
sigb[0] <= sigb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_mcp:iqp|pulsegen:pls
sig => pulse~0.IN1
sig => p1~0.DATAA
rst => p1~0.OUTPUTSELECT
clk => p1.CLK
pulse <= pulse~0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|cdc_mcp:iqp|cdc_sync:ack
siga[0] => q1~0.DATAA
rstb => q1~0.OUTPUTSELECT
rstb => sigb~0.OUTPUTSELECT
clkb => sigb[0]~reg0.CLK
clkb => q1[0].CLK
sigb[0] <= sigb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|I2S_xmit:J_IQPWM
rst => last_data~63.OUTPUTSELECT
rst => last_data~62.OUTPUTSELECT
rst => last_data~61.OUTPUTSELECT
rst => last_data~60.OUTPUTSELECT
rst => last_data~59.OUTPUTSELECT
rst => last_data~58.OUTPUTSELECT
rst => last_data~57.OUTPUTSELECT
rst => last_data~56.OUTPUTSELECT
rst => last_data~55.OUTPUTSELECT
rst => last_data~54.OUTPUTSELECT
rst => last_data~53.OUTPUTSELECT
rst => last_data~52.OUTPUTSELECT
rst => last_data~51.OUTPUTSELECT
rst => last_data~50.OUTPUTSELECT
rst => last_data~49.OUTPUTSELECT
rst => last_data~48.OUTPUTSELECT
rst => last_data~47.OUTPUTSELECT
rst => last_data~46.OUTPUTSELECT
rst => last_data~45.OUTPUTSELECT
rst => last_data~44.OUTPUTSELECT
rst => last_data~43.OUTPUTSELECT
rst => last_data~42.OUTPUTSELECT
rst => last_data~41.OUTPUTSELECT
rst => last_data~40.OUTPUTSELECT
rst => last_data~39.OUTPUTSELECT
rst => last_data~38.OUTPUTSELECT
rst => last_data~37.OUTPUTSELECT
rst => last_data~36.OUTPUTSELECT
rst => last_data~35.OUTPUTSELECT
rst => last_data~34.OUTPUTSELECT
rst => last_data~33.OUTPUTSELECT
rst => last_data~32.OUTPUTSELECT
rst => xmit_rdy~2.OUTPUTSELECT
rst => TLV_state~4.OUTPUTSELECT
rst => TLV_state~3.OUTPUTSELECT
rst => TLV_state~2.OUTPUTSELECT
rst => TLV_state~1.OUTPUTSELECT
rst => TLV_state~0.OUTPUTSELECT
lrclk => Selector4.IN3
lrclk => Selector1.IN2
lrclk => Selector0.IN1
lrclk => Selector2.IN1
lrclk => Selector3.IN1
clk => xmit_rdy~reg0.CLK
clk => last_data[31].CLK
clk => last_data[30].CLK
clk => last_data[29].CLK
clk => last_data[28].CLK
clk => last_data[27].CLK
clk => last_data[26].CLK
clk => last_data[25].CLK
clk => last_data[24].CLK
clk => last_data[23].CLK
clk => last_data[22].CLK
clk => last_data[21].CLK
clk => last_data[20].CLK
clk => last_data[19].CLK
clk => last_data[18].CLK
clk => last_data[17].CLK
clk => last_data[16].CLK
clk => last_data[15].CLK
clk => last_data[14].CLK
clk => last_data[13].CLK
clk => last_data[12].CLK
clk => last_data[11].CLK
clk => last_data[10].CLK
clk => last_data[9].CLK
clk => last_data[8].CLK
clk => last_data[7].CLK
clk => last_data[6].CLK
clk => last_data[5].CLK
clk => last_data[4].CLK
clk => last_data[3].CLK
clk => last_data[2].CLK
clk => last_data[1].CLK
clk => last_data[0].CLK
clk => data[15].CLK
clk => data[14].CLK
clk => data[13].CLK
clk => data[12].CLK
clk => data[11].CLK
clk => data[10].CLK
clk => data[9].CLK
clk => data[8].CLK
clk => data[7].CLK
clk => data[6].CLK
clk => data[5].CLK
clk => data[4].CLK
clk => data[3].CLK
clk => data[2].CLK
clk => data[1].CLK
clk => data[0].CLK
clk => obit.CLK
clk => outbit~reg0.CLK
clk => bit_count[3].CLK
clk => bit_count[2].CLK
clk => bit_count[1].CLK
clk => bit_count[0].CLK
CBrise => always1~0.IN1
CBrise => always0~1.IN1
CBrise => data~15.OUTPUTSELECT
CBrise => data~14.OUTPUTSELECT
CBrise => data~13.OUTPUTSELECT
CBrise => data~12.OUTPUTSELECT
CBrise => data~11.OUTPUTSELECT
CBrise => data~10.OUTPUTSELECT
CBrise => data~9.OUTPUTSELECT
CBrise => data~8.OUTPUTSELECT
CBrise => data~7.OUTPUTSELECT
CBrise => data~6.OUTPUTSELECT
CBrise => data~5.OUTPUTSELECT
CBrise => data~4.OUTPUTSELECT
CBrise => data~3.OUTPUTSELECT
CBrise => data~2.OUTPUTSELECT
CBrise => data~1.OUTPUTSELECT
CBrise => data~0.OUTPUTSELECT
CBrise => obit.ENA
CBfall => outbit~reg0.ENA
sample[0] => last_data~31.DATAB
sample[1] => last_data~30.DATAB
sample[2] => last_data~29.DATAB
sample[3] => last_data~28.DATAB
sample[4] => last_data~27.DATAB
sample[5] => last_data~26.DATAB
sample[6] => last_data~25.DATAB
sample[7] => last_data~24.DATAB
sample[8] => last_data~23.DATAB
sample[9] => last_data~22.DATAB
sample[10] => last_data~21.DATAB
sample[11] => last_data~20.DATAB
sample[12] => last_data~19.DATAB
sample[13] => last_data~18.DATAB
sample[14] => last_data~17.DATAB
sample[15] => last_data~16.DATAB
sample[16] => last_data~15.DATAB
sample[17] => last_data~14.DATAB
sample[18] => last_data~13.DATAB
sample[19] => last_data~12.DATAB
sample[20] => last_data~11.DATAB
sample[21] => last_data~10.DATAB
sample[22] => last_data~9.DATAB
sample[23] => last_data~8.DATAB
sample[24] => last_data~7.DATAB
sample[25] => last_data~6.DATAB
sample[26] => last_data~5.DATAB
sample[27] => last_data~4.DATAB
sample[28] => last_data~3.DATAB
sample[29] => last_data~2.DATAB
sample[30] => last_data~1.DATAB
sample[31] => last_data~0.DATAB
outbit <= outbit~reg0.DB_MAX_OUTPUT_PORT_TYPE
xmit_rdy <= xmit_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
xmit_ack => xmit_rdy~0.OUTPUTSELECT


|Ozy_Janus|NWire_xmit:CCxmit
irst => NW_state~5.OUTPUTSELECT
irst => NW_state~4.OUTPUTSELECT
irst => NW_state~3.OUTPUTSELECT
irst => NW_state~2.OUTPUTSELECT
irst => NW_state~1.OUTPUTSELECT
irst => NW_state~0.OUTPUTSELECT
irst => always0~3.IN1
irst => bcnt~47.OUTPUTSELECT
irst => bcnt~46.OUTPUTSELECT
irst => bcnt~45.OUTPUTSELECT
irst => bcnt~44.OUTPUTSELECT
irst => bcnt~43.OUTPUTSELECT
irst => bcnt~42.OUTPUTSELECT
irst => bcnt~41.OUTPUTSELECT
irst => bcnt~40.OUTPUTSELECT
irst => bcnt~39.OUTPUTSELECT
irst => bcnt~38.OUTPUTSELECT
irst => bcnt~37.OUTPUTSELECT
irst => bcnt~36.OUTPUTSELECT
irst => dly_cnt~49.OUTPUTSELECT
irst => dly_cnt~48.OUTPUTSELECT
irst => dly_cnt~47.OUTPUTSELECT
irst => dly_cnt~46.OUTPUTSELECT
irst => dly_cnt~45.OUTPUTSELECT
irst => dly_cnt~44.OUTPUTSELECT
irst => dly_cnt~43.OUTPUTSELECT
irst => dly_cnt~42.OUTPUTSELECT
irst => dly_cnt~41.OUTPUTSELECT
irst => dly_cnt~40.OUTPUTSELECT
irst => dly_cnt~39.OUTPUTSELECT
irst => dly_cnt~38.OUTPUTSELECT
irst => dly_cnt~37.OUTPUTSELECT
irst => dly_cnt~36.OUTPUTSELECT
irst => dly_cnt~35.OUTPUTSELECT
irst => dly_cnt~34.OUTPUTSELECT
irst => dly_cnt~33.OUTPUTSELECT
irst => dly_cnt~32.OUTPUTSELECT
irst => dly_cnt~31.OUTPUTSELECT
irst => dly_cnt~30.OUTPUTSELECT
irst => dly_cnt~29.OUTPUTSELECT
irst => dly_cnt~28.OUTPUTSELECT
irst => dly_cnt~27.OUTPUTSELECT
irst => dly_cnt~26.OUTPUTSELECT
irst => dly_cnt~25.OUTPUTSELECT
irst => iack~2.OUTPUTSELECT
irst => irdy~0.OUTPUTSELECT
iclk => irdy.CLK
iclk => iack.CLK
iclk => dly_cnt[24].CLK
iclk => dly_cnt[23].CLK
iclk => dly_cnt[22].CLK
iclk => dly_cnt[21].CLK
iclk => dly_cnt[20].CLK
iclk => dly_cnt[19].CLK
iclk => dly_cnt[18].CLK
iclk => dly_cnt[17].CLK
iclk => dly_cnt[16].CLK
iclk => dly_cnt[15].CLK
iclk => dly_cnt[14].CLK
iclk => dly_cnt[13].CLK
iclk => dly_cnt[12].CLK
iclk => dly_cnt[11].CLK
iclk => dly_cnt[10].CLK
iclk => dly_cnt[9].CLK
iclk => dly_cnt[8].CLK
iclk => dly_cnt[7].CLK
iclk => dly_cnt[6].CLK
iclk => dly_cnt[5].CLK
iclk => dly_cnt[4].CLK
iclk => dly_cnt[3].CLK
iclk => dly_cnt[2].CLK
iclk => dly_cnt[1].CLK
iclk => dly_cnt[0].CLK
iclk => bcnt[11].CLK
iclk => bcnt[10].CLK
iclk => bcnt[9].CLK
iclk => bcnt[8].CLK
iclk => bcnt[7].CLK
iclk => bcnt[6].CLK
iclk => bcnt[5].CLK
iclk => bcnt[4].CLK
iclk => bcnt[3].CLK
iclk => bcnt[2].CLK
iclk => bcnt[1].CLK
iclk => bcnt[0].CLK
iclk => id[60].CLK
iclk => id[59].CLK
iclk => id[58].CLK
iclk => id[57].CLK
iclk => id[56].CLK
iclk => id[55].CLK
iclk => id[54].CLK
iclk => id[53].CLK
iclk => id[52].CLK
iclk => id[51].CLK
iclk => id[50].CLK
iclk => id[49].CLK
iclk => id[48].CLK
iclk => id[47].CLK
iclk => id[46].CLK
iclk => id[45].CLK
iclk => id[44].CLK
iclk => id[43].CLK
iclk => id[42].CLK
iclk => id[41].CLK
iclk => id[40].CLK
iclk => id[39].CLK
iclk => id[38].CLK
iclk => id[37].CLK
iclk => id[36].CLK
iclk => id[35].CLK
iclk => id[34].CLK
iclk => id[33].CLK
iclk => id[32].CLK
iclk => id[31].CLK
iclk => id[30].CLK
iclk => id[29].CLK
iclk => id[28].CLK
iclk => id[27].CLK
iclk => id[26].CLK
iclk => id[25].CLK
iclk => id[24].CLK
iclk => id[23].CLK
iclk => id[22].CLK
iclk => id[21].CLK
iclk => id[20].CLK
iclk => id[19].CLK
iclk => id[18].CLK
iclk => id[17].CLK
iclk => id[16].CLK
iclk => id[15].CLK
iclk => id[14].CLK
iclk => id[13].CLK
iclk => id[12].CLK
iclk => id[11].CLK
iclk => id[10].CLK
iclk => id[9].CLK
iclk => id[8].CLK
iclk => id[7].CLK
iclk => id[6].CLK
iclk => id[5].CLK
iclk => id[4].CLK
iclk => id[3].CLK
iclk => id[2].CLK
iclk => id[1].CLK
iclk => id[0].CLK
iclk => data_cnt[5].CLK
iclk => data_cnt[4].CLK
iclk => data_cnt[3].CLK
iclk => data_cnt[2].CLK
iclk => data_cnt[1].CLK
iclk => data_cnt[0].CLK
xrst => ~NO_FANOUT~
xclk => ~NO_FANOUT~
xdata[0] => id~121.DATAB
xdata[1] => id~120.DATAB
xdata[2] => id~119.DATAB
xdata[3] => id~118.DATAB
xdata[4] => id~117.DATAB
xdata[5] => id~116.DATAB
xdata[6] => id~115.DATAB
xdata[7] => id~114.DATAB
xdata[8] => id~113.DATAB
xdata[9] => id~112.DATAB
xdata[10] => id~111.DATAB
xdata[11] => id~110.DATAB
xdata[12] => id~109.DATAB
xdata[13] => id~108.DATAB
xdata[14] => id~107.DATAB
xdata[15] => id~106.DATAB
xdata[16] => id~105.DATAB
xdata[17] => id~104.DATAB
xdata[18] => id~103.DATAB
xdata[19] => id~102.DATAB
xdata[20] => id~101.DATAB
xdata[21] => id~100.DATAB
xdata[22] => id~99.DATAB
xdata[23] => id~98.DATAB
xdata[24] => id~97.DATAB
xdata[25] => id~96.DATAB
xdata[26] => id~95.DATAB
xdata[27] => id~94.DATAB
xdata[28] => id~93.DATAB
xdata[29] => id~92.DATAB
xdata[30] => id~91.DATAB
xdata[31] => id~90.DATAB
xdata[32] => id~89.DATAB
xdata[33] => id~88.DATAB
xdata[34] => id~87.DATAB
xdata[35] => id~86.DATAB
xdata[36] => id~85.DATAB
xdata[37] => id~84.DATAB
xdata[38] => id~83.DATAB
xdata[39] => id~82.DATAB
xdata[40] => id~81.DATAB
xdata[41] => id~80.DATAB
xdata[42] => id~79.DATAB
xdata[43] => id~78.DATAB
xdata[44] => id~77.DATAB
xdata[45] => id~76.DATAB
xdata[46] => id~75.DATAB
xdata[47] => id~74.DATAB
xdata[48] => id~73.DATAB
xdata[49] => id~72.DATAB
xdata[50] => id~71.DATAB
xdata[51] => id~70.DATAB
xdata[52] => id~69.DATAB
xdata[53] => id~68.DATAB
xdata[54] => id~67.DATAB
xdata[55] => id~66.DATAB
xdata[56] => id~65.DATAB
xdata[57] => id~64.DATAB
xdata[58] => id~63.DATAB
xdata[59] => id~62.DATAB
xdata[60] => id~61.DATAB
xreq => always0~0.IN1
xrdy <= irdy.DB_MAX_OUTPUT_PORT_TYPE
xack <= iack.DB_MAX_OUTPUT_PORT_TYPE
dout <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|NWire_rcv:p_ser
irst => resync~0.OUTPUTSELECT
irst => data_cnt~14.OUTPUTSELECT
irst => data_cnt~13.OUTPUTSELECT
irst => data_cnt~12.OUTPUTSELECT
irst => data_cnt~11.OUTPUTSELECT
irst => data_cnt~10.OUTPUTSELECT
irst => irdy~2.OUTPUTSELECT
irst => rdata~39.OUTPUTSELECT
irst => rdata~38.OUTPUTSELECT
irst => rdata~37.OUTPUTSELECT
irst => rdata~36.OUTPUTSELECT
irst => rdata~35.OUTPUTSELECT
irst => rdata~34.OUTPUTSELECT
irst => rdata~33.OUTPUTSELECT
irst => rdata~32.OUTPUTSELECT
irst => rdata~31.OUTPUTSELECT
irst => rdata~30.OUTPUTSELECT
irst => rdata~29.OUTPUTSELECT
irst => rdata~28.OUTPUTSELECT
irst => rdata~27.OUTPUTSELECT
irst => rdata~26.OUTPUTSELECT
irst => rdata~25.OUTPUTSELECT
irst => rdata~24.OUTPUTSELECT
irst => rdata~23.OUTPUTSELECT
irst => rdata~22.OUTPUTSELECT
irst => rdata~21.OUTPUTSELECT
irst => rdata~20.OUTPUTSELECT
irst => TB_state~5.OUTPUTSELECT
irst => TB_state~4.OUTPUTSELECT
irst => TB_state~3.OUTPUTSELECT
irst => TB_state~2.OUTPUTSELECT
irst => TB_state~1.OUTPUTSELECT
irst => TB_state~0.OUTPUTSELECT
irst => DB_LEN~143.OUTPUTSELECT
irst => DB_LEN~142.OUTPUTSELECT
irst => DB_LEN~141.OUTPUTSELECT
irst => DB_LEN~140.OUTPUTSELECT
irst => DB_LEN~139.OUTPUTSELECT
irst => DB_LEN~138.OUTPUTSELECT
irst => DB_LEN~137.OUTPUTSELECT
irst => DB_LEN~136.OUTPUTSELECT
irst => DB_LEN~135.OUTPUTSELECT
irst => DB_LEN~134.OUTPUTSELECT
irst => DB_LEN~133.OUTPUTSELECT
irst => DB_LEN~132.OUTPUTSELECT
irst => DB_LEN~131.OUTPUTSELECT
irst => DB_LEN~130.OUTPUTSELECT
irst => DB_LEN~129.OUTPUTSELECT
irst => DB_LEN~128.OUTPUTSELECT
irst => DB_LEN~127.OUTPUTSELECT
irst => DB_LEN~126.OUTPUTSELECT
irst => DB_LEN~125.OUTPUTSELECT
irst => DB_LEN~124.OUTPUTSELECT
irst => DB_LEN~123.OUTPUTSELECT
irst => DB_LEN~122.OUTPUTSELECT
irst => DB_LEN~121.OUTPUTSELECT
irst => DB_LEN~120.OUTPUTSELECT
irst => DB_LEN~119.OUTPUTSELECT
irst => DB_LEN~118.OUTPUTSELECT
irst => DB_LEN~117.OUTPUTSELECT
irst => DB_LEN~116.OUTPUTSELECT
irst => DB_LEN~115.OUTPUTSELECT
irst => DB_LEN~114.OUTPUTSELECT
irst => DB_LEN~113.OUTPUTSELECT
irst => DB_LEN~112.OUTPUTSELECT
irst => DB_LEN~111.OUTPUTSELECT
irst => DB_LEN~110.OUTPUTSELECT
irst => DB_LEN~109.OUTPUTSELECT
irst => DB_LEN~108.OUTPUTSELECT
irst => DB_LEN~107.OUTPUTSELECT
irst => DB_LEN~106.OUTPUTSELECT
irst => DB_LEN~105.OUTPUTSELECT
irst => DB_LEN~104.OUTPUTSELECT
irst => DB_LEN~103.OUTPUTSELECT
irst => DB_LEN~102.OUTPUTSELECT
irst => DB_LEN~101.OUTPUTSELECT
irst => DB_LEN~100.OUTPUTSELECT
irst => DB_LEN~99.OUTPUTSELECT
irst => DB_LEN~98.OUTPUTSELECT
irst => DB_LEN~97.OUTPUTSELECT
irst => DB_LEN~96.OUTPUTSELECT
irst => DB_LEN~95.OUTPUTSELECT
irst => DB_LEN~94.OUTPUTSELECT
irst => DB_LEN~93.OUTPUTSELECT
irst => DB_LEN~92.OUTPUTSELECT
irst => DB_LEN~91.OUTPUTSELECT
irst => DB_LEN~90.OUTPUTSELECT
irst => DB_LEN~89.OUTPUTSELECT
irst => DB_LEN~88.OUTPUTSELECT
irst => DB_LEN~87.OUTPUTSELECT
irst => DB_LEN~86.OUTPUTSELECT
irst => DB_LEN~85.OUTPUTSELECT
irst => DB_LEN~84.OUTPUTSELECT
irst => DB_LEN~83.OUTPUTSELECT
irst => DB_LEN~82.OUTPUTSELECT
irst => DB_LEN~81.OUTPUTSELECT
irst => DB_LEN~80.OUTPUTSELECT
irst => DB_LEN~79.OUTPUTSELECT
irst => DB_LEN~78.OUTPUTSELECT
irst => DB_LEN~77.OUTPUTSELECT
irst => DB_LEN~76.OUTPUTSELECT
irst => DB_LEN~75.OUTPUTSELECT
irst => DB_LEN~74.OUTPUTSELECT
irst => DB_LEN~73.OUTPUTSELECT
irst => DB_LEN~72.OUTPUTSELECT
irst => pass~7.OUTPUTSELECT
irst => pass~5.OUTPUTSELECT
irst => pass~3.OUTPUTSELECT
irst => pass~1.OUTPUTSELECT
irst => tb_width~35.OUTPUTSELECT
irst => tb_width~34.OUTPUTSELECT
irst => tb_width~33.OUTPUTSELECT
irst => tb_width~32.OUTPUTSELECT
irst => tb_width~31.OUTPUTSELECT
irst => tb_width~30.OUTPUTSELECT
irst => tb_width~29.OUTPUTSELECT
irst => tb_width~28.OUTPUTSELECT
irst => tb_width~27.OUTPUTSELECT
irst => tb_width~26.OUTPUTSELECT
irst => tb_width~25.OUTPUTSELECT
irst => tb_width~24.OUTPUTSELECT
irst => tb_width~23.OUTPUTSELECT
irst => tb_width~22.OUTPUTSELECT
irst => tb_width~21.OUTPUTSELECT
irst => tb_width~20.OUTPUTSELECT
irst => tb_width~19.OUTPUTSELECT
irst => tb_width~18.OUTPUTSELECT
irst => tb_cnt~35.OUTPUTSELECT
irst => tb_cnt~34.OUTPUTSELECT
irst => tb_cnt~33.OUTPUTSELECT
irst => tb_cnt~32.OUTPUTSELECT
irst => tb_cnt~31.OUTPUTSELECT
irst => tb_cnt~30.OUTPUTSELECT
irst => tb_cnt~29.OUTPUTSELECT
irst => tb_cnt~28.OUTPUTSELECT
irst => tb_cnt~27.OUTPUTSELECT
irst => tb_cnt~26.OUTPUTSELECT
irst => tb_cnt~25.OUTPUTSELECT
irst => tb_cnt~24.OUTPUTSELECT
irst => tb_cnt~23.OUTPUTSELECT
irst => tb_cnt~22.OUTPUTSELECT
irst => tb_cnt~21.OUTPUTSELECT
irst => tb_cnt~20.OUTPUTSELECT
irst => tb_cnt~19.OUTPUTSELECT
irst => tb_cnt~18.OUTPUTSELECT
irst => DBrise~1.OUTPUTSELECT
irst => d0~0.OUTPUTSELECT
irst => d1~0.OUTPUTSELECT
irst => d2~0.OUTPUTSELECT
irst => d3~0.OUTPUTSELECT
irst => DBrise_cnt~14.OUTPUTSELECT
irst => DBrise_cnt~13.OUTPUTSELECT
irst => DBrise_cnt~12.OUTPUTSELECT
irst => DBrise_cnt~11.OUTPUTSELECT
irst => DBrise_cnt~10.OUTPUTSELECT
iclk => DBrise_cnt[4].CLK
iclk => DBrise_cnt[3].CLK
iclk => DBrise_cnt[2].CLK
iclk => DBrise_cnt[1].CLK
iclk => DBrise_cnt[0].CLK
iclk => d3.CLK
iclk => d2.CLK
iclk => d1.CLK
iclk => d0.CLK
iclk => DBrise.CLK
iclk => tb_cnt[17].CLK
iclk => tb_cnt[16].CLK
iclk => tb_cnt[15].CLK
iclk => tb_cnt[14].CLK
iclk => tb_cnt[13].CLK
iclk => tb_cnt[12].CLK
iclk => tb_cnt[11].CLK
iclk => tb_cnt[10].CLK
iclk => tb_cnt[9].CLK
iclk => tb_cnt[8].CLK
iclk => tb_cnt[7].CLK
iclk => tb_cnt[6].CLK
iclk => tb_cnt[5].CLK
iclk => tb_cnt[4].CLK
iclk => tb_cnt[3].CLK
iclk => tb_cnt[2].CLK
iclk => tb_cnt[1].CLK
iclk => tb_cnt[0].CLK
iclk => tb_width[17].CLK
iclk => tb_width[16].CLK
iclk => tb_width[15].CLK
iclk => tb_width[14].CLK
iclk => tb_width[13].CLK
iclk => tb_width[12].CLK
iclk => tb_width[11].CLK
iclk => tb_width[10].CLK
iclk => tb_width[9].CLK
iclk => tb_width[8].CLK
iclk => tb_width[7].CLK
iclk => tb_width[6].CLK
iclk => tb_width[5].CLK
iclk => tb_width[4].CLK
iclk => tb_width[3].CLK
iclk => tb_width[2].CLK
iclk => tb_width[1].CLK
iclk => tb_width[0].CLK
iclk => pass[3].CLK
iclk => pass[2].CLK
iclk => pass[1].CLK
iclk => pass[0].CLK
iclk => DB_LEN[0][17].CLK
iclk => DB_LEN[0][16].CLK
iclk => DB_LEN[0][15].CLK
iclk => DB_LEN[0][14].CLK
iclk => DB_LEN[0][13].CLK
iclk => DB_LEN[0][12].CLK
iclk => DB_LEN[0][11].CLK
iclk => DB_LEN[0][10].CLK
iclk => DB_LEN[0][9].CLK
iclk => DB_LEN[0][8].CLK
iclk => DB_LEN[0][7].CLK
iclk => DB_LEN[0][6].CLK
iclk => DB_LEN[0][5].CLK
iclk => DB_LEN[0][4].CLK
iclk => DB_LEN[0][3].CLK
iclk => DB_LEN[0][2].CLK
iclk => DB_LEN[0][1].CLK
iclk => DB_LEN[0][0].CLK
iclk => DB_LEN[1][17].CLK
iclk => DB_LEN[1][16].CLK
iclk => DB_LEN[1][15].CLK
iclk => DB_LEN[1][14].CLK
iclk => DB_LEN[1][13].CLK
iclk => DB_LEN[1][12].CLK
iclk => DB_LEN[1][11].CLK
iclk => DB_LEN[1][10].CLK
iclk => DB_LEN[1][9].CLK
iclk => DB_LEN[1][8].CLK
iclk => DB_LEN[1][7].CLK
iclk => DB_LEN[1][6].CLK
iclk => DB_LEN[1][5].CLK
iclk => DB_LEN[1][4].CLK
iclk => DB_LEN[1][3].CLK
iclk => DB_LEN[1][2].CLK
iclk => DB_LEN[1][1].CLK
iclk => DB_LEN[1][0].CLK
iclk => DB_LEN[2][17].CLK
iclk => DB_LEN[2][16].CLK
iclk => DB_LEN[2][15].CLK
iclk => DB_LEN[2][14].CLK
iclk => DB_LEN[2][13].CLK
iclk => DB_LEN[2][12].CLK
iclk => DB_LEN[2][11].CLK
iclk => DB_LEN[2][10].CLK
iclk => DB_LEN[2][9].CLK
iclk => DB_LEN[2][8].CLK
iclk => DB_LEN[2][7].CLK
iclk => DB_LEN[2][6].CLK
iclk => DB_LEN[2][5].CLK
iclk => DB_LEN[2][4].CLK
iclk => DB_LEN[2][3].CLK
iclk => DB_LEN[2][2].CLK
iclk => DB_LEN[2][1].CLK
iclk => DB_LEN[2][0].CLK
iclk => DB_LEN[3][17].CLK
iclk => DB_LEN[3][16].CLK
iclk => DB_LEN[3][15].CLK
iclk => DB_LEN[3][14].CLK
iclk => DB_LEN[3][13].CLK
iclk => DB_LEN[3][12].CLK
iclk => DB_LEN[3][11].CLK
iclk => DB_LEN[3][10].CLK
iclk => DB_LEN[3][9].CLK
iclk => DB_LEN[3][8].CLK
iclk => DB_LEN[3][7].CLK
iclk => DB_LEN[3][6].CLK
iclk => DB_LEN[3][5].CLK
iclk => DB_LEN[3][4].CLK
iclk => DB_LEN[3][3].CLK
iclk => DB_LEN[3][2].CLK
iclk => DB_LEN[3][1].CLK
iclk => DB_LEN[3][0].CLK
iclk => rdata[19].CLK
iclk => rdata[18].CLK
iclk => rdata[17].CLK
iclk => rdata[16].CLK
iclk => rdata[15].CLK
iclk => rdata[14].CLK
iclk => rdata[13].CLK
iclk => rdata[12].CLK
iclk => rdata[11].CLK
iclk => rdata[10].CLK
iclk => rdata[9].CLK
iclk => rdata[8].CLK
iclk => rdata[7].CLK
iclk => rdata[6].CLK
iclk => rdata[5].CLK
iclk => rdata[4].CLK
iclk => rdata[3].CLK
iclk => rdata[2].CLK
iclk => rdata[1].CLK
iclk => rdata[0].CLK
iclk => rcv_flag.CLK
iclk => idata[19].CLK
iclk => idata[18].CLK
iclk => idata[17].CLK
iclk => idata[16].CLK
iclk => idata[15].CLK
iclk => idata[14].CLK
iclk => idata[13].CLK
iclk => idata[12].CLK
iclk => idata[11].CLK
iclk => idata[10].CLK
iclk => idata[9].CLK
iclk => idata[8].CLK
iclk => idata[7].CLK
iclk => idata[6].CLK
iclk => idata[5].CLK
iclk => idata[4].CLK
iclk => idata[3].CLK
iclk => idata[2].CLK
iclk => idata[1].CLK
iclk => idata[0].CLK
iclk => irdy.CLK
iclk => data_cnt[4].CLK
iclk => data_cnt[3].CLK
iclk => data_cnt[2].CLK
iclk => data_cnt[1].CLK
iclk => data_cnt[0].CLK
iclk => resync.CLK
xrst => ~NO_FANOUT~
xclk => ~NO_FANOUT~
xrcv_data[0] <= idata[0].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[1] <= idata[1].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[2] <= idata[2].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[3] <= idata[3].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[4] <= idata[4].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[5] <= idata[5].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[6] <= idata[6].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[7] <= idata[7].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[8] <= idata[8].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[9] <= idata[9].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[10] <= idata[10].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[11] <= idata[11].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[12] <= idata[12].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[13] <= idata[13].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[14] <= idata[14].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[15] <= idata[15].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[16] <= idata[16].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[17] <= idata[17].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[18] <= idata[18].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[19] <= idata[19].DB_MAX_OUTPUT_PORT_TYPE
xrcv_rdy <= irdy.DB_MAX_OUTPUT_PORT_TYPE
xrcv_ack => irdy~0.OUTPUTSELECT
din => d0~0.DATAA


|Ozy_Janus|NWire_rcv:m_ser
irst => resync~0.OUTPUTSELECT
irst => data_cnt~11.OUTPUTSELECT
irst => data_cnt~10.OUTPUTSELECT
irst => data_cnt~9.OUTPUTSELECT
irst => data_cnt~8.OUTPUTSELECT
irst => irdy~2.OUTPUTSELECT
irst => rdata~17.OUTPUTSELECT
irst => rdata~16.OUTPUTSELECT
irst => rdata~15.OUTPUTSELECT
irst => rdata~14.OUTPUTSELECT
irst => rdata~13.OUTPUTSELECT
irst => rdata~12.OUTPUTSELECT
irst => rdata~11.OUTPUTSELECT
irst => rdata~10.OUTPUTSELECT
irst => rdata~9.OUTPUTSELECT
irst => TB_state~5.OUTPUTSELECT
irst => TB_state~4.OUTPUTSELECT
irst => TB_state~3.OUTPUTSELECT
irst => TB_state~2.OUTPUTSELECT
irst => TB_state~1.OUTPUTSELECT
irst => TB_state~0.OUTPUTSELECT
irst => DB_LEN~143.OUTPUTSELECT
irst => DB_LEN~142.OUTPUTSELECT
irst => DB_LEN~141.OUTPUTSELECT
irst => DB_LEN~140.OUTPUTSELECT
irst => DB_LEN~139.OUTPUTSELECT
irst => DB_LEN~138.OUTPUTSELECT
irst => DB_LEN~137.OUTPUTSELECT
irst => DB_LEN~136.OUTPUTSELECT
irst => DB_LEN~135.OUTPUTSELECT
irst => DB_LEN~134.OUTPUTSELECT
irst => DB_LEN~133.OUTPUTSELECT
irst => DB_LEN~132.OUTPUTSELECT
irst => DB_LEN~131.OUTPUTSELECT
irst => DB_LEN~130.OUTPUTSELECT
irst => DB_LEN~129.OUTPUTSELECT
irst => DB_LEN~128.OUTPUTSELECT
irst => DB_LEN~127.OUTPUTSELECT
irst => DB_LEN~126.OUTPUTSELECT
irst => DB_LEN~125.OUTPUTSELECT
irst => DB_LEN~124.OUTPUTSELECT
irst => DB_LEN~123.OUTPUTSELECT
irst => DB_LEN~122.OUTPUTSELECT
irst => DB_LEN~121.OUTPUTSELECT
irst => DB_LEN~120.OUTPUTSELECT
irst => DB_LEN~119.OUTPUTSELECT
irst => DB_LEN~118.OUTPUTSELECT
irst => DB_LEN~117.OUTPUTSELECT
irst => DB_LEN~116.OUTPUTSELECT
irst => DB_LEN~115.OUTPUTSELECT
irst => DB_LEN~114.OUTPUTSELECT
irst => DB_LEN~113.OUTPUTSELECT
irst => DB_LEN~112.OUTPUTSELECT
irst => DB_LEN~111.OUTPUTSELECT
irst => DB_LEN~110.OUTPUTSELECT
irst => DB_LEN~109.OUTPUTSELECT
irst => DB_LEN~108.OUTPUTSELECT
irst => DB_LEN~107.OUTPUTSELECT
irst => DB_LEN~106.OUTPUTSELECT
irst => DB_LEN~105.OUTPUTSELECT
irst => DB_LEN~104.OUTPUTSELECT
irst => DB_LEN~103.OUTPUTSELECT
irst => DB_LEN~102.OUTPUTSELECT
irst => DB_LEN~101.OUTPUTSELECT
irst => DB_LEN~100.OUTPUTSELECT
irst => DB_LEN~99.OUTPUTSELECT
irst => DB_LEN~98.OUTPUTSELECT
irst => DB_LEN~97.OUTPUTSELECT
irst => DB_LEN~96.OUTPUTSELECT
irst => DB_LEN~95.OUTPUTSELECT
irst => DB_LEN~94.OUTPUTSELECT
irst => DB_LEN~93.OUTPUTSELECT
irst => DB_LEN~92.OUTPUTSELECT
irst => DB_LEN~91.OUTPUTSELECT
irst => DB_LEN~90.OUTPUTSELECT
irst => DB_LEN~89.OUTPUTSELECT
irst => DB_LEN~88.OUTPUTSELECT
irst => DB_LEN~87.OUTPUTSELECT
irst => DB_LEN~86.OUTPUTSELECT
irst => DB_LEN~85.OUTPUTSELECT
irst => DB_LEN~84.OUTPUTSELECT
irst => DB_LEN~83.OUTPUTSELECT
irst => DB_LEN~82.OUTPUTSELECT
irst => DB_LEN~81.OUTPUTSELECT
irst => DB_LEN~80.OUTPUTSELECT
irst => DB_LEN~79.OUTPUTSELECT
irst => DB_LEN~78.OUTPUTSELECT
irst => DB_LEN~77.OUTPUTSELECT
irst => DB_LEN~76.OUTPUTSELECT
irst => DB_LEN~75.OUTPUTSELECT
irst => DB_LEN~74.OUTPUTSELECT
irst => DB_LEN~73.OUTPUTSELECT
irst => DB_LEN~72.OUTPUTSELECT
irst => pass~7.OUTPUTSELECT
irst => pass~5.OUTPUTSELECT
irst => pass~3.OUTPUTSELECT
irst => pass~1.OUTPUTSELECT
irst => tb_width~35.OUTPUTSELECT
irst => tb_width~34.OUTPUTSELECT
irst => tb_width~33.OUTPUTSELECT
irst => tb_width~32.OUTPUTSELECT
irst => tb_width~31.OUTPUTSELECT
irst => tb_width~30.OUTPUTSELECT
irst => tb_width~29.OUTPUTSELECT
irst => tb_width~28.OUTPUTSELECT
irst => tb_width~27.OUTPUTSELECT
irst => tb_width~26.OUTPUTSELECT
irst => tb_width~25.OUTPUTSELECT
irst => tb_width~24.OUTPUTSELECT
irst => tb_width~23.OUTPUTSELECT
irst => tb_width~22.OUTPUTSELECT
irst => tb_width~21.OUTPUTSELECT
irst => tb_width~20.OUTPUTSELECT
irst => tb_width~19.OUTPUTSELECT
irst => tb_width~18.OUTPUTSELECT
irst => tb_cnt~35.OUTPUTSELECT
irst => tb_cnt~34.OUTPUTSELECT
irst => tb_cnt~33.OUTPUTSELECT
irst => tb_cnt~32.OUTPUTSELECT
irst => tb_cnt~31.OUTPUTSELECT
irst => tb_cnt~30.OUTPUTSELECT
irst => tb_cnt~29.OUTPUTSELECT
irst => tb_cnt~28.OUTPUTSELECT
irst => tb_cnt~27.OUTPUTSELECT
irst => tb_cnt~26.OUTPUTSELECT
irst => tb_cnt~25.OUTPUTSELECT
irst => tb_cnt~24.OUTPUTSELECT
irst => tb_cnt~23.OUTPUTSELECT
irst => tb_cnt~22.OUTPUTSELECT
irst => tb_cnt~21.OUTPUTSELECT
irst => tb_cnt~20.OUTPUTSELECT
irst => tb_cnt~19.OUTPUTSELECT
irst => tb_cnt~18.OUTPUTSELECT
irst => DBrise~1.OUTPUTSELECT
irst => d0~0.OUTPUTSELECT
irst => d1~0.OUTPUTSELECT
irst => d2~0.OUTPUTSELECT
irst => d3~0.OUTPUTSELECT
irst => DBrise_cnt~11.OUTPUTSELECT
irst => DBrise_cnt~10.OUTPUTSELECT
irst => DBrise_cnt~9.OUTPUTSELECT
irst => DBrise_cnt~8.OUTPUTSELECT
iclk => DBrise_cnt[3].CLK
iclk => DBrise_cnt[2].CLK
iclk => DBrise_cnt[1].CLK
iclk => DBrise_cnt[0].CLK
iclk => d3.CLK
iclk => d2.CLK
iclk => d1.CLK
iclk => d0.CLK
iclk => DBrise.CLK
iclk => tb_cnt[17].CLK
iclk => tb_cnt[16].CLK
iclk => tb_cnt[15].CLK
iclk => tb_cnt[14].CLK
iclk => tb_cnt[13].CLK
iclk => tb_cnt[12].CLK
iclk => tb_cnt[11].CLK
iclk => tb_cnt[10].CLK
iclk => tb_cnt[9].CLK
iclk => tb_cnt[8].CLK
iclk => tb_cnt[7].CLK
iclk => tb_cnt[6].CLK
iclk => tb_cnt[5].CLK
iclk => tb_cnt[4].CLK
iclk => tb_cnt[3].CLK
iclk => tb_cnt[2].CLK
iclk => tb_cnt[1].CLK
iclk => tb_cnt[0].CLK
iclk => tb_width[17].CLK
iclk => tb_width[16].CLK
iclk => tb_width[15].CLK
iclk => tb_width[14].CLK
iclk => tb_width[13].CLK
iclk => tb_width[12].CLK
iclk => tb_width[11].CLK
iclk => tb_width[10].CLK
iclk => tb_width[9].CLK
iclk => tb_width[8].CLK
iclk => tb_width[7].CLK
iclk => tb_width[6].CLK
iclk => tb_width[5].CLK
iclk => tb_width[4].CLK
iclk => tb_width[3].CLK
iclk => tb_width[2].CLK
iclk => tb_width[1].CLK
iclk => tb_width[0].CLK
iclk => pass[3].CLK
iclk => pass[2].CLK
iclk => pass[1].CLK
iclk => pass[0].CLK
iclk => DB_LEN[0][17].CLK
iclk => DB_LEN[0][16].CLK
iclk => DB_LEN[0][15].CLK
iclk => DB_LEN[0][14].CLK
iclk => DB_LEN[0][13].CLK
iclk => DB_LEN[0][12].CLK
iclk => DB_LEN[0][11].CLK
iclk => DB_LEN[0][10].CLK
iclk => DB_LEN[0][9].CLK
iclk => DB_LEN[0][8].CLK
iclk => DB_LEN[0][7].CLK
iclk => DB_LEN[0][6].CLK
iclk => DB_LEN[0][5].CLK
iclk => DB_LEN[0][4].CLK
iclk => DB_LEN[0][3].CLK
iclk => DB_LEN[0][2].CLK
iclk => DB_LEN[0][1].CLK
iclk => DB_LEN[0][0].CLK
iclk => DB_LEN[1][17].CLK
iclk => DB_LEN[1][16].CLK
iclk => DB_LEN[1][15].CLK
iclk => DB_LEN[1][14].CLK
iclk => DB_LEN[1][13].CLK
iclk => DB_LEN[1][12].CLK
iclk => DB_LEN[1][11].CLK
iclk => DB_LEN[1][10].CLK
iclk => DB_LEN[1][9].CLK
iclk => DB_LEN[1][8].CLK
iclk => DB_LEN[1][7].CLK
iclk => DB_LEN[1][6].CLK
iclk => DB_LEN[1][5].CLK
iclk => DB_LEN[1][4].CLK
iclk => DB_LEN[1][3].CLK
iclk => DB_LEN[1][2].CLK
iclk => DB_LEN[1][1].CLK
iclk => DB_LEN[1][0].CLK
iclk => DB_LEN[2][17].CLK
iclk => DB_LEN[2][16].CLK
iclk => DB_LEN[2][15].CLK
iclk => DB_LEN[2][14].CLK
iclk => DB_LEN[2][13].CLK
iclk => DB_LEN[2][12].CLK
iclk => DB_LEN[2][11].CLK
iclk => DB_LEN[2][10].CLK
iclk => DB_LEN[2][9].CLK
iclk => DB_LEN[2][8].CLK
iclk => DB_LEN[2][7].CLK
iclk => DB_LEN[2][6].CLK
iclk => DB_LEN[2][5].CLK
iclk => DB_LEN[2][4].CLK
iclk => DB_LEN[2][3].CLK
iclk => DB_LEN[2][2].CLK
iclk => DB_LEN[2][1].CLK
iclk => DB_LEN[2][0].CLK
iclk => DB_LEN[3][17].CLK
iclk => DB_LEN[3][16].CLK
iclk => DB_LEN[3][15].CLK
iclk => DB_LEN[3][14].CLK
iclk => DB_LEN[3][13].CLK
iclk => DB_LEN[3][12].CLK
iclk => DB_LEN[3][11].CLK
iclk => DB_LEN[3][10].CLK
iclk => DB_LEN[3][9].CLK
iclk => DB_LEN[3][8].CLK
iclk => DB_LEN[3][7].CLK
iclk => DB_LEN[3][6].CLK
iclk => DB_LEN[3][5].CLK
iclk => DB_LEN[3][4].CLK
iclk => DB_LEN[3][3].CLK
iclk => DB_LEN[3][2].CLK
iclk => DB_LEN[3][1].CLK
iclk => DB_LEN[3][0].CLK
iclk => rdata[8].CLK
iclk => rdata[7].CLK
iclk => rdata[6].CLK
iclk => rdata[5].CLK
iclk => rdata[4].CLK
iclk => rdata[3].CLK
iclk => rdata[2].CLK
iclk => rdata[1].CLK
iclk => rdata[0].CLK
iclk => rcv_flag.CLK
iclk => idata[8].CLK
iclk => idata[7].CLK
iclk => idata[6].CLK
iclk => idata[5].CLK
iclk => idata[4].CLK
iclk => idata[3].CLK
iclk => idata[2].CLK
iclk => idata[1].CLK
iclk => idata[0].CLK
iclk => irdy.CLK
iclk => data_cnt[3].CLK
iclk => data_cnt[2].CLK
iclk => data_cnt[1].CLK
iclk => data_cnt[0].CLK
iclk => resync.CLK
xrst => ~NO_FANOUT~
xclk => ~NO_FANOUT~
xrcv_data[0] <= idata[0].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[1] <= idata[1].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[2] <= idata[2].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[3] <= idata[3].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[4] <= idata[4].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[5] <= idata[5].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[6] <= idata[6].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[7] <= idata[7].DB_MAX_OUTPUT_PORT_TYPE
xrcv_data[8] <= idata[8].DB_MAX_OUTPUT_PORT_TYPE
xrcv_rdy <= irdy.DB_MAX_OUTPUT_PORT_TYPE
xrcv_ack => irdy~0.OUTPUTSELECT
din => d0~0.DATAA


|Ozy_Janus|debounce:de_PTT
clean_pb <= clean_pb~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb => pb_history[0].DATAIN
clk => pb_history[3].CLK
clk => pb_history[2].CLK
clk => pb_history[1].CLK
clk => pb_history[0].CLK
clk => count[18].CLK
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => clean_pb~reg0.CLK


|Ozy_Janus|debounce:de_dot
clean_pb <= clean_pb~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb => pb_history[0].DATAIN
clk => pb_history[3].CLK
clk => pb_history[2].CLK
clk => pb_history[1].CLK
clk => pb_history[0].CLK
clk => count[18].CLK
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => clean_pb~reg0.CLK


|Ozy_Janus|debounce:de_dash
clean_pb <= clean_pb~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb => pb_history[0].DATAIN
clk => pb_history[3].CLK
clk => pb_history[2].CLK
clk => pb_history[1].CLK
clk => pb_history[0].CLK
clk => count[18].CLK
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => clean_pb~reg0.CLK


|Ozy_Janus|led_blinker:BLINK_D1
clk => led_cnt[4].CLK
clk => led_cnt[3].CLK
clk => led_cnt[2].CLK
clk => led_cnt[1].CLK
clk => led_cnt[0].CLK
clk => led_timer[25].CLK
clk => led_timer[24].CLK
clk => led_timer[23].CLK
clk => led_timer[22].CLK
clk => led_timer[21].CLK
clk => led_timer[20].CLK
clk => led_timer[19].CLK
clk => led_timer[18].CLK
clk => led_timer[17].CLK
clk => led_timer[16].CLK
clk => led_timer[15].CLK
clk => led_timer[14].CLK
clk => led_timer[13].CLK
clk => led_timer[12].CLK
clk => led_timer[11].CLK
clk => led_timer[10].CLK
clk => led_timer[9].CLK
clk => led_timer[8].CLK
clk => led_timer[7].CLK
clk => led_timer[6].CLK
clk => led_timer[5].CLK
clk => led_timer[4].CLK
clk => led_timer[3].CLK
clk => led_timer[2].CLK
clk => led_timer[1].CLK
clk => led_timer[0].CLK
clk => led_code[3].CLK
clk => led_code[2].CLK
clk => led_code[1].CLK
clk => led_code[0].CLK
clk => bit_sel[3].CLK
clk => bit_sel[2].CLK
clk => bit_sel[1].CLK
clk => bit_sel[0].CLK
clk => ld[0].CLK
clk => ld[1].CLK
clk => ld[2].CLK
err_sigs[0] => ld~1.OUTPUTSELECT
err_sigs[1] => ld~3.OUTPUTSELECT
err_sigs[2] => ld~5.OUTPUTSELECT
led_off <= led_off~6.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|led_blinker:BLINK_D4
clk => led_cnt[4].CLK
clk => led_cnt[3].CLK
clk => led_cnt[2].CLK
clk => led_cnt[1].CLK
clk => led_cnt[0].CLK
clk => led_timer[25].CLK
clk => led_timer[24].CLK
clk => led_timer[23].CLK
clk => led_timer[22].CLK
clk => led_timer[21].CLK
clk => led_timer[20].CLK
clk => led_timer[19].CLK
clk => led_timer[18].CLK
clk => led_timer[17].CLK
clk => led_timer[16].CLK
clk => led_timer[15].CLK
clk => led_timer[14].CLK
clk => led_timer[13].CLK
clk => led_timer[12].CLK
clk => led_timer[11].CLK
clk => led_timer[10].CLK
clk => led_timer[9].CLK
clk => led_timer[8].CLK
clk => led_timer[7].CLK
clk => led_timer[6].CLK
clk => led_timer[5].CLK
clk => led_timer[4].CLK
clk => led_timer[3].CLK
clk => led_timer[2].CLK
clk => led_timer[1].CLK
clk => led_timer[0].CLK
clk => led_code[3].CLK
clk => led_code[2].CLK
clk => led_code[1].CLK
clk => led_code[0].CLK
clk => bit_sel[3].CLK
clk => bit_sel[2].CLK
clk => bit_sel[1].CLK
clk => bit_sel[0].CLK
clk => ld[0].CLK
clk => ld[1].CLK
err_sigs[0] => ld~1.OUTPUTSELECT
err_sigs[1] => ld~3.OUTPUTSELECT
led_off <= led_off~6.DB_MAX_OUTPUT_PORT_TYPE


