
void dump_verilog_submodules(t_sram_orgz_info* cur_sram_orgz_info,
                             char* submodule_dir, 
                             t_arch Arch, 
                             t_det_routing_arch* routing_arch,
                             boolean include_timing);
