m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/nguyen/intelFPGA/17.0/modelsim_ase/linuxaloem
vDemodulate
Z0 !s110 1578103476
!i10b 1
!s100 bRjKo52@^gUBe@:2cbR8_2
I_c_mF@@iQJIc5@T;`L2g92
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/nguyen/Documents/VLSI
w1576981991
8/home/nguyen/Documents/VLSI/Demodulate.v
F/home/nguyen/Documents/VLSI/Demodulate.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1578103476.000000
!s107 /home/nguyen/Documents/VLSI/Demodulate.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/Demodulate.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@demodulate
vFilter
R0
!i10b 1
!s100 kXQ6^@LoE;hZhDEe8WAOO0
IK80hz4hN51`:NgRF0MW4F1
R1
R2
w1576981964
8/home/nguyen/Documents/VLSI/Filter.v
F/home/nguyen/Documents/VLSI/Filter.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/Filter.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/Filter.v|
!i113 1
R5
R6
n@filter
vGenerateIAndQ
R0
!i10b 1
!s100 1nn21D2mnj]iDRDeT6D3;1
I1R<UL]oge9AEJ=4b3fLCX2
R1
R2
w1577873125
8/home/nguyen/Documents/VLSI/GenerateIAndQ.v
F/home/nguyen/Documents/VLSI/GenerateIAndQ.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/GenerateIAndQ.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/GenerateIAndQ.v|
!i113 1
R5
R6
n@generate@i@and@q
vGetIAndQ
R0
!i10b 1
!s100 D;YBV5W7`fAd6J3:>ZMni0
I8NFQ8Fk5gL7i>?6ToK5mV1
R1
R2
w1576982673
8/home/nguyen/Documents/VLSI/GetIAndQ.v
F/home/nguyen/Documents/VLSI/GetIAndQ.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/GetIAndQ.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/GetIAndQ.v|
!i113 1
R5
R6
n@get@i@and@q
vGetOriginIAndQ
R0
!i10b 1
!s100 mWPoT:e;5e9bOaE`mo6jd2
IF>4aY6cAAN[DA^M;`?Pg51
R1
R2
w1577872062
8/home/nguyen/Documents/VLSI/GetOriginIAndQ.v
F/home/nguyen/Documents/VLSI/GetOriginIAndQ.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/GetOriginIAndQ.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/GetOriginIAndQ.v|
!i113 1
R5
R6
n@get@origin@i@and@q
vGetQPSKOutput
R0
!i10b 1
!s100 ^9K6UO2mUc`z>Ukn3<`V?1
Ia]:M2bQ]>IaHhmDIM_<641
R1
R2
w1578103306
8/home/nguyen/Documents/VLSI/GetQPSKOutput.v
F/home/nguyen/Documents/VLSI/GetQPSKOutput.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/GetQPSKOutput.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/GetQPSKOutput.v|
!i113 1
R5
R6
n@get@q@p@s@k@output
vlo_cos
R0
!i10b 1
!s100 6KUQIShSVf5A65FjcGCJ:1
I=z1iE3MJLhN<0A9og>oKm3
R1
R2
w1577090151
8/home/nguyen/Documents/VLSI/lo_cos.v
F/home/nguyen/Documents/VLSI/lo_cos.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/lo_cos.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/lo_cos.v|
!i113 1
R5
R6
vlo_sin
R0
!i10b 1
!s100 Ij>e7QWfiZBXEil^h1DV[3
IoDinY782QXoTW4dYGgJ:I2
R1
R2
w1577090188
8/home/nguyen/Documents/VLSI/lo_sin.v
F/home/nguyen/Documents/VLSI/lo_sin.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/lo_sin.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/lo_sin.v|
!i113 1
R5
R6
vModulate
R0
!i10b 1
!s100 _1GD6X8g_gUjYHOV^81PW3
I1^K_nSG]PmRG9<Sz9`NFB3
R1
R2
w1578102921
8/home/nguyen/Documents/VLSI/Modulate.v
F/home/nguyen/Documents/VLSI/Modulate.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/Modulate.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/Modulate.v|
!i113 1
R5
R6
n@modulate
vQPSK
!s110 1576721472
!i10b 1
!s100 [CTkjAlL@m3b[HV5XYAS^0
I9THoPJnRoXcikS^2SNWSL3
R1
R2
w1576721087
8/home/nguyen/Documents/VLSI/QPSK.v
F/home/nguyen/Documents/VLSI/QPSK.v
L0 1
R3
r1
!s85 0
31
!s108 1576721472.000000
!s107 /home/nguyen/Documents/VLSI/QPSK.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/QPSK.v|
!i113 1
R5
R6
n@q@p@s@k
vtop
R0
!i10b 1
!s100 ]TNK2QeOj]D;]NKko7R`71
I];a?R4e8hdP?i>[ciEee?0
R1
R2
w1577088713
8/home/nguyen/Documents/VLSI/top.v
F/home/nguyen/Documents/VLSI/top.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/top.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/top.v|
!i113 1
R5
R6
