{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607187990144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607187990154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 09:06:29 2020 " "Processing started: Sat Dec 05 09:06:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607187990154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607187990154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RFInerlockRTM_a -c RFInerlockRTM_a " "Command: quartus_sta RFInerlockRTM_a -c RFInerlockRTM_a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607187990154 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607187990665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607187991173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607187991173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607187991238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607187991238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607187991307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607187991619 ""}
{ "Info" "ISTA_SDC_FOUND" "RFInerlockRTM_a.sdc " "Reading SDC File: 'RFInerlockRTM_a.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1607187991689 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk2_dffe " "Node: PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk2_dffe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|wire_maxii_ufm_block1_drdout PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk2_dffe " "Register PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|wire_maxii_ufm_block1_drdout is being clocked by PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk2_dffe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607187991701 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607187991701 "|RFInterlockRTM_a|PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0|gated_clk2_dffe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk1_dffe " "Node: PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk1_dffe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk1_dffe " "Register PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT is being clocked by PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk1_dffe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607187991701 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607187991701 "|RFInterlockRTM_a|PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0|gated_clk1_dffe"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|ufm_parallel_0\|maxii_ufm_block1\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: u0\|ufm_parallel_0\|maxii_ufm_block1\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607187991701 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607187991701 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607187991704 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1607187991731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607187991734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.240 " "Worst-case setup slack is -1.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607187991734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607187991734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.240              -1.240 CMD_CLK  " "   -1.240              -1.240 CMD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607187991734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 clock  " "    0.386               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607187991734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607187991734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.382 " "Worst-case hold slack is 1.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607187991743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607187991743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.382               0.000 CMD_CLK  " "    1.382               0.000 CMD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607187991743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.394               0.000 clock  " "    1.394               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607187991743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607187991743 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607187991769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607187991771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.734 " "Worst-case minimum pulse width slack is 3.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607187991774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607187991774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.734               0.000 clock  " "    3.734               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607187991774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.734               0.000 CMD_CLK  " "    9.734               0.000 CMD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607187991774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607187991774 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1607187991804 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607187991814 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607187991814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2101848 " "Peak virtual memory: 2101848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607187991864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 09:06:31 2020 " "Processing ended: Sat Dec 05 09:06:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607187991864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607187991864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607187991864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607187991864 ""}
