/*
 * ASM2464PD Firmware - Power Management Driver
 *
 * Power state management for USB4/Thunderbolt to NVMe bridge controller.
 * Controls device power states, clock gating, and USB suspend/resume.
 *
 *===========================================================================
 * POWER MANAGEMENT ARCHITECTURE
 *===========================================================================
 *
 * Hardware Configuration:
 * - Multiple power domains (USB, PCIe, NVMe, PHY)
 * - Clock gating for power savings
 * - USB suspend/resume handling
 * - Link power states (L0, L1, L2)
 *
 * Register Map (0x92C0-0x92CF):
 * ┌──────────┬──────────────────────────────────────────────────────────┐
 * │ Address  │ Description                                              │
 * ├──────────┼──────────────────────────────────────────────────────────┤
 * │ 0x92C0   │ Power Control 0 - Main power enable (bit 7: enable)      │
 * │ 0x92C1   │ Power Control 1 - Clock config (bit 1: clock select)     │
 * │ 0x92C2   │ Power Status - State flags (bit 6: suspended)            │
 * │ 0x92C4   │ Power Control 4 - Main power control                     │
 * │ 0x92C5   │ Power Control 5 - PHY power (bit 2: enable)              │
 * │ 0x92C6   │ Power Control 6 - Clock gating                           │
 * │ 0x92C7   │ Power Control 7 - Clock gating extension                 │
 * │ 0x92C8   │ Power Control 8 - Additional controls                    │
 * │ 0x92CF   │ Power Config - Configuration bits                        │
 * │ 0x92F8   │ Power Extended Status                                    │
 * └──────────┴──────────────────────────────────────────────────────────┘
 *
 * Power Status Register (0x92C2) Bits:
 * ┌─────┬────────────────────────────────────────────────────────────────┐
 * │ Bit │ Function                                                       │
 * ├─────┼────────────────────────────────────────────────────────────────┤
 * │  6  │ Suspended - Device in suspend state                           │
 * │ 4-5 │ Link state bits                                               │
 * │ 0-3 │ Reserved                                                       │
 * └─────┴────────────────────────────────────────────────────────────────┘
 *
 * Power Control Flow:
 * ┌─────────────────────────────────────────────────────────────────────┐
 * │                    POWER STATE MACHINE                              │
 * ├─────────────────────────────────────────────────────────────────────┤
 * │  ACTIVE ←──────────────────────────────→ SUSPEND                   │
 * │    │                                         │                      │
 * │    └── Check 0x92C2 bit 6 ──────────────────┘                      │
 * │                                                                     │
 * │  Resume sequence:                                                   │
 * │  1. Set 0x92C0 bit 7 (enable power)                                │
 * │  2. Set 0x92C1 bit 1 (enable clocks)                               │
 * │  3. Configure USB PHY (0x91D1, 0x91C1)                             │
 * │  4. Set 0x92C5 bit 2 (PHY power)                                   │
 * │                                                                     │
 * │  Suspend sequence:                                                  │
 * │  1. Set 0x92C2 bit 6 (mark suspended)                              │
 * │  2. Clear clock enables                                            │
 * │  3. Gate clocks via 0x92C6/0x92C7                                  │
 * └─────────────────────────────────────────────────────────────────────┘
 *
 *===========================================================================
 * IMPLEMENTATION STATUS
 *===========================================================================
 * power_set_suspended         [DONE] 0xcb23-0xcb2c - Set suspended bit
 * power_get_status_bit6       [DONE] 0x3023-0x302e - Check suspended
 * power_enable_clocks         [DONE] 0xcb6f-0xcb7e - Enable power/clocks
 * power_config_init           [DONE] 0xcb37-0xcb4a - Init power config
 * power_set_clock_bit1        [DONE] 0xcb4b-0xcb53 - Set clock config
 *
 * Total: 5 functions implemented
 *===========================================================================
 */

#include "types.h"
#include "sfr.h"
#include "registers.h"
#include "globals.h"

/*
 * power_set_suspended - Set power status suspended bit (bit 6)
 * Address: 0xcb23-0xcb2c (10 bytes)
 *
 * Sets bit 6 of power status register to indicate device is suspended.
 *
 * Original disassembly:
 *   cb23: mov dptr, #0x92c2   ; Power status
 *   cb26: movx a, @dptr       ; read current
 *   cb27: anl a, #0xbf        ; clear bit 6
 *   cb29: orl a, #0x40        ; set bit 6
 *   cb2b: movx @dptr, a       ; write back
 *   cb2c: ret
 */
void power_set_suspended(void)
{
    uint8_t val = REG_POWER_STATUS_92C2;
    val = (val & 0xBF) | 0x40;  /* Set bit 6 */
    REG_POWER_STATUS_92C2 = val;
}

/*
 * power_get_status_bit6 - Check if device is suspended (bit 6 of 0x92C2)
 * Address: 0x3023-0x302e (12 bytes)
 *
 * Reads power status register and extracts bit 6 (suspended flag).
 * Returns non-zero if suspended.
 *
 * Original disassembly:
 *   3023: mov dptr, #0x92c2   ; Power status
 *   3026: movx a, @dptr
 *   3027: anl a, #0x40        ; mask bit 6
 *   3029: mov r7, a           ; save result
 *   302a: swap a              ; shift right 4
 *   302b: rrc a               ; shift right 1 more
 *   302c: rrc a               ; shift right 1 more
 *   302d: anl a, #0x03        ; mask low 2 bits
 */
uint8_t power_get_status_bit6(void)
{
    uint8_t val = REG_POWER_STATUS_92C2;
    val &= 0x40;  /* Mask bit 6 */
    return val;
}

/*
 * power_enable_clocks - Enable power and clocks
 * Address: 0xcb6f-0xcb87 (25 bytes)
 *
 * Enables main power (0x92C0 bit 0) and clock config (0x92C1 bit 0),
 * then enables PHY power (0x92C5 bit 2).
 *
 * Original disassembly:
 *   cb6f: mov dptr, #0x92c0   ; Power control 0
 *   cb72: movx a, @dptr
 *   cb73: anl a, #0xfe        ; clear bit 0
 *   cb75: orl a, #0x01        ; set bit 0
 *   cb77: movx @dptr, a
 *   cb78: inc dptr            ; 0x92C1
 *   cb79: movx a, @dptr
 *   cb7a: anl a, #0xfe        ; clear bit 0
 *   cb7c: orl a, #0x01        ; set bit 0
 *   cb7e: movx @dptr, a
 *   cb7f: mov dptr, #0x92c5   ; Power control 5
 *   cb82: movx a, @dptr
 *   cb83: anl a, #0xfb        ; clear bit 2
 *   cb85: orl a, #0x04        ; set bit 2
 *   cb87: movx @dptr, a
 */
void power_enable_clocks(void)
{
    uint8_t val;

    /* Enable main power (0x92C0 bit 0) */
    val = REG_POWER_CTRL_92C0;
    val = (val & 0xFE) | 0x01;
    REG_POWER_CTRL_92C0 = val;

    /* Enable clock config (0x92C1 bit 0) */
    val = REG_POWER_CTRL_92C1;
    val = (val & 0xFE) | 0x01;
    REG_POWER_CTRL_92C1 = val;

    /* Enable PHY power (0x92C5 bit 2) */
    val = REG_POWER_CTRL_92C5;
    val = (val & 0xFB) | 0x04;
    REG_POWER_CTRL_92C5 = val;
}

/*
 * power_config_init - Initialize power configuration
 * Address: 0xcb37-0xcb4a (20 bytes)
 *
 * Sets up power configuration registers for normal operation.
 * Writes 0x05 to 0x92C6, 0x00 to 0x92C7, then clears bits 0,1 of 0x9201.
 *
 * Original disassembly:
 *   cb37: mov dptr, #0x92c6   ; Power control 6
 *   cb3a: mov a, #0x05
 *   cb3c: movx @dptr, a
 *   cb3d: inc dptr            ; 0x92C7
 *   cb3e: clr a
 *   cb3f: movx @dptr, a
 *   cb40: mov dptr, #0x9201   ; USB control
 *   cb43: movx a, @dptr
 *   cb44: anl a, #0xfe        ; clear bit 0
 *   cb46: movx @dptr, a
 *   cb47: movx a, @dptr
 *   cb48: anl a, #0xfd        ; clear bit 1
 *   cb4a: movx @dptr, a
 */
void power_config_init(void)
{
    uint8_t val;

    /* Set clock gating config */
    REG_POWER_CTRL_92C6 = 0x05;
    REG_POWER_CTRL_92C7 = 0x00;

    /* Clear bits 0,1 of 0x9201 */
    val = REG_USB_CTRL_9201;
    val &= 0xFE;  /* Clear bit 0 */
    REG_USB_CTRL_9201 = val;
    val = REG_USB_CTRL_9201;
    val &= 0xFD;  /* Clear bit 1 */
    REG_USB_CTRL_9201 = val;
}

/*
 * power_set_clock_bit1 - Set clock configuration bit 1
 * Address: 0xcb4b-0xcb53 (9 bytes)
 *
 * Sets bit 1 of power control register 0x92C1 for clock configuration.
 *
 * Original disassembly:
 *   cb4b: mov dptr, #0x92c1   ; Power control 1
 *   cb4e: movx a, @dptr
 *   cb4f: anl a, #0xfd        ; clear bit 1
 *   cb51: orl a, #0x02        ; set bit 1
 *   cb53: movx @dptr, a
 */
void power_set_clock_bit1(void)
{
    uint8_t val = REG_POWER_CTRL_92C1;
    val = (val & 0xFD) | 0x02;  /* Set bit 1 */
    REG_POWER_CTRL_92C1 = val;
}

/*
 * power_check_status - Check and update power status
 * Address: 0xe647-0xe65e (24 bytes) - Bank 0 function called via dispatch
 *
 * This function checks device power status and waits for ready.
 * Called via jump_bank_0 from dispatch stub.
 *
 * Algorithm:
 * 1. Call 0xC45F to check status
 * 2. If non-zero, write 0x04 to @dptr; if zero, write 0x03
 * 3. Poll 0xB296 bit 2 until set (wait for ready)
 * 4. Call 0xC48F for final processing
 *
 * Original disassembly:
 *   e647: lcall 0xc45f          ; Check status
 *   e64a: jz 0xe651             ; Jump if zero
 *   e64c: mov a, #0x04          ; Non-zero result
 *   e64e: movx @dptr, a
 *   e64f: sjmp 0xe654
 *   e651: mov a, #0x03          ; Zero result
 *   e653: movx @dptr, a
 *   e654: mov dptr, #0xb296     ; Poll status
 *   e657: movx a, @dptr
 *   e658: jnb e0.2, 0xe654      ; Loop until bit 2 set
 *   e65b: lcall 0xc48f          ; Final processing
 *   e65e: ret
 */
void power_check_status_e647(void)
{
    uint8_t status;

    /* Check initial status - would call 0xC45F */
    /* The result determines which value to write */

    /* Poll 0xB296 bit 2 until set */
    do {
        status = REG_PCIE_STATUS;
    } while (!(status & 0x04));

    /* Final processing - would call 0xC48F */
}

/*
 * power_set_state - Set power state and config
 * Address: Called at entry, calls FUN_CODE_53c0
 *
 * Sets power state by calling 0x53C0 helper and setting 0x90A1 to 1.
 *
 * From ghidra.c:
 *   FUN_CODE_53c0();
 *   DAT_EXTMEM_90a1 = 1;
 */
void power_set_state(void)
{
    /* FUN_CODE_53c0 copies 4 bytes from IDATA[0x72-0x6F] to XDATA[0xD808-0xD80B] */
    /* This appears to be CSW residue setup */
    REG_CSW_RESIDUE_0 = *(__idata uint8_t *)0x72;
    REG_CSW_RESIDUE_1 = *(__idata uint8_t *)0x71;
    REG_CSW_RESIDUE_2 = *(__idata uint8_t *)0x70;
    REG_CSW_RESIDUE_3 = *(__idata uint8_t *)0x6F;

    /* Set power state active */
    REG_USB_SIGNAL_90A1 = 1;
}

/*
 * power_clear_suspended - Clear suspended bit (bit 6)
 * Address: 0xcb2d-0xcb36 (10 bytes)
 *
 * Clears bit 6 of power status register to indicate device is no longer suspended.
 *
 * Original disassembly:
 *   cb2d: mov dptr, #0x92c2   ; Power status
 *   cb30: movx a, @dptr       ; read current
 *   cb31: anl a, #0xbf        ; clear bit 6
 *   cb33: movx @dptr, a       ; write back
 *   cb34: ret
 */
void power_clear_suspended(void)
{
    uint8_t val = REG_POWER_STATUS_92C2;
    val &= 0xBF;  /* Clear bit 6 */
    REG_POWER_STATUS_92C2 = val;
}

/*
 * power_disable_clocks - Disable clocks for power save
 * Address: 0xcb88-0xcb9a (19 bytes)
 *
 * Disables power and clocks for power saving.
 *
 * Original disassembly:
 *   cb88: mov dptr, #0x92c0   ; Power control 0
 *   cb8b: movx a, @dptr
 *   cb8c: anl a, #0xfe        ; clear bit 0
 *   cb8e: movx @dptr, a
 *   cb8f: inc dptr            ; 0x92C1
 *   cb90: movx a, @dptr
 *   cb91: anl a, #0xfe        ; clear bit 0
 *   cb93: movx @dptr, a
 *   cb94: mov dptr, #0x92c5   ; Power control 5
 *   cb97: movx a, @dptr
 *   cb98: anl a, #0xfb        ; clear bit 2
 *   cb9a: movx @dptr, a
 */
void power_disable_clocks(void)
{
    uint8_t val;

    /* Disable main power (0x92C0 bit 0) */
    val = REG_POWER_CTRL_92C0;
    val &= 0xFE;
    REG_POWER_CTRL_92C0 = val;

    /* Disable clock config (0x92C1 bit 0) */
    val = REG_POWER_CTRL_92C1;
    val &= 0xFE;
    REG_POWER_CTRL_92C1 = val;

    /* Disable PHY power (0x92C5 bit 2) */
    val = REG_POWER_CTRL_92C5;
    val &= 0xFB;
    REG_POWER_CTRL_92C5 = val;
}

/* Forward declarations for helper functions */
extern void handler_d07f(uint8_t param);
extern void handler_e214(void);
extern void handler_e8ef(uint8_t param);

/*
 * power_clear_init_flag - Clear power init flag
 * Address: 0x545c-0x5461 (6 bytes)
 *
 * Sets the power init flag to 0.
 * Called during USB power initialization.
 *
 * Original (from ghidra):
 *   DAT_EXTMEM_0af8 = 0;
 */
void power_clear_init_flag(void)
{
    G_POWER_INIT_FLAG = 0;
}

/*
 * power_set_event_ctrl - Set event control to 4
 * Address: 0xbbb6-0xbbbf (10 bytes)
 *
 * Sets event control register to 4.
 * Called during USB power initialization state handling.
 *
 * Original (from ghidra):
 *   G_EVENT_CTRL_09FA = 4;
 */
void power_set_event_ctrl(void)
{
    G_EVENT_CTRL_09FA = 4;
}

/*
 * usb_power_init - Initialize USB power settings
 * Address: Full initialization sequence from ghidra
 *
 * Initializes USB power configuration for operation.
 * Called during system initialization via handler_0327.
 *
 * This function performs:
 * 1. Power control register setup (0x92C0 bit 7)
 * 2. USB PHY configuration (0x91D1, 0x91C0, 0x91C1, 0x91C3)
 * 3. Buffer configuration (0x9300-0x9305)
 * 4. USB endpoint and mode setup
 * 5. NVMe command register init
 * 6. PHY power-up sequence with polling
 */
void usb_power_init(void)
{
    uint8_t val;
    uint8_t status;

    /* Set power control bit 7 (enable main power) */
    val = REG_POWER_CTRL_92C0;
    REG_POWER_CTRL_92C0 = (val & 0x7F) | 0x80;

    /* Configure USB PHY */
    REG_USB_PHY_CTRL_91D1 = 0x0F;

    /* Configure buffer settings */
    REG_BUF_CFG_9300 = 0x0C;
    REG_BUF_CFG_9301 = 0xC0;
    REG_BUF_CFG_9302 = 0xBF;

    /* Set interrupt flags */
    REG_INT_FLAGS_EX0 = 0x1F;

    /* Configure endpoint */
    REG_USB_EP_CFG1 = 0x0F;

    /* Configure USB PHY control 1 */
    REG_USB_PHY_CTRL_91C1 = 0xF0;

    /* More buffer configuration */
    REG_BUF_CFG_9303 = 0x33;
    REG_BUF_CFG_9304 = 0x3F;
    REG_BUF_CFG_9305 = 0x40;

    /* Configure USB */
    REG_USB_CONFIG = 0xE0;
    REG_USB_EP0_LEN_H = 0xF0;
    REG_USB_MODE_90E2 = 1;

    /* Clear EP control bit 0 */
    val = REG_USB_EP_CTRL_905E;
    REG_USB_EP_CTRL_905E = val & 0xFE;

    /* Initialize NVMe command registers */
    REG_NVME_CMD_NSID = 1;
    val = REG_NVME_CMD_PRP1;
    REG_NVME_CMD_PRP1 = val & 0xFE;

    /* Call initialization handlers */
    handler_d07f(0);
    handler_e214();

    /* Configure USB PHY control 3 - clear bit 5 */
    val = REG_USB_PHY_CTRL_91C3;
    REG_USB_PHY_CTRL_91C3 = val & 0xDF;

    /* PHY power-up sequence */
    /* Set bit 0 then clear it */
    val = REG_USB_PHY_CTRL_91C0;
    REG_USB_PHY_CTRL_91C0 = (val & 0xFE) | 0x01;
    val = REG_USB_PHY_CTRL_91C0;
    REG_USB_PHY_CTRL_91C0 = val & 0xFE;

    /* Clear init flag */
    power_clear_init_flag();

    /* Poll for completion - check XDATA 0xE318 and timer */
    /* Simplified polling - original uses FUN_CODE_e50d(1,0x8f,4) and complex wait */
    do {
        status = REG_PHY_COMPLETION_E318;
        if ((status & 0x10) != 0) break;
        val = REG_TIMER0_CSR;
    } while ((val & 0x02) == 0);

    /* Call completion handler */
    handler_e8ef(status & 0x10);

    /* Final state handling based on PHY status */
    val = REG_USB_PHY_CTRL_91C0;
    if ((val & 0x18) == 0x10) {
        /* PHY in expected state */
        if (G_EVENT_FLAGS == 0x04) {
            power_set_event_ctrl();
            G_EVENT_FLAGS = 1;
            return;
        }
    } else {
        /* PHY not in expected state */
        power_set_event_ctrl();
        REG_USB_PHY_CTRL_91C0 = 2;
    }
}
