{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712288567087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712288567087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 23:42:46 2024 " "Processing started: Thu Apr 04 23:42:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712288567087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1712288567087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUDesign -c CPUDesign --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesign -c CPUDesign --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1712288567087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1712288568515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1712288568515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic " "Found entity 1: select_encode_logic" {  } { { "select_encode_logic.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/select_encode_logic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4_to_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4_to_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4_to_16 " "Found entity 1: decoder_4_to_16" {  } { { "decoder_4_to_16.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/decoder_4_to_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 3 3 " "Found 3 design units, including 3 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576491 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerMDR " "Found entity 2: registerMDR" {  } { { "register.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576491 ""} { "Info" "ISGN_ENTITY_NAME" "3 pc_register " "Found entity 3: pc_register" {  } { { "register.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576491 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_32_tb.v(53) " "Verilog HDL information at and_32_tb.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "and_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/and_32_tb.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288576500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32_tb " "Found entity 1: and_32_tb" {  } { { "and_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/and_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "and_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/and_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32 " "Found entity 1: alu_32" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/encoder_32_to_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_32 " "Found entity 1: mul_32" {  } { { "mul_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576574 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mul_32_tb.v(54) " "Verilog HDL information at mul_32_tb.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "mul_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32_tb.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288576582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_32_tb " "Found entity 1: mul_32_tb" {  } { { "mul_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576589 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or_32_tb.v(53) " "Verilog HDL information at or_32_tb.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "or_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/or_32_tb.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288576597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32_tb " "Found entity 1: or_32_tb" {  } { { "or_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/or_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "or_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/or_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_32.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_32 " "Found entity 1: shra_32" {  } { { "shra_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shra_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_32.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_32 " "Found entity 1: shr_32" {  } { { "shr_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shr_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_32 " "Found entity 1: shl_32" {  } { { "shl_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shl_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_32.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_32 " "Found entity 1: ror_32" {  } { { "ror_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/ror_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_32.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_32 " "Found entity 1: rol_32" {  } { { "rol_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/rol_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_to_neg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_to_neg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_to_neg_32 " "Found entity 1: switch_to_neg_32" {  } { { "switch_to_neg_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/switch_to_neg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32 " "Found entity 1: sub_32" {  } { { "sub_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/sub_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_32.v 3 3 " "Found 3 design units, including 3 entities, in source file add_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_32 " "Found entity 1: add_32" {  } { { "add_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/add_32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576739 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_16 " "Found entity 2: add_16" {  } { { "add_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/add_32.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576739 ""} { "Info" "ISGN_ENTITY_NAME" "3 add_4 " "Found entity 3: add_4" {  } { { "add_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/add_32.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32 " "Found entity 1: not_32" {  } { { "not_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/not_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_32.v 1 1 " "Found 1 design units, including 1 entities, in source file div_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_32 " "Found entity 1: div_32" {  } { { "div_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/div_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576767 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "add_32_tb.v(53) " "Verilog HDL information at add_32_tb.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "add_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/add_32_tb.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288576776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_32_tb " "Found entity 1: add_32_tb" {  } { { "add_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/add_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576783 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sub_32_tb.v(53) " "Verilog HDL information at sub_32_tb.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "sub_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/sub_32_tb.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288576791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32_tb " "Found entity 1: sub_32_tb" {  } { { "sub_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/sub_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576798 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_32_tb.v(54) " "Verilog HDL information at div_32_tb.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "div_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/div_32_tb.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288576806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_32_tb " "Found entity 1: div_32_tb" {  } { { "div_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/div_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576812 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shr_32_tb.v(53) " "Verilog HDL information at shr_32_tb.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "shr_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shr_32_tb.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288576821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_32_tb " "Found entity 1: shr_32_tb" {  } { { "shr_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shr_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576827 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shra_32_tb.v(53) " "Verilog HDL information at shra_32_tb.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "shra_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shra_32_tb.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288576836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_32_tb " "Found entity 1: shra_32_tb" {  } { { "shra_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shra_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576843 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shl_32_tb.v(53) " "Verilog HDL information at shl_32_tb.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "shl_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shl_32_tb.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288576851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_32_tb " "Found entity 1: shl_32_tb" {  } { { "shl_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/shl_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576858 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ror_32_tb.v(53) " "Verilog HDL information at ror_32_tb.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "ror_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/ror_32_tb.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288576866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_32_tb " "Found entity 1: ror_32_tb" {  } { { "ror_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/ror_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576873 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rol_32_tb.v(53) " "Verilog HDL information at rol_32_tb.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "rol_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/rol_32_tb.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288576882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_32_tb " "Found entity 1: rol_32_tb" {  } { { "rol_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/rol_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576889 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "neg_32_tb.v(52) " "Verilog HDL information at neg_32_tb.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "neg_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/neg_32_tb.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288576897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_32_tb " "Found entity 1: neg_32_tb" {  } { { "neg_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/neg_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576905 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "not_32_tb.v(52) " "Verilog HDL information at not_32_tb.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "not_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/not_32_tb.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288576912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32_tb " "Found entity 1: not_32_tb" {  } { { "not_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/not_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/d_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "con_ff.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/con_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_to_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2_to_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Found entity 1: decoder_2_to_4" {  } { { "decoder_2_to_4.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/decoder_2_to_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_pc_32.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_pc_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inc_PC_32 " "Found entity 1: Inc_PC_32" {  } { { "Inc_PC_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Inc_PC_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288576997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288576997 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ld_tb.v(48) " "Verilog HDL information at ld_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "ld_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/ld_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288577006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/ld_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577014 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ldi_tb.v(46) " "Verilog HDL information at ldi_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "ldi_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/ldi_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288577023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_tb " "Found entity 1: ldi_tb" {  } { { "ldi_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/ldi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577030 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "st_tb.v(49) " "Verilog HDL information at st_tb.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "st_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/st_tb.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288577038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file st_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 st_tb " "Found entity 1: st_tb" {  } { { "st_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/st_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577046 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addi_tb.v(47) " "Verilog HDL information at addi_tb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "addi_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/addi_tb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288577054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file addi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addi_tb " "Found entity 1: addi_tb" {  } { { "addi_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/addi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577063 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "andi_tb.v(47) " "Verilog HDL information at andi_tb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "andi_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/andi_tb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288577071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file andi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 andi_tb " "Found entity 1: andi_tb" {  } { { "andi_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/andi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577079 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ori_tb.v(47) " "Verilog HDL information at ori_tb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "ori_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/ori_tb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288577087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ori_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ori_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ori_tb " "Found entity 1: ori_tb" {  } { { "ori_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/ori_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "branch_tb.v(50) " "Verilog HDL information at branch_tb.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "branch_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/branch_tb.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288577102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_tb " "Found entity 1: branch_tb" {  } { { "branch_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/branch_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577111 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jr_tb.v(45) " "Verilog HDL information at jr_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "jr_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/jr_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288577120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jr_tb " "Found entity 1: jr_tb" {  } { { "jr_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/jr_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577128 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jal_tb.v(48) " "Verilog HDL information at jal_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "jal_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/jal_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288577136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jal_tb " "Found entity 1: jal_tb" {  } { { "jal_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/jal_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mflo_tb.v(46) " "Verilog HDL information at mflo_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "mflo_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mflo_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288577152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mflo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mflo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mflo_tb " "Found entity 1: mflo_tb" {  } { { "mflo_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mflo_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577160 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mfhi_tb.v(46) " "Verilog HDL information at mfhi_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "mfhi_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mfhi_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288577169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhi_tb " "Found entity 1: mfhi_tb" {  } { { "mfhi_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mfhi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577177 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "in_tb.v(45) " "Verilog HDL information at in_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "in_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/in_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288577186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file in_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_tb " "Found entity 1: in_tb" {  } { { "in_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/in_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577194 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "out_tb.v(46) " "Verilog HDL information at out_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "out_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/out_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712288577202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_tb " "Found entity 1: out_tb" {  } { { "out_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/out_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_tb " "Found entity 1: control_tb" {  } { { "control_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/control_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712288577243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712288577243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1712288577427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R0 " "Elaborating entity \"register\" for hierarchy \"register:R0\"" {  } { { "Datapath.v" "R0" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register pc_register:PC " "Elaborating entity \"pc_register\" for hierarchy \"pc_register:PC\"" {  } { { "Datapath.v" "PC" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerMDR registerMDR:MDR " "Elaborating entity \"registerMDR\" for hierarchy \"registerMDR:MDR\"" {  } { { "Datapath.v" "MDR" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 registerMDR:MDR\|mux_2_1:MDMux " "Elaborating entity \"mux_2_1\" for hierarchy \"registerMDR:MDR\|mux_2_1:MDMux\"" {  } { { "register.v" "MDMux" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:encoder_32_5 " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:encoder_32_5\"" {  } { { "Datapath.v" "encoder_32_5" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577479 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_to_5.v(6) " "Verilog HDL Case Statement warning at encoder_32_to_5.v(6): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/encoder_32_to_5.v" 6 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1712288577480 "|Datapath|encoder_32_5:encoder_32_5"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_to_5.v(6) " "Verilog HDL Case Statement information at encoder_32_to_5.v(6): all case item expressions in this case statement are onehot" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/encoder_32_to_5.v" 6 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1712288577480 "|Datapath|encoder_32_5:encoder_32_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode_logic select_encode_logic:select_encode_logic " "Elaborating entity \"select_encode_logic\" for hierarchy \"select_encode_logic:select_encode_logic\"" {  } { { "Datapath.v" "select_encode_logic" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_to_16 select_encode_logic:select_encode_logic\|decoder_4_to_16:decode4to16 " "Elaborating entity \"decoder_4_to_16\" for hierarchy \"select_encode_logic:select_encode_logic\|decoder_4_to_16:decode4to16\"" {  } { { "select_encode_logic.v" "decode4to16" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/select_encode_logic.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_ff con_ff:con_ff " "Elaborating entity \"con_ff\" for hierarchy \"con_ff:con_ff\"" {  } { { "Datapath.v" "con_ff" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_to_4 con_ff:con_ff\|decoder_2_to_4:dec_2to4 " "Elaborating entity \"decoder_2_to_4\" for hierarchy \"con_ff:con_ff\|decoder_2_to_4:dec_2to4\"" {  } { { "con_ff.v" "dec_2to4" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/con_ff.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop con_ff:con_ff\|d_flip_flop:CON_d_ff " "Elaborating entity \"d_flip_flop\" for hierarchy \"con_ff:con_ff\|d_flip_flop:CON_d_ff\"" {  } { { "con_ff.v" "CON_d_ff" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/con_ff.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577510 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D d_flip_flop.v(9) " "Verilog HDL Always Construct warning at d_flip_flop.v(9): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "d_flip_flop.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/d_flip_flop.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1712288577511 "|Datapath|con_ff:con_ff|d_flip_flop:CON_d_ff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_32 alu_32:alu " "Elaborating entity \"alu_32\" for hierarchy \"alu_32:alu\"" {  } { { "Datapath.v" "alu" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577517 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IncPC_out alu_32.v(30) " "Verilog HDL warning at alu_32.v(30): object IncPC_out used but never assigned" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1712288577520 "|Datapath|alu_32:alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IncPC_out 0 alu_32.v(30) " "Net \"IncPC_out\" at alu_32.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1712288577520 "|Datapath|alu_32:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_32 alu_32:alu\|add_32:add_32 " "Elaborating entity \"add_32\" for hierarchy \"alu_32:alu\|add_32:add_32\"" {  } { { "alu_32.v" "add_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16 alu_32:alu\|add_32:add_32\|add_16:a1_16 " "Elaborating entity \"add_16\" for hierarchy \"alu_32:alu\|add_32:add_32\|add_16:a1_16\"" {  } { { "add_32.v" "a1_16" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/add_32.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_4 alu_32:alu\|add_32:add_32\|add_16:a1_16\|add_4:a1_4 " "Elaborating entity \"add_4\" for hierarchy \"alu_32:alu\|add_32:add_32\|add_16:a1_16\|add_4:a1_4\"" {  } { { "add_32.v" "a1_4" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/add_32.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_32 alu_32:alu\|sub_32:sub_32 " "Elaborating entity \"sub_32\" for hierarchy \"alu_32:alu\|sub_32:sub_32\"" {  } { { "alu_32.v" "sub_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_to_neg_32 alu_32:alu\|sub_32:sub_32\|switch_to_neg_32:switch_to_neg_32 " "Elaborating entity \"switch_to_neg_32\" for hierarchy \"alu_32:alu\|sub_32:sub_32\|switch_to_neg_32:switch_to_neg_32\"" {  } { { "sub_32.v" "switch_to_neg_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/sub_32.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32 alu_32:alu\|sub_32:sub_32\|switch_to_neg_32:switch_to_neg_32\|not_32:not_32 " "Elaborating entity \"not_32\" for hierarchy \"alu_32:alu\|sub_32:sub_32\|switch_to_neg_32:switch_to_neg_32\|not_32:not_32\"" {  } { { "switch_to_neg_32.v" "not_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/switch_to_neg_32.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 alu_32:alu\|and_32:and_32 " "Elaborating entity \"and_32\" for hierarchy \"alu_32:alu\|and_32:and_32\"" {  } { { "alu_32.v" "and_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr_32 alu_32:alu\|shr_32:shr_32 " "Elaborating entity \"shr_32\" for hierarchy \"alu_32:alu\|shr_32:shr_32\"" {  } { { "alu_32.v" "shr_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra_32 alu_32:alu\|shra_32:shra_32 " "Elaborating entity \"shra_32\" for hierarchy \"alu_32:alu\|shra_32:shra_32\"" {  } { { "alu_32.v" "shra_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl_32 alu_32:alu\|shl_32:shl_32 " "Elaborating entity \"shl_32\" for hierarchy \"alu_32:alu\|shl_32:shl_32\"" {  } { { "alu_32.v" "shl_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror_32 alu_32:alu\|ror_32:ror_32 " "Elaborating entity \"ror_32\" for hierarchy \"alu_32:alu\|ror_32:ror_32\"" {  } { { "alu_32.v" "ror_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol_32 alu_32:alu\|rol_32:rol_32 " "Elaborating entity \"rol_32\" for hierarchy \"alu_32:alu\|rol_32:rol_32\"" {  } { { "alu_32.v" "rol_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_32 alu_32:alu\|mul_32:mul_32 " "Elaborating entity \"mul_32\" for hierarchy \"alu_32:alu\|mul_32:mul_32\"" {  } { { "alu_32.v" "mul_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577741 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_32.v(25) " "Verilog HDL Case Statement warning at mul_32.v(25): case item expression never matches the case expression" {  } { { "mul_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1712288577744 "|Datapath|alu_32:alu|mul_32:mul_32"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_32.v(27) " "Verilog HDL Case Statement warning at mul_32.v(27): case item expression never matches the case expression" {  } { { "mul_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1712288577744 "|Datapath|alu_32:alu|mul_32:mul_32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n_a2 mul_32.v(30) " "Verilog HDL Always Construct warning at mul_32.v(30): variable \"n_a2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mul_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1712288577744 "|Datapath|alu_32:alu|mul_32:mul_32"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_32.v(31) " "Verilog HDL Case Statement warning at mul_32.v(31): case item expression never matches the case expression" {  } { { "mul_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1712288577744 "|Datapath|alu_32:alu|mul_32:mul_32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a_2 mul_32.v(28) " "Verilog HDL Always Construct warning at mul_32.v(28): variable \"a_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mul_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mul_32.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1712288577744 "|Datapath|alu_32:alu|mul_32:mul_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_32 alu_32:alu\|div_32:div_32 " "Elaborating entity \"div_32\" for hierarchy \"alu_32:alu\|div_32:div_32\"" {  } { { "alu_32.v" "div_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 alu_32:alu\|or_32:or_32 " "Elaborating entity \"or_32\" for hierarchy \"alu_32:alu\|or_32:or_32\"" {  } { { "alu_32.v" "or_32" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "Datapath.v" "RAM" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus\"" {  } { { "Datapath.v" "bus" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712288577774 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/output_files/CPUDesign.map.smsg " "Generated suppressed messages file C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/output_files/CPUDesign.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1712288578103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712288578116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 23:42:58 2024 " "Processing ended: Thu Apr 04 23:42:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712288578116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712288578116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712288578116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712288578116 ""}
