<profile>

<section name = "Vitis HLS Report for 'src_loop_proc'" level="0">
<item name = "Date">Mon Sep  6 21:22:12 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">affine_scale</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">63, 702, 0.630 us, 7.020 us, 63, 702, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- src_loop">15, 654, 16, 1, 1, 1 ~ 640, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1762, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 4059, 1856, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 433, -</column>
<column name="Register">-, -, 2924, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 6, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_28s_28s_44_3_1_U53">mul_28s_28s_44_3_1, 0, 0, 141, 112, 0</column>
<column name="mul_28s_28s_44_3_1_U54">mul_28s_28s_44_3_1, 0, 0, 141, 112, 0</column>
<column name="mul_32ns_21s_53_2_1_U66">mul_32ns_21s_53_2_1, 0, 1, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U52">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U55">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U60">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U61">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U62">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U63">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U64">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U65">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_32s_34ns_65_2_1_U48">mul_32s_34ns_65_2_1, 0, 0, 173, 54, 0</column>
<column name="mul_32s_34ns_65_2_1_U49">mul_32s_34ns_65_2_1, 0, 0, 173, 54, 0</column>
<column name="mul_32s_34ns_65_2_1_U50">mul_32s_34ns_65_2_1, 0, 0, 173, 54, 0</column>
<column name="mul_32s_34ns_65_2_1_U51">mul_32s_34ns_65_2_1, 0, 0, 173, 54, 0</column>
<column name="sdiv_32ns_32s_32_36_seq_1_U56">sdiv_32ns_32s_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="sdiv_32ns_32s_32_36_seq_1_U59">sdiv_32ns_32s_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="sdiv_33ns_32s_32_37_seq_1_U57">sdiv_33ns_32s_32_37_seq_1, 0, 0, 406, 245, 0</column>
<column name="sdiv_33ns_32s_32_37_seq_1_U58">sdiv_33ns_32s_32_37_seq_1, 0, 0, 406, 245, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln208_fu_738_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln324_1_fu_1052_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln324_fu_1035_p2">+, 0, 0, 60, 53, 53</column>
<column name="add_ln691_fu_877_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln692_1_fu_371_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln692_fu_461_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln69_2_fu_919_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln69_fu_906_p2">+, 0, 0, 32, 32, 32</column>
<column name="ret_1_fu_948_p2">+, 0, 0, 40, 33, 12</column>
<column name="ret_2_fu_1027_p2">+, 0, 0, 41, 34, 34</column>
<column name="ret_fu_932_p2">+, 0, 0, 40, 33, 12</column>
<column name="rx_fu_910_p2">+, 0, 0, 32, 32, 32</column>
<column name="ry_V_fu_923_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp31_i_fu_481_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_i_fu_706_p2">+, 0, 0, 39, 32, 32</column>
<column name="affine_x_fu_893_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln1347_fu_747_p2">-, 0, 0, 51, 44, 44</column>
<column name="sub_ln1364_1_fu_559_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln1364_2_fu_572_p2">-, 0, 0, 72, 1, 65</column>
<column name="sub_ln1364_3_fu_601_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln1364_4_fu_614_p2">-, 0, 0, 72, 1, 65</column>
<column name="sub_ln1364_5_fu_643_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln1364_6_fu_656_p2">-, 0, 0, 72, 1, 65</column>
<column name="sub_ln1364_7_fu_685_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln1364_fu_530_p2">-, 0, 0, 72, 1, 65</column>
<column name="sub_ln1497_1_fu_790_p2">-, 0, 0, 28, 1, 21</column>
<column name="sub_ln1497_fu_767_p2">-, 0, 0, 28, 1, 21</column>
<column name="sub_ln69_1_fu_476_p2">-, 0, 0, 32, 32, 32</column>
<column name="sub_ln69_2_fu_866_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln69_fu_854_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_state55_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state62_pp0_stage0_iter14">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op403_readreq_state55">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op410_read_state62">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln878_1_fu_365_p2">icmp, 0, 0, 18, 32, 8</column>
<column name="icmp_ln878_2_fu_883_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln878_fu_455_p2">icmp, 0, 0, 18, 32, 8</column>
<column name="icmp_ln890_1_fu_993_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln890_fu_974_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln157_1_fu_1004_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln157_2_fu_1010_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln157_fu_970_p2">or, 0, 0, 21, 21, 21</column>
<column name="select_ln133_fu_466_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1364_1_fu_565_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1364_2_fu_594_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1364_3_fu_607_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1364_4_fu_636_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1364_5_fu_649_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1364_6_fu_678_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1364_7_fu_691_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1364_fu_552_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln138_fu_377_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln890_1_fu_998_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln890_fu_979_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">217, 50, 1, 50</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter15">9, 2, 1, 2</column>
<column name="ap_phi_mux_storemerge27_i_i_phi_fu_287_p4">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter5_storemerge27_i_i_reg_283">9, 2, 32, 64</column>
<column name="b_blk_n">9, 2, 1, 2</column>
<column name="c_blk_n">9, 2, 1, 2</column>
<column name="d_blk_n">9, 2, 1, 2</column>
<column name="id_blk_n">9, 2, 1, 2</column>
<column name="m_blk_n">9, 2, 1, 2</column>
<column name="mapchip_draw_xsize_blk_n">9, 2, 1, 2</column>
<column name="mapchip_draw_xsize_out_blk_n">9, 2, 1, 2</column>
<column name="mapchip_maxheight_blk_n">9, 2, 1, 2</column>
<column name="mapchip_maxwidth_blk_n">9, 2, 1, 2</column>
<column name="n_blk_n">9, 2, 1, 2</column>
<column name="src_blk_n_AR">9, 2, 1, 2</column>
<column name="src_blk_n_R">9, 2, 1, 2</column>
<column name="srcin_blk_n">9, 2, 1, 2</column>
<column name="trunc_ln69_blk_n">9, 2, 1, 2</column>
<column name="trunc_ln69_out_blk_n">9, 2, 1, 2</column>
<column name="x_V_reg_272">9, 2, 32, 64</column>
<column name="xstart_pos_blk_n">9, 2, 1, 2</column>
<column name="ystart_pos_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_read_reg_1089">20, 0, 20, 0</column>
<column name="add_ln208_reg_1344">32, 0, 32, 0</column>
<column name="affine_x_reg_1467">32, 0, 32, 0</column>
<column name="ap_CS_fsm">49, 0, 49, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter10_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter11_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter12_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter13_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter14_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter15_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter4_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter5_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter6_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter7_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter8_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter9_storemerge27_i_i_reg_283">32, 0, 32, 0</column>
<column name="b_read_reg_1099">20, 0, 20, 0</column>
<column name="c_read_reg_1094">20, 0, 20, 0</column>
<column name="icmp_ln878_2_reg_1463">1, 0, 1, 0</column>
<column name="id_read_reg_1121">32, 0, 32, 0</column>
<column name="ixa_V_reg_1381">32, 0, 32, 0</column>
<column name="ixc_V_reg_1407">32, 0, 32, 0</column>
<column name="lhs_V_3_i_reg_1448">32, 0, 34, 2</column>
<column name="m_read_reg_1104">32, 0, 32, 0</column>
<column name="mapchip_draw_xsize_read_reg_1077">32, 0, 32, 0</column>
<column name="mapchip_height_V_reg_1115">32, 0, 32, 0</column>
<column name="mapchip_width_V_reg_1082">32, 0, 32, 0</column>
<column name="mul_ln1347_reg_1339">44, 0, 44, 0</column>
<column name="mul_ln1364_1_reg_1237">65, 0, 65, 0</column>
<column name="mul_ln1364_2_reg_1247">65, 0, 65, 0</column>
<column name="mul_ln1364_3_reg_1257">65, 0, 65, 0</column>
<column name="mul_ln1364_reg_1227">65, 0, 65, 0</column>
<column name="mul_ln208_reg_1267">32, 0, 32, 0</column>
<column name="mul_ln215_reg_1334">44, 0, 44, 0</column>
<column name="mul_ln534_reg_1516">53, 0, 53, 0</column>
<column name="mul_ln69_1_reg_1423">32, 0, 32, 0</column>
<column name="mul_ln69_2_reg_1478">32, 0, 32, 0</column>
<column name="mul_ln69_3_reg_1483">32, 0, 32, 0</column>
<column name="mul_ln69_reg_1413">32, 0, 32, 0</column>
<column name="or_ln157_2_reg_1502">1, 0, 1, 0</column>
<column name="p_cast_i_reg_1141">31, 0, 31, 0</column>
<column name="ret_2_reg_1511">34, 0, 34, 0</column>
<column name="rhs_reg_1488">21, 0, 21, 0</column>
<column name="rhs_reg_1488_pp0_iter4_reg">21, 0, 21, 0</column>
<column name="sdiv_ln1364_1_reg_1392">32, 0, 32, 0</column>
<column name="sdiv_ln1364_2_reg_1397">32, 0, 32, 0</column>
<column name="sdiv_ln1364_3_reg_1387">32, 0, 32, 0</column>
<column name="select_ln133_reg_1215">32, 0, 32, 0</column>
<column name="select_ln1364_1_reg_1272">32, 0, 32, 0</column>
<column name="select_ln1364_3_reg_1278">32, 0, 32, 0</column>
<column name="select_ln1364_5_reg_1284">32, 0, 32, 0</column>
<column name="select_ln1364_7_reg_1289">32, 0, 32, 0</column>
<column name="select_ln138_reg_1185">32, 0, 32, 0</column>
<column name="shl_ln_reg_1146">20, 0, 32, 12</column>
<column name="shr_i_i_i_reg_1433">32, 0, 32, 0</column>
<column name="shr_i_i_reg_1180">31, 0, 31, 0</column>
<column name="src_V1_addr_reg_1473">10, 0, 10, 0</column>
<column name="src_addr_read_reg_1527">32, 0, 32, 0</column>
<column name="src_addr_reg_1521">64, 0, 64, 0</column>
<column name="srcin_read_reg_1136">64, 0, 64, 0</column>
<column name="sub_ln69_2_reg_1443">32, 0, 32, 0</column>
<column name="sub_ln69_reg_1438">32, 0, 32, 0</column>
<column name="tmp30_i_reg_1329">32, 0, 32, 0</column>
<column name="tmp31_i_reg_1221">32, 0, 32, 0</column>
<column name="tmp32_i_reg_1418">32, 0, 32, 0</column>
<column name="tmp34_i_reg_1428">32, 0, 32, 0</column>
<column name="tmp_13_reg_1157">1, 0, 1, 0</column>
<column name="tmp_15_reg_1242">26, 0, 26, 0</column>
<column name="tmp_16_reg_1163">1, 0, 1, 0</column>
<column name="tmp_18_reg_1252">26, 0, 26, 0</column>
<column name="tmp_19_reg_1169">1, 0, 1, 0</column>
<column name="tmp_21_reg_1262">26, 0, 26, 0</column>
<column name="tmp_2_reg_1151">1, 0, 1, 0</column>
<column name="tmp_9_reg_1175">20, 0, 20, 0</column>
<column name="tmp_i_reg_1304">32, 0, 32, 0</column>
<column name="tmp_reg_1232">26, 0, 26, 0</column>
<column name="tmp_s_reg_1190">20, 0, 20, 0</column>
<column name="trunc_ln1497_1_reg_1299">21, 0, 21, 0</column>
<column name="trunc_ln1497_3_reg_1495">21, 0, 21, 0</column>
<column name="trunc_ln1497_reg_1294">21, 0, 21, 0</column>
<column name="trunc_ln69_read_reg_1110">32, 0, 32, 0</column>
<column name="x_V_reg_272">32, 0, 32, 0</column>
<column name="xstart_pos_read_reg_1131">32, 0, 32, 0</column>
<column name="ystart_pos_read_reg_1126">32, 0, 32, 0</column>
<column name="zext_ln534_reg_1453">32, 0, 53, 21</column>
<column name="icmp_ln878_2_reg_1463">64, 32, 1, 0</column>
<column name="or_ln157_2_reg_1502">64, 32, 1, 0</column>
<column name="src_V1_addr_reg_1473">64, 32, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, src_loop_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, src_loop_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, src_loop_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, src_loop_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, src_loop_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, src_loop_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, src_loop_proc, return value</column>
<column name="mapchip_draw_xsize_dout">in, 32, ap_fifo, mapchip_draw_xsize, pointer</column>
<column name="mapchip_draw_xsize_empty_n">in, 1, ap_fifo, mapchip_draw_xsize, pointer</column>
<column name="mapchip_draw_xsize_read">out, 1, ap_fifo, mapchip_draw_xsize, pointer</column>
<column name="mapchip_maxwidth_dout">in, 32, ap_fifo, mapchip_maxwidth, pointer</column>
<column name="mapchip_maxwidth_empty_n">in, 1, ap_fifo, mapchip_maxwidth, pointer</column>
<column name="mapchip_maxwidth_read">out, 1, ap_fifo, mapchip_maxwidth, pointer</column>
<column name="d_dout">in, 20, ap_fifo, d, pointer</column>
<column name="d_empty_n">in, 1, ap_fifo, d, pointer</column>
<column name="d_read">out, 1, ap_fifo, d, pointer</column>
<column name="a_dout">in, 20, ap_fifo, a, pointer</column>
<column name="a_empty_n">in, 1, ap_fifo, a, pointer</column>
<column name="a_read">out, 1, ap_fifo, a, pointer</column>
<column name="c_dout">in, 20, ap_fifo, c, pointer</column>
<column name="c_empty_n">in, 1, ap_fifo, c, pointer</column>
<column name="c_read">out, 1, ap_fifo, c, pointer</column>
<column name="b_dout">in, 20, ap_fifo, b, pointer</column>
<column name="b_empty_n">in, 1, ap_fifo, b, pointer</column>
<column name="b_read">out, 1, ap_fifo, b, pointer</column>
<column name="m_dout">in, 32, ap_fifo, m, pointer</column>
<column name="m_empty_n">in, 1, ap_fifo, m, pointer</column>
<column name="m_read">out, 1, ap_fifo, m, pointer</column>
<column name="trunc_ln69_dout">in, 32, ap_fifo, trunc_ln69, pointer</column>
<column name="trunc_ln69_empty_n">in, 1, ap_fifo, trunc_ln69, pointer</column>
<column name="trunc_ln69_read">out, 1, ap_fifo, trunc_ln69, pointer</column>
<column name="mapchip_maxheight_dout">in, 32, ap_fifo, mapchip_maxheight, pointer</column>
<column name="mapchip_maxheight_empty_n">in, 1, ap_fifo, mapchip_maxheight, pointer</column>
<column name="mapchip_maxheight_read">out, 1, ap_fifo, mapchip_maxheight, pointer</column>
<column name="n_dout">in, 32, ap_fifo, n, pointer</column>
<column name="n_empty_n">in, 1, ap_fifo, n, pointer</column>
<column name="n_read">out, 1, ap_fifo, n, pointer</column>
<column name="src_V1_address0">out, 10, ap_memory, src_V1, array</column>
<column name="src_V1_ce0">out, 1, ap_memory, src_V1, array</column>
<column name="src_V1_we0">out, 1, ap_memory, src_V1, array</column>
<column name="src_V1_d0">out, 32, ap_memory, src_V1, array</column>
<column name="id_dout">in, 32, ap_fifo, id, pointer</column>
<column name="id_empty_n">in, 1, ap_fifo, id, pointer</column>
<column name="id_read">out, 1, ap_fifo, id, pointer</column>
<column name="ystart_pos_dout">in, 32, ap_fifo, ystart_pos, pointer</column>
<column name="ystart_pos_empty_n">in, 1, ap_fifo, ystart_pos, pointer</column>
<column name="ystart_pos_read">out, 1, ap_fifo, ystart_pos, pointer</column>
<column name="xstart_pos_dout">in, 32, ap_fifo, xstart_pos, pointer</column>
<column name="xstart_pos_empty_n">in, 1, ap_fifo, xstart_pos, pointer</column>
<column name="xstart_pos_read">out, 1, ap_fifo, xstart_pos, pointer</column>
<column name="srcin_dout">in, 64, ap_fifo, srcin, pointer</column>
<column name="srcin_empty_n">in, 1, ap_fifo, srcin, pointer</column>
<column name="srcin_read">out, 1, ap_fifo, srcin, pointer</column>
<column name="m_axi_src_AWVALID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_AWREADY">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_AWADDR">out, 64, m_axi, src, pointer</column>
<column name="m_axi_src_AWID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_AWLEN">out, 32, m_axi, src, pointer</column>
<column name="m_axi_src_AWSIZE">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_AWBURST">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_AWLOCK">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_AWCACHE">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_AWPROT">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_AWQOS">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_AWREGION">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_AWUSER">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WVALID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WREADY">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WDATA">out, 32, m_axi, src, pointer</column>
<column name="m_axi_src_WSTRB">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_WLAST">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WUSER">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARVALID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARREADY">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARADDR">out, 64, m_axi, src, pointer</column>
<column name="m_axi_src_ARID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARLEN">out, 32, m_axi, src, pointer</column>
<column name="m_axi_src_ARSIZE">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_ARBURST">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_ARLOCK">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_ARCACHE">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_ARPROT">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_ARQOS">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_ARREGION">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_ARUSER">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RVALID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RREADY">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RDATA">in, 32, m_axi, src, pointer</column>
<column name="m_axi_src_RLAST">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RUSER">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RRESP">in, 2, m_axi, src, pointer</column>
<column name="m_axi_src_BVALID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_BREADY">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_BRESP">in, 2, m_axi, src, pointer</column>
<column name="m_axi_src_BID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_BUSER">in, 1, m_axi, src, pointer</column>
<column name="mapchip_draw_xsize_out_din">out, 32, ap_fifo, mapchip_draw_xsize_out, pointer</column>
<column name="mapchip_draw_xsize_out_full_n">in, 1, ap_fifo, mapchip_draw_xsize_out, pointer</column>
<column name="mapchip_draw_xsize_out_write">out, 1, ap_fifo, mapchip_draw_xsize_out, pointer</column>
<column name="trunc_ln69_out_din">out, 32, ap_fifo, trunc_ln69_out, pointer</column>
<column name="trunc_ln69_out_full_n">in, 1, ap_fifo, trunc_ln69_out, pointer</column>
<column name="trunc_ln69_out_write">out, 1, ap_fifo, trunc_ln69_out, pointer</column>
</table>
</item>
</section>
</profile>
