{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602844432400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602844432401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 16 04:33:52 2020 " "Processing started: Fri Oct 16 04:33:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602844432401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602844432401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602844432401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602844432745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602844432745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexm/documents/ecen2350/project2_work/verilog/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexm/documents/ecen2350/project2_work/verilog/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../verilog/clk_div.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602844439583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602844439583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexm/documents/ecen2350/project2_work/verilog/seg7_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexm/documents/ecen2350/project2_work/verilog/seg7_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_decoder " "Found entity 1: seg7_decoder" {  } { { "../verilog/seg7_decoder.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/seg7_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602844439584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602844439584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexm/documents/ecen2350/project2_work/verilog/project2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexm/documents/ecen2350/project2_work/verilog/project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602844439585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602844439585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexm/documents/ecen2350/project2_work/verilog/day_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexm/documents/ecen2350/project2_work/verilog/day_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 day_counter " "Found entity 1: day_counter" {  } { { "../verilog/day_counter.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/day_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602844439587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602844439587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602844439612 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] Project2.v(5) " "Output port \"LEDR\[9..1\]\" at Project2.v(5) has no driver" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602844439612 "|Project2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "day_counter day_counter:day_counter_inst " "Elaborating entity \"day_counter\" for hierarchy \"day_counter:day_counter_inst\"" {  } { { "../verilog/Project2.v" "day_counter_inst" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602844439613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 day_counter.v(28) " "Verilog HDL assignment warning at day_counter.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/day_counter.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/day_counter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602844439614 "|Project2|day_counter:day_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 day_counter.v(37) " "Verilog HDL assignment warning at day_counter.v(37): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/day_counter.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/day_counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602844439614 "|Project2|day_counter:day_counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_decoder day_counter:day_counter_inst\|seg7_decoder:seg7_decoder_inst_5 " "Elaborating entity \"seg7_decoder\" for hierarchy \"day_counter:day_counter_inst\|seg7_decoder:seg7_decoder_inst_5\"" {  } { { "../verilog/day_counter.v" "seg7_decoder_inst_5" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/day_counter.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602844439614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div day_counter:day_counter_inst\|clk_div:clk_div_inst " "Elaborating entity \"clk_div\" for hierarchy \"day_counter:day_counter_inst\|clk_div:clk_div_inst\"" {  } { { "../verilog/day_counter.v" "clk_div_inst" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/day_counter.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602844439618 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../verilog/day_counter.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/day_counter.v" 27 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1602844439963 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1602844439963 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602844439987 "|Project2|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1602844439987 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602844440043 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "day_counter:day_counter_inst\|BCD\[0\] High " "Register day_counter:day_counter_inst\|BCD\[0\] will power up to High" {  } { { "../verilog/day_counter.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/day_counter.v" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1602844440148 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1602844440148 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602844440475 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602844440475 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602844440526 "|Project2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602844440526 "|Project2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602844440526 "|Project2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602844440526 "|Project2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602844440526 "|Project2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602844440526 "|Project2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602844440526 "|Project2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602844440526 "|Project2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602844440526 "|Project2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602844440526 "|Project2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../verilog/Project2.v" "" { Text "C:/Users/alexm/Documents/ecen2350/Project2_Work/verilog/Project2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602844440526 "|Project2|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1602844440526 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602844440527 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602844440527 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602844440527 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602844440527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602844440559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 16 04:34:00 2020 " "Processing ended: Fri Oct 16 04:34:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602844440559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602844440559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602844440559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602844440559 ""}
