llr_mem.v,verilog,xil_defaultlib,../../../../pj_column_layer.srcs/sources_1/ip/llr_mem/sim/llr_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
