/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_cabac_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/28/11 1:35a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 16:54:28 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_vice2_cabac_0.h $
 * 
 * Hydra_Software_Devel/1   10/28/11 1:35a vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_CABAC_0_H__
#define BCHP_VICE2_CABAC_0_H__

/***************************************************************************
 *VICE2_CABAC_0 - Context Adaptive Binary Arithmetic Coding Registers 0
 ***************************************************************************/
#define BCHP_VICE2_CABAC_0_DEBUG                 0x00701c00 /* CABAC Debug */
#define BCHP_VICE2_CABAC_0_FW_CONTROL            0x00701c04 /* CABAC Control */
#define BCHP_VICE2_CABAC_0_CMD_BUFF_START_ADDR   0x00701c08 /* CMD Buffer Start Address */
#define BCHP_VICE2_CABAC_0_CMD_BUFF_END_ADDR     0x00701c0c /* CMD Buffer End Address */
#define BCHP_VICE2_CABAC_0_CMD_BUFF_RD_ADDR      0x00701c10 /* CMD Buffer Read Address */
#define BCHP_VICE2_CABAC_0_CMD_BUFF_WR_ADDR      0x00701c14 /* CMD Buffer Write Address */
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_START_ADDR  0x00701c18 /* BIN Buffer 0 Start Address */
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_END_ADDR    0x00701c1c /* BIN Buffer 0 End Address */
#define BCHP_VICE2_CABAC_0_CDB_CTX0_BASE_PTR     0x00701c20 /* CDB Buffer 0 Start Address */
#define BCHP_VICE2_CABAC_0_CDB_CTX0_END_PTR      0x00701c24 /* CDB Buffer 0 End Address */
#define BCHP_VICE2_CABAC_0_CDB_CTX0_READ_PTR     0x00701c28 /* CDB Buffer 0 Read Address */
#define BCHP_VICE2_CABAC_0_CDB_CTX0_WRITE_PTR    0x00701c2c /* CDB Buffer 0 Write Address */
#define BCHP_VICE2_CABAC_0_CDB_CTX0_VALID_PTR    0x00701c30 /* CDB Buffer 0 Valid Address */
#define BCHP_VICE2_CABAC_0_ITB_CTX0_BASE_PTR     0x00701c34 /* ITB Buffer 0 Start Address */
#define BCHP_VICE2_CABAC_0_ITB_CTX0_END_PTR      0x00701c38 /* ITB Buffer 0 End Address */
#define BCHP_VICE2_CABAC_0_ITB_CTX0_READ_PTR     0x00701c3c /* ITB Buffer 0 Read Address */
#define BCHP_VICE2_CABAC_0_ITB_CTX0_WRITE_PTR    0x00701c40 /* ITB Buffer 0 Write Address */
#define BCHP_VICE2_CABAC_0_ITB_CTX0_VALID_PTR    0x00701c44 /* ITB Buffer 0 Valid Address */
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_START_ADDR  0x00701c48 /* BIN Buffer 1 Start Address */
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_END_ADDR    0x00701c4c /* BIN Buffer 1 End Address */
#define BCHP_VICE2_CABAC_0_CDB_CTX1_BASE_PTR     0x00701c50 /* CDB Buffer 1 Start Address */
#define BCHP_VICE2_CABAC_0_CDB_CTX1_END_PTR      0x00701c54 /* CDB Buffer 1 End Address */
#define BCHP_VICE2_CABAC_0_CDB_CTX1_READ_PTR     0x00701c58 /* CDB Buffer 1 Read Address */
#define BCHP_VICE2_CABAC_0_CDB_CTX1_WRITE_PTR    0x00701c5c /* CDB Buffer 1 Write Address */
#define BCHP_VICE2_CABAC_0_CDB_CTX1_VALID_PTR    0x00701c60 /* CDB Buffer 1 Valid Address */
#define BCHP_VICE2_CABAC_0_ITB_CTX1_BASE_PTR     0x00701c64 /* ITB Buffer 1 Start Address */
#define BCHP_VICE2_CABAC_0_ITB_CTX1_END_PTR      0x00701c68 /* ITB Buffer 1 End Address */
#define BCHP_VICE2_CABAC_0_ITB_CTX1_READ_PTR     0x00701c6c /* ITB Buffer 1 Read Address */
#define BCHP_VICE2_CABAC_0_ITB_CTX1_WRITE_PTR    0x00701c70 /* ITB Buffer 1 Write Address */
#define BCHP_VICE2_CABAC_0_ITB_CTX1_VALID_PTR    0x00701c74 /* ITB Buffer 1 Valid Address */
#define BCHP_VICE2_CABAC_0_SW_INIT_STR0          0x00701c78 /* CABAC Stream 0 sw_init */
#define BCHP_VICE2_CABAC_0_SW_INIT_STR1          0x00701c7c /* CABAC Stream 1 sw_init */
#define BCHP_VICE2_CABAC_0_CDB0_FULL_WATERMARK   0x00701c80 /* CDB0 Fullness watermark */
#define BCHP_VICE2_CABAC_0_CDB0_EMPTY_WATERMARK  0x00701c84 /* CDB0 Emptiness watermark */
#define BCHP_VICE2_CABAC_0_CDB1_FULL_WATERMARK   0x00701c88 /* CDB1 Fullness watermark */
#define BCHP_VICE2_CABAC_0_CDB1_EMPTY_WATERMARK  0x00701c8c /* CDB1 Emptiness watermark */
#define BCHP_VICE2_CABAC_0_ITB0_FULL_WATERMARK   0x00701c90 /* ITB0 Fullness watermark */
#define BCHP_VICE2_CABAC_0_ITB0_EMPTY_WATERMARK  0x00701c94 /* ITB0 Emptiness watermark */
#define BCHP_VICE2_CABAC_0_ITB1_FULL_WATERMARK   0x00701c98 /* ITB1 Fullness watermark */
#define BCHP_VICE2_CABAC_0_ITB1_EMPTY_WATERMARK  0x00701c9c /* ITB1 Emptiness watermark */
#define BCHP_VICE2_CABAC_0_ENDIAN                0x00701ca0 /* CABAC ENDIANNESS Register */
#define BCHP_VICE2_CABAC_0_SCRATCH               0x00701ca4 /* CABAC Scratch */
#define BCHP_VICE2_CABAC_0_CDB0_DEBUG_CRC        0x00701ca8 /* CABAC CDB0 CRC debug Register */
#define BCHP_VICE2_CABAC_0_CDB1_DEBUG_CRC        0x00701cac /* CABAC CDB1 CRC debug Register */
#define BCHP_VICE2_CABAC_0_ITB0_DEBUG_CRC        0x00701cb0 /* CABAC ITB0 CRC debug Register */
#define BCHP_VICE2_CABAC_0_ITB1_DEBUG_CRC        0x00701cb4 /* CABAC ITB1 CRC debug Register */
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_RD_ADDR     0x00701cb8 /* BIN Buffer 0 Read Address */
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_WR_ADDR     0x00701cbc /* BIN Buffer 0 Write Address */
#define BCHP_VICE2_CABAC_0_CDB_CTX0_DEPTH        0x00701cc0 /* CDB Buffer 0 Fullness */
#define BCHP_VICE2_CABAC_0_ITB_CTX0_DEPTH        0x00701cc4 /* ITB Buffer 0 Fullness */
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_RD_ADDR     0x00701cc8 /* BIN Buffer 1 Read Address */
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_WR_ADDR     0x00701ccc /* BIN Buffer 1 Write Address */
#define BCHP_VICE2_CABAC_0_CDB_CTX1_DEPTH        0x00701cd0 /* CDB Buffer 1 Fullness */
#define BCHP_VICE2_CABAC_0_ITB_CTX1_DEPTH        0x00701cd4 /* ITB Buffer 1 Fullness */
#define BCHP_VICE2_CABAC_0_STATUS                0x00701cd8 /* CABAC Status */
#define BCHP_VICE2_CABAC_0_STR0_ACTIVE           0x00701cdc /* CABAC Stream 0 active */
#define BCHP_VICE2_CABAC_0_STR1_ACTIVE           0x00701ce0 /* CABAC Stream 1 active */
#define BCHP_VICE2_CABAC_0_DEBUG_0               0x00701ce4 /* CABAC Debug 0 register */
#define BCHP_VICE2_CABAC_0_DEBUG_1               0x00701ce8 /* CABAC Debug 1 register */
#define BCHP_VICE2_CABAC_0_DEBUG_CLEAR_CABAC_ERROR 0x00701cec /* CABAC Debug Clear Error register */

/***************************************************************************
 *DEBUG - CABAC Debug
 ***************************************************************************/
/* VICE2_CABAC_0 :: DEBUG :: reserved0 [31:03] */
#define BCHP_VICE2_CABAC_0_DEBUG_reserved0_MASK                    0xfffffff8
#define BCHP_VICE2_CABAC_0_DEBUG_reserved0_SHIFT                   3

/* VICE2_CABAC_0 :: DEBUG :: AUTO_SHUTOFF [02:02] */
#define BCHP_VICE2_CABAC_0_DEBUG_AUTO_SHUTOFF_MASK                 0x00000004
#define BCHP_VICE2_CABAC_0_DEBUG_AUTO_SHUTOFF_SHIFT                2
#define BCHP_VICE2_CABAC_0_DEBUG_AUTO_SHUTOFF_DEFAULT              0
#define BCHP_VICE2_CABAC_0_DEBUG_AUTO_SHUTOFF_DISABLE              0
#define BCHP_VICE2_CABAC_0_DEBUG_AUTO_SHUTOFF_ENABLE               1

/* VICE2_CABAC_0 :: DEBUG :: DEBUG_DISABLE_ERR_RECOVERY [01:01] */
#define BCHP_VICE2_CABAC_0_DEBUG_DEBUG_DISABLE_ERR_RECOVERY_MASK   0x00000002
#define BCHP_VICE2_CABAC_0_DEBUG_DEBUG_DISABLE_ERR_RECOVERY_SHIFT  1
#define BCHP_VICE2_CABAC_0_DEBUG_DEBUG_DISABLE_ERR_RECOVERY_DEFAULT 0

/* VICE2_CABAC_0 :: DEBUG :: DISABLE_LOW_DELAY [00:00] */
#define BCHP_VICE2_CABAC_0_DEBUG_DISABLE_LOW_DELAY_MASK            0x00000001
#define BCHP_VICE2_CABAC_0_DEBUG_DISABLE_LOW_DELAY_SHIFT           0
#define BCHP_VICE2_CABAC_0_DEBUG_DISABLE_LOW_DELAY_DEFAULT         0

/***************************************************************************
 *FW_CONTROL - CABAC Control
 ***************************************************************************/
/* VICE2_CABAC_0 :: FW_CONTROL :: reserved0 [31:09] */
#define BCHP_VICE2_CABAC_0_FW_CONTROL_reserved0_MASK               0xfffffe00
#define BCHP_VICE2_CABAC_0_FW_CONTROL_reserved0_SHIFT              9

/* VICE2_CABAC_0 :: FW_CONTROL :: DONE_WRITING [08:08] */
#define BCHP_VICE2_CABAC_0_FW_CONTROL_DONE_WRITING_MASK            0x00000100
#define BCHP_VICE2_CABAC_0_FW_CONTROL_DONE_WRITING_SHIFT           8
#define BCHP_VICE2_CABAC_0_FW_CONTROL_DONE_WRITING_DEFAULT         0
#define BCHP_VICE2_CABAC_0_FW_CONTROL_DONE_WRITING_NULL            0
#define BCHP_VICE2_CABAC_0_FW_CONTROL_DONE_WRITING_DONE            1

/* VICE2_CABAC_0 :: FW_CONTROL :: reserved1 [07:00] */
#define BCHP_VICE2_CABAC_0_FW_CONTROL_reserved1_MASK               0x000000ff
#define BCHP_VICE2_CABAC_0_FW_CONTROL_reserved1_SHIFT              0

/***************************************************************************
 *CMD_BUFF_START_ADDR - CMD Buffer Start Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: CMD_BUFF_START_ADDR :: BUFFER_START_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_CMD_BUFF_START_ADDR_BUFFER_START_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_CMD_BUFF_START_ADDR_BUFFER_START_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_CMD_BUFF_START_ADDR_BUFFER_START_ADDR_DEFAULT 0

/***************************************************************************
 *CMD_BUFF_END_ADDR - CMD Buffer End Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: CMD_BUFF_END_ADDR :: BUFFER_END_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_CMD_BUFF_END_ADDR_BUFFER_END_ADDR_MASK  0xffffffff
#define BCHP_VICE2_CABAC_0_CMD_BUFF_END_ADDR_BUFFER_END_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_CMD_BUFF_END_ADDR_BUFFER_END_ADDR_DEFAULT 0

/***************************************************************************
 *CMD_BUFF_RD_ADDR - CMD Buffer Read Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: CMD_BUFF_RD_ADDR :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_CMD_BUFF_RD_ADDR_BUFFER_ADDR_MASK       0xffffffff
#define BCHP_VICE2_CABAC_0_CMD_BUFF_RD_ADDR_BUFFER_ADDR_SHIFT      0
#define BCHP_VICE2_CABAC_0_CMD_BUFF_RD_ADDR_BUFFER_ADDR_DEFAULT    0

/***************************************************************************
 *CMD_BUFF_WR_ADDR - CMD Buffer Write Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: CMD_BUFF_WR_ADDR :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_CMD_BUFF_WR_ADDR_BUFFER_ADDR_MASK       0xffffffff
#define BCHP_VICE2_CABAC_0_CMD_BUFF_WR_ADDR_BUFFER_ADDR_SHIFT      0
#define BCHP_VICE2_CABAC_0_CMD_BUFF_WR_ADDR_BUFFER_ADDR_DEFAULT    0

/***************************************************************************
 *BIN_BUFF0_START_ADDR - BIN Buffer 0 Start Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: BIN_BUFF0_START_ADDR :: BUFFER_START_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_START_ADDR_BUFFER_START_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_START_ADDR_BUFFER_START_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_START_ADDR_BUFFER_START_ADDR_DEFAULT 0

/***************************************************************************
 *BIN_BUFF0_END_ADDR - BIN Buffer 0 End Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: BIN_BUFF0_END_ADDR :: BUFFER_END_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_END_ADDR_BUFFER_END_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_END_ADDR_BUFFER_END_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_END_ADDR_BUFFER_END_ADDR_DEFAULT 0

/***************************************************************************
 *CDB_CTX0_BASE_PTR - CDB Buffer 0 Start Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB_CTX0_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_CDB_CTX0_BASE_PTR_CDB_BASE_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_CDB_CTX0_BASE_PTR_CDB_BASE_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_CDB_CTX0_BASE_PTR_CDB_BASE_PTR_DEFAULT  0

/***************************************************************************
 *CDB_CTX0_END_PTR - CDB Buffer 0 End Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB_CTX0_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_CDB_CTX0_END_PTR_CDB_END_PTR_MASK       0xffffffff
#define BCHP_VICE2_CABAC_0_CDB_CTX0_END_PTR_CDB_END_PTR_SHIFT      0
#define BCHP_VICE2_CABAC_0_CDB_CTX0_END_PTR_CDB_END_PTR_DEFAULT    0

/***************************************************************************
 *CDB_CTX0_READ_PTR - CDB Buffer 0 Read Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB_CTX0_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_CDB_CTX0_READ_PTR_CDB_READ_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_CDB_CTX0_READ_PTR_CDB_READ_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_CDB_CTX0_READ_PTR_CDB_READ_PTR_DEFAULT  0

/***************************************************************************
 *CDB_CTX0_WRITE_PTR - CDB Buffer 0 Write Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB_CTX0_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_CDB_CTX0_WRITE_PTR_CDB_WRITE_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_CDB_CTX0_WRITE_PTR_CDB_WRITE_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_CDB_CTX0_WRITE_PTR_CDB_WRITE_PTR_DEFAULT 0

/***************************************************************************
 *CDB_CTX0_VALID_PTR - CDB Buffer 0 Valid Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB_CTX0_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_CDB_CTX0_VALID_PTR_CDB_VALID_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_CDB_CTX0_VALID_PTR_CDB_VALID_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_CDB_CTX0_VALID_PTR_CDB_VALID_PTR_DEFAULT 0

/***************************************************************************
 *ITB_CTX0_BASE_PTR - ITB Buffer 0 Start Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB_CTX0_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_ITB_CTX0_BASE_PTR_ITB_BASE_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_ITB_CTX0_BASE_PTR_ITB_BASE_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_ITB_CTX0_BASE_PTR_ITB_BASE_PTR_DEFAULT  0

/***************************************************************************
 *ITB_CTX0_END_PTR - ITB Buffer 0 End Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB_CTX0_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_ITB_CTX0_END_PTR_ITB_END_PTR_MASK       0xffffffff
#define BCHP_VICE2_CABAC_0_ITB_CTX0_END_PTR_ITB_END_PTR_SHIFT      0
#define BCHP_VICE2_CABAC_0_ITB_CTX0_END_PTR_ITB_END_PTR_DEFAULT    0

/***************************************************************************
 *ITB_CTX0_READ_PTR - ITB Buffer 0 Read Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB_CTX0_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_ITB_CTX0_READ_PTR_ITB_READ_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_ITB_CTX0_READ_PTR_ITB_READ_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_ITB_CTX0_READ_PTR_ITB_READ_PTR_DEFAULT  0

/***************************************************************************
 *ITB_CTX0_WRITE_PTR - ITB Buffer 0 Write Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB_CTX0_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_ITB_CTX0_WRITE_PTR_ITB_WRITE_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_ITB_CTX0_WRITE_PTR_ITB_WRITE_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_ITB_CTX0_WRITE_PTR_ITB_WRITE_PTR_DEFAULT 0

/***************************************************************************
 *ITB_CTX0_VALID_PTR - ITB Buffer 0 Valid Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB_CTX0_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_ITB_CTX0_VALID_PTR_ITB_VALID_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_ITB_CTX0_VALID_PTR_ITB_VALID_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_ITB_CTX0_VALID_PTR_ITB_VALID_PTR_DEFAULT 0

/***************************************************************************
 *BIN_BUFF1_START_ADDR - BIN Buffer 1 Start Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: BIN_BUFF1_START_ADDR :: BUFFER_START_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_START_ADDR_BUFFER_START_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_START_ADDR_BUFFER_START_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_START_ADDR_BUFFER_START_ADDR_DEFAULT 0

/***************************************************************************
 *BIN_BUFF1_END_ADDR - BIN Buffer 1 End Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: BIN_BUFF1_END_ADDR :: BUFFER_END_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_END_ADDR_BUFFER_END_ADDR_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_END_ADDR_BUFFER_END_ADDR_SHIFT 0
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_END_ADDR_BUFFER_END_ADDR_DEFAULT 0

/***************************************************************************
 *CDB_CTX1_BASE_PTR - CDB Buffer 1 Start Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB_CTX1_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_CDB_CTX1_BASE_PTR_CDB_BASE_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_CDB_CTX1_BASE_PTR_CDB_BASE_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_CDB_CTX1_BASE_PTR_CDB_BASE_PTR_DEFAULT  0

/***************************************************************************
 *CDB_CTX1_END_PTR - CDB Buffer 1 End Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB_CTX1_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_CDB_CTX1_END_PTR_CDB_END_PTR_MASK       0xffffffff
#define BCHP_VICE2_CABAC_0_CDB_CTX1_END_PTR_CDB_END_PTR_SHIFT      0
#define BCHP_VICE2_CABAC_0_CDB_CTX1_END_PTR_CDB_END_PTR_DEFAULT    0

/***************************************************************************
 *CDB_CTX1_READ_PTR - CDB Buffer 1 Read Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB_CTX1_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_CDB_CTX1_READ_PTR_CDB_READ_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_CDB_CTX1_READ_PTR_CDB_READ_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_CDB_CTX1_READ_PTR_CDB_READ_PTR_DEFAULT  0

/***************************************************************************
 *CDB_CTX1_WRITE_PTR - CDB Buffer 1 Write Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB_CTX1_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_CDB_CTX1_WRITE_PTR_CDB_WRITE_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_CDB_CTX1_WRITE_PTR_CDB_WRITE_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_CDB_CTX1_WRITE_PTR_CDB_WRITE_PTR_DEFAULT 0

/***************************************************************************
 *CDB_CTX1_VALID_PTR - CDB Buffer 1 Valid Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB_CTX1_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_CDB_CTX1_VALID_PTR_CDB_VALID_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_CDB_CTX1_VALID_PTR_CDB_VALID_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_CDB_CTX1_VALID_PTR_CDB_VALID_PTR_DEFAULT 0

/***************************************************************************
 *ITB_CTX1_BASE_PTR - ITB Buffer 1 Start Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB_CTX1_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_ITB_CTX1_BASE_PTR_ITB_BASE_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_ITB_CTX1_BASE_PTR_ITB_BASE_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_ITB_CTX1_BASE_PTR_ITB_BASE_PTR_DEFAULT  0

/***************************************************************************
 *ITB_CTX1_END_PTR - ITB Buffer 1 End Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB_CTX1_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_ITB_CTX1_END_PTR_ITB_END_PTR_MASK       0xffffffff
#define BCHP_VICE2_CABAC_0_ITB_CTX1_END_PTR_ITB_END_PTR_SHIFT      0
#define BCHP_VICE2_CABAC_0_ITB_CTX1_END_PTR_ITB_END_PTR_DEFAULT    0

/***************************************************************************
 *ITB_CTX1_READ_PTR - ITB Buffer 1 Read Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB_CTX1_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_ITB_CTX1_READ_PTR_ITB_READ_PTR_MASK     0xffffffff
#define BCHP_VICE2_CABAC_0_ITB_CTX1_READ_PTR_ITB_READ_PTR_SHIFT    0
#define BCHP_VICE2_CABAC_0_ITB_CTX1_READ_PTR_ITB_READ_PTR_DEFAULT  0

/***************************************************************************
 *ITB_CTX1_WRITE_PTR - ITB Buffer 1 Write Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB_CTX1_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_ITB_CTX1_WRITE_PTR_ITB_WRITE_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_ITB_CTX1_WRITE_PTR_ITB_WRITE_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_ITB_CTX1_WRITE_PTR_ITB_WRITE_PTR_DEFAULT 0

/***************************************************************************
 *ITB_CTX1_VALID_PTR - ITB Buffer 1 Valid Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB_CTX1_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_VICE2_CABAC_0_ITB_CTX1_VALID_PTR_ITB_VALID_PTR_MASK   0xffffffff
#define BCHP_VICE2_CABAC_0_ITB_CTX1_VALID_PTR_ITB_VALID_PTR_SHIFT  0
#define BCHP_VICE2_CABAC_0_ITB_CTX1_VALID_PTR_ITB_VALID_PTR_DEFAULT 0

/***************************************************************************
 *SW_INIT_STR0 - CABAC Stream 0 sw_init
 ***************************************************************************/
/* VICE2_CABAC_0 :: SW_INIT_STR0 :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_SW_INIT_STR0_reserved0_MASK             0xfffffffe
#define BCHP_VICE2_CABAC_0_SW_INIT_STR0_reserved0_SHIFT            1

/* VICE2_CABAC_0 :: SW_INIT_STR0 :: CABAC_SW_INIT_STR0 [00:00] */
#define BCHP_VICE2_CABAC_0_SW_INIT_STR0_CABAC_SW_INIT_STR0_MASK    0x00000001
#define BCHP_VICE2_CABAC_0_SW_INIT_STR0_CABAC_SW_INIT_STR0_SHIFT   0
#define BCHP_VICE2_CABAC_0_SW_INIT_STR0_CABAC_SW_INIT_STR0_DEFAULT 0

/***************************************************************************
 *SW_INIT_STR1 - CABAC Stream 1 sw_init
 ***************************************************************************/
/* VICE2_CABAC_0 :: SW_INIT_STR1 :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_SW_INIT_STR1_reserved0_MASK             0xfffffffe
#define BCHP_VICE2_CABAC_0_SW_INIT_STR1_reserved0_SHIFT            1

/* VICE2_CABAC_0 :: SW_INIT_STR1 :: CABAC_SW_INIT_STR1 [00:00] */
#define BCHP_VICE2_CABAC_0_SW_INIT_STR1_CABAC_SW_INIT_STR1_MASK    0x00000001
#define BCHP_VICE2_CABAC_0_SW_INIT_STR1_CABAC_SW_INIT_STR1_SHIFT   0
#define BCHP_VICE2_CABAC_0_SW_INIT_STR1_CABAC_SW_INIT_STR1_DEFAULT 0

/***************************************************************************
 *CDB0_FULL_WATERMARK - CDB0 Fullness watermark
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB0_FULL_WATERMARK :: FULL_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_CDB0_FULL_WATERMARK_FULL_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_CDB0_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_CDB0_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0

/***************************************************************************
 *CDB0_EMPTY_WATERMARK - CDB0 Emptiness watermark
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB0_EMPTY_WATERMARK :: EMPTY_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_CDB0_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_CDB0_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_CDB0_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0

/***************************************************************************
 *CDB1_FULL_WATERMARK - CDB1 Fullness watermark
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB1_FULL_WATERMARK :: FULL_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_CDB1_FULL_WATERMARK_FULL_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_CDB1_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_CDB1_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0

/***************************************************************************
 *CDB1_EMPTY_WATERMARK - CDB1 Emptiness watermark
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB1_EMPTY_WATERMARK :: EMPTY_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_CDB1_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_CDB1_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_CDB1_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0

/***************************************************************************
 *ITB0_FULL_WATERMARK - ITB0 Fullness watermark
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB0_FULL_WATERMARK :: FULL_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_ITB0_FULL_WATERMARK_FULL_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_ITB0_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_ITB0_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0

/***************************************************************************
 *ITB0_EMPTY_WATERMARK - ITB0 Emptiness watermark
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB0_EMPTY_WATERMARK :: EMPTY_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_ITB0_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_ITB0_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_ITB0_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0

/***************************************************************************
 *ITB1_FULL_WATERMARK - ITB1 Fullness watermark
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB1_FULL_WATERMARK :: FULL_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_ITB1_FULL_WATERMARK_FULL_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_ITB1_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_ITB1_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0

/***************************************************************************
 *ITB1_EMPTY_WATERMARK - ITB1 Emptiness watermark
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB1_EMPTY_WATERMARK :: EMPTY_WATERMARK [31:00] */
#define BCHP_VICE2_CABAC_0_ITB1_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK 0xffffffff
#define BCHP_VICE2_CABAC_0_ITB1_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE2_CABAC_0_ITB1_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0

/***************************************************************************
 *ENDIAN - CABAC ENDIANNESS Register
 ***************************************************************************/
/* VICE2_CABAC_0 :: ENDIAN :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_ENDIAN_reserved0_MASK                   0xfffffffe
#define BCHP_VICE2_CABAC_0_ENDIAN_reserved0_SHIFT                  1

/* VICE2_CABAC_0 :: ENDIAN :: ENDIANNESS [00:00] */
#define BCHP_VICE2_CABAC_0_ENDIAN_ENDIANNESS_MASK                  0x00000001
#define BCHP_VICE2_CABAC_0_ENDIAN_ENDIANNESS_SHIFT                 0
#define BCHP_VICE2_CABAC_0_ENDIAN_ENDIANNESS_DEFAULT               0

/***************************************************************************
 *SCRATCH - CABAC Scratch
 ***************************************************************************/
/* VICE2_CABAC_0 :: SCRATCH :: ECO [31:00] */
#define BCHP_VICE2_CABAC_0_SCRATCH_ECO_MASK                        0xffffffff
#define BCHP_VICE2_CABAC_0_SCRATCH_ECO_SHIFT                       0
#define BCHP_VICE2_CABAC_0_SCRATCH_ECO_DEFAULT                     0

/***************************************************************************
 *CDB0_DEBUG_CRC - CABAC CDB0 CRC debug Register
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB0_DEBUG_CRC :: CRC_DEBUG [31:00] */
#define BCHP_VICE2_CABAC_0_CDB0_DEBUG_CRC_CRC_DEBUG_MASK           0xffffffff
#define BCHP_VICE2_CABAC_0_CDB0_DEBUG_CRC_CRC_DEBUG_SHIFT          0
#define BCHP_VICE2_CABAC_0_CDB0_DEBUG_CRC_CRC_DEBUG_DEFAULT        4294967295

/***************************************************************************
 *CDB1_DEBUG_CRC - CABAC CDB1 CRC debug Register
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB1_DEBUG_CRC :: CRC_DEBUG [31:00] */
#define BCHP_VICE2_CABAC_0_CDB1_DEBUG_CRC_CRC_DEBUG_MASK           0xffffffff
#define BCHP_VICE2_CABAC_0_CDB1_DEBUG_CRC_CRC_DEBUG_SHIFT          0
#define BCHP_VICE2_CABAC_0_CDB1_DEBUG_CRC_CRC_DEBUG_DEFAULT        4294967295

/***************************************************************************
 *ITB0_DEBUG_CRC - CABAC ITB0 CRC debug Register
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB0_DEBUG_CRC :: CRC_DEBUG [31:00] */
#define BCHP_VICE2_CABAC_0_ITB0_DEBUG_CRC_CRC_DEBUG_MASK           0xffffffff
#define BCHP_VICE2_CABAC_0_ITB0_DEBUG_CRC_CRC_DEBUG_SHIFT          0
#define BCHP_VICE2_CABAC_0_ITB0_DEBUG_CRC_CRC_DEBUG_DEFAULT        4294967295

/***************************************************************************
 *ITB1_DEBUG_CRC - CABAC ITB1 CRC debug Register
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB1_DEBUG_CRC :: CRC_DEBUG [31:00] */
#define BCHP_VICE2_CABAC_0_ITB1_DEBUG_CRC_CRC_DEBUG_MASK           0xffffffff
#define BCHP_VICE2_CABAC_0_ITB1_DEBUG_CRC_CRC_DEBUG_SHIFT          0
#define BCHP_VICE2_CABAC_0_ITB1_DEBUG_CRC_CRC_DEBUG_DEFAULT        4294967295

/***************************************************************************
 *BIN_BUFF0_RD_ADDR - BIN Buffer 0 Read Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: BIN_BUFF0_RD_ADDR :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_RD_ADDR_BUFFER_ADDR_MASK      0xffffffff
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_RD_ADDR_BUFFER_ADDR_SHIFT     0
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_RD_ADDR_BUFFER_ADDR_DEFAULT   0

/***************************************************************************
 *BIN_BUFF0_WR_ADDR - BIN Buffer 0 Write Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: BIN_BUFF0_WR_ADDR :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_WR_ADDR_BUFFER_ADDR_MASK      0xffffffff
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_WR_ADDR_BUFFER_ADDR_SHIFT     0
#define BCHP_VICE2_CABAC_0_BIN_BUFF0_WR_ADDR_BUFFER_ADDR_DEFAULT   0

/***************************************************************************
 *CDB_CTX0_DEPTH - CDB Buffer 0 Fullness
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB_CTX0_DEPTH :: CDB_DEPTH [31:00] */
#define BCHP_VICE2_CABAC_0_CDB_CTX0_DEPTH_CDB_DEPTH_MASK           0xffffffff
#define BCHP_VICE2_CABAC_0_CDB_CTX0_DEPTH_CDB_DEPTH_SHIFT          0
#define BCHP_VICE2_CABAC_0_CDB_CTX0_DEPTH_CDB_DEPTH_DEFAULT        0

/***************************************************************************
 *ITB_CTX0_DEPTH - ITB Buffer 0 Fullness
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB_CTX0_DEPTH :: ITB_DEPTH [31:00] */
#define BCHP_VICE2_CABAC_0_ITB_CTX0_DEPTH_ITB_DEPTH_MASK           0xffffffff
#define BCHP_VICE2_CABAC_0_ITB_CTX0_DEPTH_ITB_DEPTH_SHIFT          0
#define BCHP_VICE2_CABAC_0_ITB_CTX0_DEPTH_ITB_DEPTH_DEFAULT        0

/***************************************************************************
 *BIN_BUFF1_RD_ADDR - BIN Buffer 1 Read Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: BIN_BUFF1_RD_ADDR :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_RD_ADDR_BUFFER_ADDR_MASK      0xffffffff
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_RD_ADDR_BUFFER_ADDR_SHIFT     0
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_RD_ADDR_BUFFER_ADDR_DEFAULT   0

/***************************************************************************
 *BIN_BUFF1_WR_ADDR - BIN Buffer 1 Write Address
 ***************************************************************************/
/* VICE2_CABAC_0 :: BIN_BUFF1_WR_ADDR :: BUFFER_ADDR [31:00] */
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_WR_ADDR_BUFFER_ADDR_MASK      0xffffffff
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_WR_ADDR_BUFFER_ADDR_SHIFT     0
#define BCHP_VICE2_CABAC_0_BIN_BUFF1_WR_ADDR_BUFFER_ADDR_DEFAULT   0

/***************************************************************************
 *CDB_CTX1_DEPTH - CDB Buffer 1 Fullness
 ***************************************************************************/
/* VICE2_CABAC_0 :: CDB_CTX1_DEPTH :: CDB_DEPTH [31:00] */
#define BCHP_VICE2_CABAC_0_CDB_CTX1_DEPTH_CDB_DEPTH_MASK           0xffffffff
#define BCHP_VICE2_CABAC_0_CDB_CTX1_DEPTH_CDB_DEPTH_SHIFT          0
#define BCHP_VICE2_CABAC_0_CDB_CTX1_DEPTH_CDB_DEPTH_DEFAULT        0

/***************************************************************************
 *ITB_CTX1_DEPTH - ITB Buffer 1 Fullness
 ***************************************************************************/
/* VICE2_CABAC_0 :: ITB_CTX1_DEPTH :: ITB_DEPTH [31:00] */
#define BCHP_VICE2_CABAC_0_ITB_CTX1_DEPTH_ITB_DEPTH_MASK           0xffffffff
#define BCHP_VICE2_CABAC_0_ITB_CTX1_DEPTH_ITB_DEPTH_SHIFT          0
#define BCHP_VICE2_CABAC_0_ITB_CTX1_DEPTH_ITB_DEPTH_DEFAULT        0

/***************************************************************************
 *STATUS - CABAC Status
 ***************************************************************************/
/* VICE2_CABAC_0 :: STATUS :: reserved0 [31:18] */
#define BCHP_VICE2_CABAC_0_STATUS_reserved0_MASK                   0xfffc0000
#define BCHP_VICE2_CABAC_0_STATUS_reserved0_SHIFT                  18

/* VICE2_CABAC_0 :: STATUS :: CABAC_ENCODER_ERROR [17:17] */
#define BCHP_VICE2_CABAC_0_STATUS_CABAC_ENCODER_ERROR_MASK         0x00020000
#define BCHP_VICE2_CABAC_0_STATUS_CABAC_ENCODER_ERROR_SHIFT        17
#define BCHP_VICE2_CABAC_0_STATUS_CABAC_ENCODER_ERROR_DEFAULT      0

/* VICE2_CABAC_0 :: STATUS :: CABAC_PIC_DONE [16:16] */
#define BCHP_VICE2_CABAC_0_STATUS_CABAC_PIC_DONE_MASK              0x00010000
#define BCHP_VICE2_CABAC_0_STATUS_CABAC_PIC_DONE_SHIFT             16
#define BCHP_VICE2_CABAC_0_STATUS_CABAC_PIC_DONE_DEFAULT           0

/* VICE2_CABAC_0 :: STATUS :: STREAM_ID [15:08] */
#define BCHP_VICE2_CABAC_0_STATUS_STREAM_ID_MASK                   0x0000ff00
#define BCHP_VICE2_CABAC_0_STATUS_STREAM_ID_SHIFT                  8

/* VICE2_CABAC_0 :: STATUS :: PICTURE_ID [07:00] */
#define BCHP_VICE2_CABAC_0_STATUS_PICTURE_ID_MASK                  0x000000ff
#define BCHP_VICE2_CABAC_0_STATUS_PICTURE_ID_SHIFT                 0
#define BCHP_VICE2_CABAC_0_STATUS_PICTURE_ID_DEFAULT               0

/***************************************************************************
 *STR0_ACTIVE - CABAC Stream 0 active
 ***************************************************************************/
/* VICE2_CABAC_0 :: STR0_ACTIVE :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_STR0_ACTIVE_reserved0_MASK              0xfffffffe
#define BCHP_VICE2_CABAC_0_STR0_ACTIVE_reserved0_SHIFT             1

/* VICE2_CABAC_0 :: STR0_ACTIVE :: CABAC_STR0_ACTIVE [00:00] */
#define BCHP_VICE2_CABAC_0_STR0_ACTIVE_CABAC_STR0_ACTIVE_MASK      0x00000001
#define BCHP_VICE2_CABAC_0_STR0_ACTIVE_CABAC_STR0_ACTIVE_SHIFT     0
#define BCHP_VICE2_CABAC_0_STR0_ACTIVE_CABAC_STR0_ACTIVE_DEFAULT   0

/***************************************************************************
 *STR1_ACTIVE - CABAC Stream 1 active
 ***************************************************************************/
/* VICE2_CABAC_0 :: STR1_ACTIVE :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_STR1_ACTIVE_reserved0_MASK              0xfffffffe
#define BCHP_VICE2_CABAC_0_STR1_ACTIVE_reserved0_SHIFT             1

/* VICE2_CABAC_0 :: STR1_ACTIVE :: CABAC_STR1_ACTIVE [00:00] */
#define BCHP_VICE2_CABAC_0_STR1_ACTIVE_CABAC_STR1_ACTIVE_MASK      0x00000001
#define BCHP_VICE2_CABAC_0_STR1_ACTIVE_CABAC_STR1_ACTIVE_SHIFT     0
#define BCHP_VICE2_CABAC_0_STR1_ACTIVE_CABAC_STR1_ACTIVE_DEFAULT   0

/***************************************************************************
 *DEBUG_0 - CABAC Debug 0 register
 ***************************************************************************/
/* VICE2_CABAC_0 :: DEBUG_0 :: reserved0 [31:16] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_reserved0_MASK                  0xffff0000
#define BCHP_VICE2_CABAC_0_DEBUG_0_reserved0_SHIFT                 16

/* VICE2_CABAC_0 :: DEBUG_0 :: CDB1_BUFF_FULL [15:15] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB1_BUFF_FULL_MASK             0x00008000
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB1_BUFF_FULL_SHIFT            15
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB1_BUFF_FULL_DEFAULT          0

/* VICE2_CABAC_0 :: DEBUG_0 :: CDB1_BUFF_EMPTY [14:14] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB1_BUFF_EMPTY_MASK            0x00004000
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB1_BUFF_EMPTY_SHIFT           14
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB1_BUFF_EMPTY_DEFAULT         1

/* VICE2_CABAC_0 :: DEBUG_0 :: ITB1_BUFF_FULL [13:13] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB1_BUFF_FULL_MASK             0x00002000
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB1_BUFF_FULL_SHIFT            13
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB1_BUFF_FULL_DEFAULT          0

/* VICE2_CABAC_0 :: DEBUG_0 :: ITB1_BUFF_EMPTY [12:12] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB1_BUFF_EMPTY_MASK            0x00001000
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB1_BUFF_EMPTY_SHIFT           12
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB1_BUFF_EMPTY_DEFAULT         1

/* VICE2_CABAC_0 :: DEBUG_0 :: CDB0_BUFF_FULL [11:11] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB0_BUFF_FULL_MASK             0x00000800
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB0_BUFF_FULL_SHIFT            11
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB0_BUFF_FULL_DEFAULT          0

/* VICE2_CABAC_0 :: DEBUG_0 :: CDB0_BUFF_EMPTY [10:10] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB0_BUFF_EMPTY_MASK            0x00000400
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB0_BUFF_EMPTY_SHIFT           10
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB0_BUFF_EMPTY_DEFAULT         1

/* VICE2_CABAC_0 :: DEBUG_0 :: ITB0_BUFF_FULL [09:09] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB0_BUFF_FULL_MASK             0x00000200
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB0_BUFF_FULL_SHIFT            9
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB0_BUFF_FULL_DEFAULT          0

/* VICE2_CABAC_0 :: DEBUG_0 :: ITB0_BUFF_EMPTY [08:08] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB0_BUFF_EMPTY_MASK            0x00000100
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB0_BUFF_EMPTY_SHIFT           8
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB0_BUFF_EMPTY_DEFAULT         1

/* VICE2_CABAC_0 :: DEBUG_0 :: CDB_BU_BUFF_FULL [07:07] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB_BU_BUFF_FULL_MASK           0x00000080
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB_BU_BUFF_FULL_SHIFT          7
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB_BU_BUFF_FULL_DEFAULT        0

/* VICE2_CABAC_0 :: DEBUG_0 :: CDB_BU_BUFF_EMPTY [06:06] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB_BU_BUFF_EMPTY_MASK          0x00000040
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB_BU_BUFF_EMPTY_SHIFT         6
#define BCHP_VICE2_CABAC_0_DEBUG_0_CDB_BU_BUFF_EMPTY_DEFAULT       1

/* VICE2_CABAC_0 :: DEBUG_0 :: ITB_BU_BUFF_FULL [05:05] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB_BU_BUFF_FULL_MASK           0x00000020
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB_BU_BUFF_FULL_SHIFT          5
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB_BU_BUFF_FULL_DEFAULT        0

/* VICE2_CABAC_0 :: DEBUG_0 :: ITB_BU_BUFF_EMPTY [04:04] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB_BU_BUFF_EMPTY_MASK          0x00000010
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB_BU_BUFF_EMPTY_SHIFT         4
#define BCHP_VICE2_CABAC_0_DEBUG_0_ITB_BU_BUFF_EMPTY_DEFAULT       1

/* VICE2_CABAC_0 :: DEBUG_0 :: BIN_BU_BUFF_FULL [03:03] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_BIN_BU_BUFF_FULL_MASK           0x00000008
#define BCHP_VICE2_CABAC_0_DEBUG_0_BIN_BU_BUFF_FULL_SHIFT          3
#define BCHP_VICE2_CABAC_0_DEBUG_0_BIN_BU_BUFF_FULL_DEFAULT        0

/* VICE2_CABAC_0 :: DEBUG_0 :: BIN_BU_BUFF_EMPTY [02:02] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_BIN_BU_BUFF_EMPTY_MASK          0x00000004
#define BCHP_VICE2_CABAC_0_DEBUG_0_BIN_BU_BUFF_EMPTY_SHIFT         2
#define BCHP_VICE2_CABAC_0_DEBUG_0_BIN_BU_BUFF_EMPTY_DEFAULT       1

/* VICE2_CABAC_0 :: DEBUG_0 :: CMD_BU_BUFF_FULL [01:01] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_CMD_BU_BUFF_FULL_MASK           0x00000002
#define BCHP_VICE2_CABAC_0_DEBUG_0_CMD_BU_BUFF_FULL_SHIFT          1
#define BCHP_VICE2_CABAC_0_DEBUG_0_CMD_BU_BUFF_FULL_DEFAULT        0

/* VICE2_CABAC_0 :: DEBUG_0 :: CMD_BU_BUFF_EMPTY [00:00] */
#define BCHP_VICE2_CABAC_0_DEBUG_0_CMD_BU_BUFF_EMPTY_MASK          0x00000001
#define BCHP_VICE2_CABAC_0_DEBUG_0_CMD_BU_BUFF_EMPTY_SHIFT         0
#define BCHP_VICE2_CABAC_0_DEBUG_0_CMD_BU_BUFF_EMPTY_DEFAULT       1

/***************************************************************************
 *DEBUG_1 - CABAC Debug 1 register
 ***************************************************************************/
/* VICE2_CABAC_0 :: DEBUG_1 :: reserved0 [31:29] */
#define BCHP_VICE2_CABAC_0_DEBUG_1_reserved0_MASK                  0xe0000000
#define BCHP_VICE2_CABAC_0_DEBUG_1_reserved0_SHIFT                 29

/* VICE2_CABAC_0 :: DEBUG_1 :: CABAC_IP_IF_CUR_ST [28:26] */
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_IP_IF_CUR_ST_MASK         0x1c000000
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_IP_IF_CUR_ST_SHIFT        26
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_IP_IF_CUR_ST_DEFAULT      0

/* VICE2_CABAC_0 :: DEBUG_1 :: CABAC_SCB_RD_CTRL_CUR_ST [25:23] */
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_SCB_RD_CTRL_CUR_ST_MASK   0x03800000
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_SCB_RD_CTRL_CUR_ST_SHIFT  23
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_SCB_RD_CTRL_CUR_ST_DEFAULT 0

/* VICE2_CABAC_0 :: DEBUG_1 :: CABAC_ENC_ERROR_STREAM_ID [22:22] */
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_ENC_ERROR_STREAM_ID_MASK  0x00400000
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_ENC_ERROR_STREAM_ID_SHIFT 22
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_ENC_ERROR_STREAM_ID_DEFAULT 0

/* VICE2_CABAC_0 :: DEBUG_1 :: CABAC_ENC_ERROR_PIC_SEQ_NUM [21:14] */
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_ENC_ERROR_PIC_SEQ_NUM_MASK 0x003fc000
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_ENC_ERROR_PIC_SEQ_NUM_SHIFT 14
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_ENC_ERROR_PIC_SEQ_NUM_DEFAULT 0

/* VICE2_CABAC_0 :: DEBUG_1 :: CABAC_ENC_ERROR [13:13] */
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_ENC_ERROR_MASK            0x00002000
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_ENC_ERROR_SHIFT           13
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_ENC_ERROR_DEFAULT         0

/* VICE2_CABAC_0 :: DEBUG_1 :: CDB_ITB_CUR_STATE [12:09] */
#define BCHP_VICE2_CABAC_0_DEBUG_1_CDB_ITB_CUR_STATE_MASK          0x00001e00
#define BCHP_VICE2_CABAC_0_DEBUG_1_CDB_ITB_CUR_STATE_SHIFT         9
#define BCHP_VICE2_CABAC_0_DEBUG_1_CDB_ITB_CUR_STATE_DEFAULT       0

/* VICE2_CABAC_0 :: DEBUG_1 :: CABAC_ENCODER_STATE [08:00] */
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_ENCODER_STATE_MASK        0x000001ff
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_ENCODER_STATE_SHIFT       0
#define BCHP_VICE2_CABAC_0_DEBUG_1_CABAC_ENCODER_STATE_DEFAULT     0

/***************************************************************************
 *DEBUG_CLEAR_CABAC_ERROR - CABAC Debug Clear Error register
 ***************************************************************************/
/* VICE2_CABAC_0 :: DEBUG_CLEAR_CABAC_ERROR :: reserved0 [31:01] */
#define BCHP_VICE2_CABAC_0_DEBUG_CLEAR_CABAC_ERROR_reserved0_MASK  0xfffffffe
#define BCHP_VICE2_CABAC_0_DEBUG_CLEAR_CABAC_ERROR_reserved0_SHIFT 1

/* VICE2_CABAC_0 :: DEBUG_CLEAR_CABAC_ERROR :: CLEAR_CABAC_ERROR [00:00] */
#define BCHP_VICE2_CABAC_0_DEBUG_CLEAR_CABAC_ERROR_CLEAR_CABAC_ERROR_MASK 0x00000001
#define BCHP_VICE2_CABAC_0_DEBUG_CLEAR_CABAC_ERROR_CLEAR_CABAC_ERROR_SHIFT 0
#define BCHP_VICE2_CABAC_0_DEBUG_CLEAR_CABAC_ERROR_CLEAR_CABAC_ERROR_DEFAULT 0

#endif /* #ifndef BCHP_VICE2_CABAC_0_H__ */

/* End of File */
