# CAD_RCS
The project CAD_RCS

## Generate Design:
cd src <BR/>
make <BR/>
./main -h/-e \<blif> 2 1 1 <BR/>

## Validate Design:
./main -v \<blif> 2 1 1 <result_to_validate> <BR/>
