{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636226884127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636226884128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 06 22:28:03 2021 " "Processing started: Sat Nov 06 22:28:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636226884128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636226884128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636226884128 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1636226885617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 3 3 " "Found 3 design units, including 3 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636226885673 ""} { "Info" "ISGN_ENTITY_NAME" "2 Uart_Rx " "Found entity 2: Uart_Rx" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636226885673 ""} { "Info" "ISGN_ENTITY_NAME" "3 Uart_Tx " "Found entity 3: Uart_Tx" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636226885673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636226885673 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1636226885707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Rx Uart_Rx:Rx " "Elaborating entity \"Uart_Rx\" for hierarchy \"Uart_Rx:Rx\"" {  } { { "UART.v" "Rx" { Text "E:/PROJECT/fpga/uart/UART.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636226885710 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_rx_data UART.v(63) " "Verilog HDL or VHDL warning at UART.v(63): object \"r_rx_data\" assigned a value but never read" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636226885710 "|UART|Uart_Rx:Rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(102) " "Verilog HDL assignment warning at UART.v(102): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636226885710 "|UART|Uart_Rx:Rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(113) " "Verilog HDL assignment warning at UART.v(113): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636226885710 "|UART|Uart_Rx:Rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(141) " "Verilog HDL assignment warning at UART.v(141): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636226885710 "|UART|Uart_Rx:Rx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_rx_data UART.v(53) " "Output port \"o_rx_data\" at UART.v(53) has no driver" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1636226885711 "|UART|Uart_Rx:Rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Tx Uart_Tx:Tx " "Elaborating entity \"Uart_Tx\" for hierarchy \"Uart_Tx:Tx\"" {  } { { "UART.v" "Tx" { Text "E:/PROJECT/fpga/uart/UART.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636226885712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(222) " "Verilog HDL assignment warning at UART.v(222): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636226885712 "|UART|Uart_Tx:Tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(237) " "Verilog HDL assignment warning at UART.v(237): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636226885713 "|UART|Uart_Tx:Tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(258) " "Verilog HDL assignment warning at UART.v(258): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636226885713 "|UART|Uart_Tx:Tx"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_tx_bit VCC " "Pin \"o_tx_bit\" is stuck at VCC" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1636226885988 "|UART|o_tx_bit"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_tx_interrupt GND " "Pin \"o_tx_interrupt\" is stuck at GND" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1636226885988 "|UART|o_tx_interrupt"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_rx_interrupt GND " "Pin \"o_rx_interrupt\" is stuck at GND" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1636226885988 "|UART|o_rx_interrupt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1636226885988 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1636226885993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1636226886089 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636226886089 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rx_bit " "No output dependent on input pin \"i_rx_bit\"" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636226886117 "|UART|i_rx_bit"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_clock " "No output dependent on input pin \"i_clock\"" {  } { { "UART.v" "" { Text "E:/PROJECT/fpga/uart/UART.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636226886117 "|UART|i_clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1636226886117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1636226886118 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1636226886118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1636226886118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636226886136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 06 22:28:06 2021 " "Processing ended: Sat Nov 06 22:28:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636226886136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636226886136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636226886136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636226886136 ""}
