INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:56:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 buffer39/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            fork15/control/generateBlocks[13].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        9.001ns  (logic 1.326ns (14.731%)  route 7.675ns (85.269%))
  Logic Levels:           18  (CARRY4=1 LUT3=3 LUT4=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1652, unset)         0.508     0.508    buffer39/control/clk
    SLICE_X19Y112        FDRE                                         r  buffer39/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y112        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer39/control/outputValid_reg/Q
                         net (fo=93, routed)          0.613     1.337    buffer39/control/outputValid_reg_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I0_O)        0.043     1.380 f  buffer39/control/n_ready_INST_0_i_5/O
                         net (fo=3, routed)           0.240     1.619    control_merge0/tehb/control/index_tehb
    SLICE_X16Y109        LUT3 (Prop_lut3_I2_O)        0.043     1.662 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=8, routed)           0.316     1.978    control_merge0/tehb/control/dataReg_reg[0]
    SLICE_X16Y109        LUT4 (Prop_lut4_I3_O)        0.051     2.029 r  control_merge0/tehb/control/n_ready_INST_0_i_1/O
                         net (fo=70, routed)          0.703     2.733    control_merge0/tehb/control/transmitValue_reg_2
    SLICE_X14Y124        LUT6 (Prop_lut6_I0_O)        0.132     2.865 r  control_merge0/tehb/control/outs[31]_i_3__0/O
                         net (fo=4, routed)           0.320     3.185    buffer12/control/buffer13_outs[31]
    SLICE_X16Y122        LUT4 (Prop_lut4_I0_O)        0.046     3.231 r  buffer12/control/fullReg_i_28/O
                         net (fo=1, routed)           0.299     3.530    cmpi0/fullReg_reg_i_3_1
    SLICE_X17Y117        LUT5 (Prop_lut5_I4_O)        0.128     3.658 r  cmpi0/fullReg_i_11/O
                         net (fo=1, routed)           0.000     3.658    cmpi0/fullReg_i_11_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     3.845 r  cmpi0/fullReg_reg_i_3/CO[3]
                         net (fo=41, routed)          0.898     4.743    fork37/generateBlocks[0].regblock/result[0]
    SLICE_X7Y102         LUT6 (Prop_lut6_I5_O)        0.043     4.786 f  fork37/generateBlocks[0].regblock/fullReg_i_9__0/O
                         net (fo=6, routed)           0.301     5.087    buffer60/fifo/Empty_reg_3
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.043     5.130 r  buffer60/fifo/Empty_i_2__7/O
                         net (fo=5, routed)           0.264     5.393    fork31/control/generateBlocks[0].regblock/i___0_i_4_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I1_O)        0.043     5.436 r  fork31/control/generateBlocks[0].regblock/fullReg_i_4__9/O
                         net (fo=3, routed)           0.330     5.766    buffer66/fifo/cmpi4_result_ready
    SLICE_X3Y104         LUT5 (Prop_lut5_I1_O)        0.043     5.809 r  buffer66/fifo/transmitValue_i_2__61/O
                         net (fo=5, routed)           0.471     6.281    init0/control/fullReg_reg_21
    SLICE_X10Y105        LUT6 (Prop_lut6_I5_O)        0.043     6.324 f  init0/control/fullReg_i_2__13/O
                         net (fo=2, routed)           0.398     6.722    buffer20/fullReg_reg_1
    SLICE_X10Y101        LUT3 (Prop_lut3_I2_O)        0.043     6.765 r  buffer20/Empty_i_2__8/O
                         net (fo=4, routed)           0.241     7.006    fork15/control/generateBlocks[5].regblock/transmitValue_reg_2
    SLICE_X10Y102        LUT3 (Prop_lut3_I2_O)        0.043     7.049 f  fork15/control/generateBlocks[5].regblock/transmitValue_i_2__25/O
                         net (fo=2, routed)           0.240     7.290    fork15/control/generateBlocks[4].regblock/fullReg_i_6__0
    SLICE_X9Y103         LUT6 (Prop_lut6_I1_O)        0.043     7.333 f  fork15/control/generateBlocks[4].regblock/fullReg_i_13/O
                         net (fo=1, routed)           0.425     7.757    fork15/control/generateBlocks[13].regblock/fullReg_i_2__22_3
    SLICE_X13Y107        LUT6 (Prop_lut6_I5_O)        0.043     7.800 f  fork15/control/generateBlocks[13].regblock/fullReg_i_6__0/O
                         net (fo=1, routed)           0.452     8.252    fork15/control/generateBlocks[8].regblock/transmitValue_reg_3
    SLICE_X22Y111        LUT5 (Prop_lut5_I4_O)        0.043     8.295 r  fork15/control/generateBlocks[8].regblock/fullReg_i_2__22/O
                         net (fo=25, routed)          0.863     9.158    fork15/control/generateBlocks[13].regblock/transmitValue_reg_2
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.050     9.208 r  fork15/control/generateBlocks[13].regblock/transmitValue_i_1__29/O
                         net (fo=1, routed)           0.301     9.509    fork15/control/generateBlocks[13].regblock/transmitValue_i_1__29_n_0
    SLICE_X3Y102         FDSE                                         r  fork15/control/generateBlocks[13].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=1652, unset)         0.483    10.683    fork15/control/generateBlocks[13].regblock/clk
    SLICE_X3Y102         FDSE                                         r  fork15/control/generateBlocks[13].regblock/transmitValue_reg/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
    SLICE_X3Y102         FDSE (Setup_fdse_C_D)       -0.098    10.549    fork15/control/generateBlocks[13].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                         10.549    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  1.040    




