// Seed: 1664579775
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  final $display(1);
  assign id_3 = 1;
  wire id_8;
  assign module_1.type_44 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1
    , id_36,
    input tri0 id_2,
    output tri id_3,
    output wire id_4,
    input wand id_5,
    input wire id_6,
    input wor id_7,
    input tri id_8,
    input wor id_9,
    input wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    output wand id_13,
    output supply1 id_14,
    input wand id_15,
    input wor id_16,
    output wor id_17,
    output logic id_18,
    output uwire id_19,
    input supply1 id_20,
    output wire id_21,
    input wire id_22,
    output uwire id_23,
    output tri id_24,
    output tri1 id_25,
    input wand id_26,
    input tri0 id_27,
    input tri0 id_28,
    output supply0 id_29,
    output supply1 id_30,
    output wand id_31,
    input wand id_32,
    input tri1 id_33,
    output wire id_34
);
  wire id_37;
  assign id_18 = 1;
  wire  id_38;
  wire  id_39 = id_6;
  uwire id_40;
  always @(1 or negedge id_36) begin : LABEL_0
    id_18 <= id_40 && 1;
  end
  assign id_36 = id_26;
  module_0 modCall_1 (
      id_40,
      id_40,
      id_38,
      id_38,
      id_40,
      id_37,
      id_37
  );
  wire id_41;
endmodule
