{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570498777998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570498778007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 22:39:37 2019 " "Processing started: Mon Oct 07 22:39:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570498778007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498778007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498778007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570498778875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570498778875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Arch " "Found design unit 1: ula-Arch" {  } { { "../Relogio_Quartus/ula.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791962 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../Relogio_Quartus/ula.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498791962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc-Arch " "Found design unit 1: uc-Arch" {  } { { "../Relogio_Quartus/UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791968 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../Relogio_Quartus/UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498791968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Arc " "Found design unit 1: somador-Arc" {  } { { "../Relogio_Quartus/somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791974 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../Relogio_Quartus/somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498791974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-estrutural " "Found design unit 1: relogio-estrutural" {  } { { "../Relogio_Quartus/Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791980 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "../Relogio_Quartus/Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498791980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Arc " "Found design unit 1: pc-Arc" {  } { { "../Relogio_Quartus/pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/pc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791986 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../Relogio_Quartus/pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498791986 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../Relogio_Quartus/mux.vhd " "Entity \"mux\" obtained from \"../Relogio_Quartus/mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../Relogio_Quartus/mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1570498791993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Arc " "Found design unit 1: mux-Arc" {  } { { "../Relogio_Quartus/mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791993 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../Relogio_Quartus/mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498791993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/leds.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/leds.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "../Relogio_Quartus/leds.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/leds.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498791999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_FlipFlop-Arc " "Found design unit 1: Reg_FlipFlop-Arc" {  } { { "../Relogio_Quartus/flipflop.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792005 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_FlipFlop " "Found entity 1: Reg_FlipFlop" {  } { { "../Relogio_Quartus/flipflop.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/divisorgenerico.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divPor2 " "Found design unit 1: divisorGenerico-divPor2" {  } { { "../Relogio_Quartus/divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divPotenciaDe2 " "Found design unit 2: divisorGenerico-divPotenciaDe2" {  } { { "../Relogio_Quartus/divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divisorGenerico-divInteiro " "Found design unit 3: divisorGenerico-divInteiro" {  } { { "../Relogio_Quartus/divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792011 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "../Relogio_Quartus/divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/display7seg.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/display7seg.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 display7Seg " "Found entity 1: display7Seg" {  } { { "../Relogio_Quartus/display7Seg.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/display7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Arc " "Found design unit 1: decoder-Arc" {  } { { "../Relogio_Quartus/decoder.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792023 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../Relogio_Quartus/decoder.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792023 ""}
{ "Critical Warning" "WSGN_DUPLICATE_DESIGN_UNIT" "relogio-estrutural ../Relogio_Quartus/Relogio.vhd " "Ignored duplicate design unit \"relogio-estrutural\" in file ../Relogio_Quartus/Relogio.vhd" {  } { { "../Relogio_Quartus/Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 30 -1 0 } }  } 1 12048 "Ignored duplicate design unit \"%1!s!\" in file %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-estrutural " "Found design unit 1: relogio-estrutural" {  } { { "../Relogio_Quartus/CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792029 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../Relogio_Quartus/CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/conversorhex7segdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/conversorhex7segdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "../Relogio_Quartus/conversorHex7SegDisplay.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792034 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "../Relogio_Quartus/conversorHex7SegDisplay.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/chaves.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/chaves.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 chaves " "Found entity 1: chaves" {  } { { "../Relogio_Quartus/chaves.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/chaves.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/bancodregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/bancodregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "../Relogio_Quartus/BancodRegistradores.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792047 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "../Relogio_Quartus/BancodRegistradores.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792047 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/BancodRegistradores.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/BancodRegistradores.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancodregistradores.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bancodregistradores.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792054 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "chaves work chaves.vhd(4) " "VHDL Primary Unit Declaration error at chaves.vhd(4): primary unit \"chaves\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "chaves.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/chaves.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570498792060 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "chaves chaves.vhd(4) " "HDL error at chaves.vhd(4): see declaration for object \"chaves\"" {  } { { "../Relogio_Quartus/chaves.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/chaves.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570498792061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chaves.vhd 0 0 " "Found 0 design units, including 0 entities, in source file chaves.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792062 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/conversorHex7SegDisplay.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/conversorHex7SegDisplay.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7segdisplay.vhd 0 0 " "Found 0 design units, including 0 entities, in source file conversorhex7segdisplay.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792067 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/CPU.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/CPU.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cpu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792074 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/display7Seg.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/display7Seg.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/display7Seg.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/display7Seg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file display7seg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792080 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "divisorGenerico work divisorGenerico.vhd(5) " "VHDL Primary Unit Declaration error at divisorGenerico.vhd(5): primary unit \"divisorGenerico\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/divisorGenerico.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570498792086 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "divisorGenerico divisorGenerico.vhd(5) " "HDL error at divisorGenerico.vhd(5): see declaration for object \"divisorGenerico\"" {  } { { "../Relogio_Quartus/divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570498792087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 0 0 " "Found 0 design units, including 0 entities, in source file divisorgenerico.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792087 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/flipflop.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/flipflop.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 0 0 " "Found 0 design units, including 0 entities, in source file flipflop.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792093 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/leds.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/leds.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/leds.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/leds.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 0 0 " "Found 0 design units, including 0 entities, in source file leds.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792100 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/mux.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/mux.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792109 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "pc work pc.vhd(5) " "VHDL Primary Unit Declaration error at pc.vhd(5): primary unit \"pc\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/pc.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570498792115 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "pc pc.vhd(5) " "HDL error at pc.vhd(5): see declaration for object \"pc\"" {  } { { "../Relogio_Quartus/pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/pc.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570498792115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792116 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/somador.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/somador.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 0 0 " "Found 0 design units, including 0 entities, in source file somador.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792122 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/ula.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/ula.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ula.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792128 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/UC.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/UC.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792133 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "relogio work Relogio.vhd(4) " "VHDL Primary Unit Declaration error at Relogio.vhd(4): primary unit \"relogio\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/Relogio.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570498792139 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "relogio Relogio.vhd(4) " "HDL error at Relogio.vhd(4): see declaration for object \"relogio\"" {  } { { "../Relogio_Quartus/Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570498792140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 0 0 " "Found 0 design units, including 0 entities, in source file relogio.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792140 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "decoder work decoder.vhd(5) " "VHDL Primary Unit Declaration error at decoder.vhd(5): primary unit \"decoder\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/decoder.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570498792146 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "decoder decoder.vhd(5) " "HDL error at decoder.vhd(5): see declaration for object \"decoder\"" {  } { { "../Relogio_Quartus/decoder.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/decoder.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570498792147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file decoder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/rom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792153 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792153 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "bancoRegistradores work BancodeRegistradores.vhd(7) " "VHDL Primary Unit Declaration error at BancodeRegistradores.vhd(7): primary unit \"bancoRegistradores\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "BancodeRegistradores.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/BancodeRegistradores.vhd" 7 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570498792159 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "bancoRegistradores BancodRegistradores.vhd(7) " "HDL error at BancodRegistradores.vhd(7): see declaration for object \"bancoRegistradores\"" {  } { { "../Relogio_Quartus/BancodRegistradores.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570498792160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bancoderegistradores.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792161 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570498792275 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 22:39:52 2019 " "Processing ended: Mon Oct 07 22:39:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570498792275 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570498792275 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570498792275 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792275 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792993 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570498777998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570498778007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 22:39:37 2019 " "Processing started: Mon Oct 07 22:39:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570498778007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498778007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498778007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570498778875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570498778875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Arch " "Found design unit 1: ula-Arch" {  } { { "../Relogio_Quartus/ula.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791962 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../Relogio_Quartus/ula.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498791962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc-Arch " "Found design unit 1: uc-Arch" {  } { { "../Relogio_Quartus/UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791968 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../Relogio_Quartus/UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498791968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Arc " "Found design unit 1: somador-Arc" {  } { { "../Relogio_Quartus/somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791974 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../Relogio_Quartus/somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498791974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-estrutural " "Found design unit 1: relogio-estrutural" {  } { { "../Relogio_Quartus/Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791980 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "../Relogio_Quartus/Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498791980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Arc " "Found design unit 1: pc-Arc" {  } { { "../Relogio_Quartus/pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/pc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791986 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../Relogio_Quartus/pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498791986 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../Relogio_Quartus/mux.vhd " "Entity \"mux\" obtained from \"../Relogio_Quartus/mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../Relogio_Quartus/mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1570498791993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Arc " "Found design unit 1: mux-Arc" {  } { { "../Relogio_Quartus/mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791993 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../Relogio_Quartus/mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498791993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/leds.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/leds.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "../Relogio_Quartus/leds.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/leds.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498791999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498791999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_FlipFlop-Arc " "Found design unit 1: Reg_FlipFlop-Arc" {  } { { "../Relogio_Quartus/flipflop.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792005 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_FlipFlop " "Found entity 1: Reg_FlipFlop" {  } { { "../Relogio_Quartus/flipflop.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/divisorgenerico.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divPor2 " "Found design unit 1: divisorGenerico-divPor2" {  } { { "../Relogio_Quartus/divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divPotenciaDe2 " "Found design unit 2: divisorGenerico-divPotenciaDe2" {  } { { "../Relogio_Quartus/divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divisorGenerico-divInteiro " "Found design unit 3: divisorGenerico-divInteiro" {  } { { "../Relogio_Quartus/divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792011 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "../Relogio_Quartus/divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/display7seg.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/display7seg.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 display7Seg " "Found entity 1: display7Seg" {  } { { "../Relogio_Quartus/display7Seg.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/display7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Arc " "Found design unit 1: decoder-Arc" {  } { { "../Relogio_Quartus/decoder.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792023 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../Relogio_Quartus/decoder.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792023 ""}
{ "Critical Warning" "WSGN_DUPLICATE_DESIGN_UNIT" "relogio-estrutural ../Relogio_Quartus/Relogio.vhd " "Ignored duplicate design unit \"relogio-estrutural\" in file ../Relogio_Quartus/Relogio.vhd" {  } { { "../Relogio_Quartus/Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 30 -1 0 } }  } 1 12048 "Ignored duplicate design unit \"%1!s!\" in file %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-estrutural " "Found design unit 1: relogio-estrutural" {  } { { "../Relogio_Quartus/CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792029 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../Relogio_Quartus/CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/conversorhex7segdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/conversorhex7segdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "../Relogio_Quartus/conversorHex7SegDisplay.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792034 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "../Relogio_Quartus/conversorHex7SegDisplay.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/chaves.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/chaves.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 chaves " "Found entity 1: chaves" {  } { { "../Relogio_Quartus/chaves.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/chaves.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/documents/github/processador-relogio/relogio_quartus/bancodregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/documents/github/processador-relogio/relogio_quartus/bancodregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "../Relogio_Quartus/BancodRegistradores.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792047 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "../Relogio_Quartus/BancodRegistradores.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792047 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/BancodRegistradores.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/BancodRegistradores.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancodregistradores.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bancodregistradores.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792054 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "chaves work chaves.vhd(4) " "VHDL Primary Unit Declaration error at chaves.vhd(4): primary unit \"chaves\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "chaves.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/chaves.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570498792060 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "chaves chaves.vhd(4) " "HDL error at chaves.vhd(4): see declaration for object \"chaves\"" {  } { { "../Relogio_Quartus/chaves.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/chaves.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570498792061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chaves.vhd 0 0 " "Found 0 design units, including 0 entities, in source file chaves.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792062 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/conversorHex7SegDisplay.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/conversorHex7SegDisplay.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7segdisplay.vhd 0 0 " "Found 0 design units, including 0 entities, in source file conversorhex7segdisplay.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792067 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/CPU.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/CPU.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cpu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792074 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/display7Seg.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/display7Seg.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/display7Seg.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/display7Seg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file display7seg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792080 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "divisorGenerico work divisorGenerico.vhd(5) " "VHDL Primary Unit Declaration error at divisorGenerico.vhd(5): primary unit \"divisorGenerico\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/divisorGenerico.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570498792086 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "divisorGenerico divisorGenerico.vhd(5) " "HDL error at divisorGenerico.vhd(5): see declaration for object \"divisorGenerico\"" {  } { { "../Relogio_Quartus/divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570498792087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 0 0 " "Found 0 design units, including 0 entities, in source file divisorgenerico.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792087 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/flipflop.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/flipflop.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 0 0 " "Found 0 design units, including 0 entities, in source file flipflop.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792093 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/leds.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/leds.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/leds.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/leds.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 0 0 " "Found 0 design units, including 0 entities, in source file leds.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792100 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/mux.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/mux.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792109 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "pc work pc.vhd(5) " "VHDL Primary Unit Declaration error at pc.vhd(5): primary unit \"pc\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/pc.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570498792115 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "pc pc.vhd(5) " "HDL error at pc.vhd(5): see declaration for object \"pc\"" {  } { { "../Relogio_Quartus/pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/pc.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570498792115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792116 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/somador.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/somador.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 0 0 " "Found 0 design units, including 0 entities, in source file somador.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792122 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/ula.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/ula.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ula.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792128 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/UC.vhd C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd " "File \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/UC.vhd\" is a duplicate of already analyzed file \"C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1570498792132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792133 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "relogio work Relogio.vhd(4) " "VHDL Primary Unit Declaration error at Relogio.vhd(4): primary unit \"relogio\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/Relogio.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570498792139 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "relogio Relogio.vhd(4) " "HDL error at Relogio.vhd(4): see declaration for object \"relogio\"" {  } { { "../Relogio_Quartus/Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570498792140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 0 0 " "Found 0 design units, including 0 entities, in source file relogio.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792140 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "decoder work decoder.vhd(5) " "VHDL Primary Unit Declaration error at decoder.vhd(5): primary unit \"decoder\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/decoder.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570498792146 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "decoder decoder.vhd(5) " "HDL error at decoder.vhd(5): see declaration for object \"decoder\"" {  } { { "../Relogio_Quartus/decoder.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/decoder.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570498792147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file decoder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/rom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792153 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570498792153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792153 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "bancoRegistradores work BancodeRegistradores.vhd(7) " "VHDL Primary Unit Declaration error at BancodeRegistradores.vhd(7): primary unit \"bancoRegistradores\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "BancodeRegistradores.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Segunda_tentativa/BancodeRegistradores.vhd" 7 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570498792159 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "bancoRegistradores BancodRegistradores.vhd(7) " "HDL error at BancodRegistradores.vhd(7): see declaration for object \"bancoRegistradores\"" {  } { { "../Relogio_Quartus/BancodRegistradores.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570498792160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bancoderegistradores.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792161 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570498792275 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 22:39:52 2019 " "Processing ended: Mon Oct 07 22:39:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570498792275 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570498792275 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570498792275 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570498792275 ""}
