// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3C120F484C8 Package FBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP3C120F484C8,
// with speed grade 8, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "FPGA")
  (DATE "03/07/2017 17:07:52")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (314:314:314))
        (PORT datab (298:298:298) (307:307:307))
        (PORT datac (539:539:539) (508:508:508))
        (PORT datad (928:928:928) (857:857:857))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (462:462:462))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datad (466:466:466) (408:408:408))
        (IOPATH dataa combout (435:435:435) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (865:865:865))
        (PORT datad (1155:1155:1155) (1004:1004:1004))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4732:4732:4732) (3876:3876:3876))
        (IOPATH i o (2396:2396:2396) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4790:4790:4790) (4312:4312:4312))
        (IOPATH i o (2287:2287:2287) (2168:2168:2168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3460:3460:3460) (3110:3110:3110))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2621:2621:2621) (2269:2269:2269))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3954:3954:3954) (3357:3357:3357))
        (IOPATH i o (2396:2396:2396) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4959:4959:4959) (3984:3984:3984))
        (IOPATH i o (2396:2396:2396) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3928:3928:3928) (3351:3351:3351))
        (IOPATH i o (2396:2396:2396) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5049:5049:5049) (4491:4491:4491))
        (IOPATH i o (2267:2267:2267) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3397:3397:3397) (2845:2845:2845))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4670:4670:4670) (4165:4165:4165))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4614:4614:4614) (3692:3692:3692))
        (IOPATH i o (2376:2376:2376) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2833:2833:2833) (2573:2573:2573))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3509:3509:3509) (2687:2687:2687))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4545:4545:4545) (3675:3675:3675))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4667:4667:4667) (3836:3836:3836))
        (IOPATH i o (2396:2396:2396) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3010:3010:3010) (2399:2399:2399))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4805:4805:4805) (4237:4237:4237))
        (IOPATH i o (4439:4439:4439) (3979:3979:3979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3437:3437:3437) (2689:2689:2689))
        (IOPATH i o (4439:4439:4439) (3979:3979:3979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3460:3460:3460) (3003:3003:3003))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5023:5023:5023) (4437:4437:4437))
        (IOPATH i o (2267:2267:2267) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2984:2984:2984) (2711:2711:2711))
        (IOPATH i o (2287:2287:2287) (2168:2168:2168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2915:2915:2915) (2472:2472:2472))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2977:2977:2977) (2699:2699:2699))
        (IOPATH i o (2287:2287:2287) (2168:2168:2168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3966:3966:3966) (3181:3181:3181))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3371:3371:3371) (2905:2905:2905))
        (IOPATH i o (2227:2227:2227) (2125:2125:2125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3012:3012:3012) (2601:2601:2601))
        (IOPATH i o (2376:2376:2376) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4393:4393:4393) (3829:3829:3829))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3623:3623:3623) (3141:3141:3141))
        (IOPATH i o (4449:4449:4449) (3989:3989:3989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4685:4685:4685) (4161:4161:4161))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2330:2330:2330) (2064:2064:2064))
        (IOPATH i o (2376:2376:2376) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3186:3186:3186) (2664:2664:2664))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2055:2055:2055) (1846:1846:1846))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_CTL2\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3001:3001:3001) (3494:3494:3494))
        (IOPATH i o (2158:2158:2158) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_CTL3\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1966:1966:1966) (2039:2039:2039))
        (IOPATH i o (2158:2158:2158) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_CTL0\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1799:1799:1799) (1989:1989:1989))
        (IOPATH i o (2158:2158:2158) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_PCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1896:1896:1896) (1803:1803:1803))
        (IOPATH i o (2267:2267:2267) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE SCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1927:1927:1927) (1953:1953:1953))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1374:1374:1374) (1654:1654:1654))
        (IOPATH i o (2158:2158:2158) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1861:1861:1861) (1668:1668:1668))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3215:3215:3215) (2768:2768:2768))
        (IOPATH i o (2287:2287:2287) (2168:2168:2168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1694:1694:1694) (1440:1440:1440))
        (IOPATH i o (2267:2267:2267) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3220:3220:3220) (2768:2768:2768))
        (IOPATH i o (2396:2396:2396) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2903:2903:2903) (2476:2476:2476))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1630:1630:1630) (1327:1327:1327))
        (IOPATH i o (2267:2267:2267) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2098:2098:2098) (1838:1838:1838))
        (IOPATH i o (4482:4482:4482) (4008:4008:4008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1915:1915:1915) (1729:1729:1729))
        (IOPATH i o (2257:2257:2257) (2138:2138:2138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2967:2967:2967) (2602:2602:2602))
        (IOPATH i o (2257:2257:2257) (2138:2138:2138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1416:1416:1416) (1262:1262:1262))
        (IOPATH i o (2267:2267:2267) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1450:1450:1450) (1241:1241:1241))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1088:1088:1088) (964:964:964))
        (IOPATH i o (2267:2267:2267) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1078:1078:1078) (935:935:935))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1659:1659:1659) (1404:1404:1404))
        (IOPATH i o (2267:2267:2267) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5061:5061:5061) (4081:4081:4081))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2999:2999:2999) (2470:2470:2470))
        (IOPATH i o (4502:4502:4502) (4028:4028:4028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2543:2543:2543) (2208:2208:2208))
        (IOPATH i o (2257:2257:2257) (2138:2138:2138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3125:3125:3125) (2640:2640:2640))
        (IOPATH i o (2287:2287:2287) (2168:2168:2168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2318:2318:2318) (2111:2111:2111))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2815:2815:2815) (2519:2519:2519))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3424:3424:3424) (2844:2844:2844))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2346:2346:2346) (2139:2139:2139))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2645:2645:2645) (2378:2378:2378))
        (IOPATH i o (2267:2267:2267) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4837:4837:4837) (3891:3891:3891))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3194:3194:3194) (2782:2782:2782))
        (IOPATH i o (4482:4482:4482) (4008:4008:4008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3245:3245:3245) (2637:2637:2637))
        (IOPATH i o (2267:2267:2267) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3721:3721:3721) (3116:3116:3116))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4921:4921:4921) (3916:3916:3916))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2442:2442:2442) (2208:2208:2208))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4747:4747:4747) (3758:3758:3758))
        (IOPATH i o (2386:2386:2386) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4051:4051:4051) (3349:3349:3349))
        (IOPATH i o (2277:2277:2277) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2285:2285:2285) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE CLK_IN\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (835:835:835) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_pll")
    (INSTANCE pll\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2148:2148:2148) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2169:2169:2169) (2136:2136:2136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (565:565:565))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (435:435:435))
        (PORT datad (977:977:977) (883:883:883))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE cnt2\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (409:409:409))
        (PORT datab (348:348:348) (410:410:410))
        (PORT datad (317:317:317) (380:380:380))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE cnt2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (410:410:410))
        (PORT datab (360:360:360) (419:419:419))
        (PORT datad (302:302:302) (365:365:365))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1150:1150:1150) (1073:1073:1073))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE cnt2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (412:412:412))
        (PORT datab (348:348:348) (409:409:409))
        (PORT datad (299:299:299) (362:362:362))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (437:437:437) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1150:1150:1150) (1073:1073:1073))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE cnt2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (794:794:794))
        (PORT datab (348:348:348) (410:410:410))
        (PORT datad (301:301:301) (365:365:365))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1150:1150:1150) (1073:1073:1073))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (406:406:406))
        (PORT datab (356:356:356) (414:414:414))
        (PORT datac (301:301:301) (374:374:374))
        (PORT datad (298:298:298) (361:361:361))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (943:943:943))
        (PORT datad (858:858:858) (714:714:714))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (565:565:565))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~36)
    (DELAY
      (ABSOLUTE
        (PORT datac (429:429:429) (370:370:370))
        (PORT datad (983:983:983) (891:891:891))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (557:557:557) (544:544:544))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~39)
    (DELAY
      (ABSOLUTE
        (PORT datac (442:442:442) (375:375:375))
        (PORT datad (983:983:983) (887:887:887))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (594:594:594) (552:552:552))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (409:409:409))
        (PORT datad (980:980:980) (889:889:889))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (551:551:551) (538:538:538))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (438:438:438))
        (PORT datad (985:985:985) (890:890:890))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (415:415:415))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (283:283:283))
        (PORT datac (1188:1188:1188) (980:980:980))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1274:1274:1274) (1180:1180:1180))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (891:891:891) (780:780:780))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (415:415:415))
        (PORT datad (976:976:976) (883:883:883))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (578:578:578))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~44)
    (DELAY
      (ABSOLUTE
        (PORT datac (443:443:443) (376:376:376))
        (PORT datad (975:975:975) (879:879:879))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1344:1344:1344) (1163:1163:1163))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~45)
    (DELAY
      (ABSOLUTE
        (PORT datac (783:783:783) (685:685:685))
        (PORT datad (864:864:864) (764:764:764))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1651:1651:1651) (1508:1508:1508))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (960:960:960) (894:894:894))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (796:796:796) (696:696:696))
        (PORT datad (867:867:867) (765:765:765))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1651:1651:1651) (1508:1508:1508))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (788:788:788))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (406:406:406))
        (PORT datad (981:981:981) (890:890:890))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (553:553:553))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (435:435:435))
        (PORT datad (981:981:981) (888:888:888))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (604:604:604) (568:568:568))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (477:477:477) (399:399:399))
        (PORT datad (983:983:983) (892:892:892))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (549:549:549))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (433:433:433))
        (PORT datad (974:974:974) (882:882:882))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (1197:1197:1197) (1076:1076:1076))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (1078:1078:1078) (900:900:900))
        (PORT datad (864:864:864) (767:767:767))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1651:1651:1651) (1508:1508:1508))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (957:957:957) (867:867:867))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (705:705:705) (572:572:572))
        (PORT datad (974:974:974) (884:884:884))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (2213:2213:2213) (1948:1948:1948))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (880:880:880))
        (PORT datad (982:982:982) (887:887:887))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1103:1103:1103))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (1046:1046:1046) (838:838:838))
        (PORT datad (981:981:981) (892:892:892))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (913:913:913) (799:799:799))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~33)
    (DELAY
      (ABSOLUTE
        (PORT datac (1123:1123:1123) (905:905:905))
        (PORT datad (984:984:984) (888:888:888))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1020:1020:1020) (993:993:993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (901:901:901))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[20\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1143:1143:1143))
        (PORT datab (961:961:961) (836:836:836))
        (PORT datad (884:884:884) (767:767:767))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (858:858:858))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[21\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1062:1062:1062))
        (PORT datab (880:880:880) (725:725:725))
        (PORT datad (884:884:884) (768:768:768))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (870:870:870))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[22\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (724:724:724))
        (PORT datab (960:960:960) (838:838:838))
        (PORT datad (884:884:884) (769:769:769))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (914:914:914) (829:829:829))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[23\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (736:736:736))
        (PORT datab (960:960:960) (835:835:835))
        (PORT datad (884:884:884) (765:765:765))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[30\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (400:400:400))
        (PORT datab (340:340:340) (394:394:394))
        (PORT datac (306:306:306) (372:372:372))
        (PORT datad (298:298:298) (354:354:354))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (1315:1315:1315) (1125:1125:1125))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[24\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (724:724:724))
        (PORT datab (960:960:960) (835:835:835))
        (PORT datad (884:884:884) (764:764:764))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (639:639:639) (594:594:594))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[25\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (412:412:412))
        (PORT datab (476:476:476) (409:409:409))
        (PORT datad (295:295:295) (319:319:319))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (621:621:621) (589:589:589))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[26\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (387:387:387))
        (PORT datab (533:533:533) (439:439:439))
        (PORT datad (300:300:300) (324:324:324))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (557:557:557))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[27\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (397:397:397))
        (PORT datab (473:473:473) (407:407:407))
        (PORT datad (300:300:300) (324:324:324))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[30\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (PORT datab (339:339:339) (393:393:393))
        (PORT datac (320:320:320) (383:383:383))
        (PORT datad (899:899:899) (813:813:813))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (830:830:830))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[28\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (398:398:398))
        (PORT datab (527:527:527) (431:431:431))
        (PORT datad (297:297:297) (320:320:320))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (548:548:548))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[29\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (443:443:443))
        (PORT datab (518:518:518) (465:465:465))
        (PORT datad (298:298:298) (321:321:321))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (561:561:561) (552:552:552))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[30\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (406:406:406))
        (PORT datab (527:527:527) (433:433:433))
        (PORT datad (298:298:298) (322:322:322))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT datad (822:822:822) (742:742:742))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[31\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (407:407:407))
        (PORT datab (741:741:741) (612:612:612))
        (PORT datad (295:295:295) (318:318:318))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[30\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (PORT datab (339:339:339) (393:393:393))
        (PORT datac (296:296:296) (358:358:358))
        (PORT datad (506:506:506) (503:503:503))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (831:831:831))
        (PORT datab (889:889:889) (802:802:802))
        (PORT datac (862:862:862) (797:797:797))
        (PORT datad (935:935:935) (830:830:830))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[30\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (703:703:703))
        (PORT datab (268:268:268) (274:274:274))
        (PORT datac (442:442:442) (374:374:374))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (849:849:849))
        (PORT datad (826:826:826) (740:740:740))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2169:2169:2169) (2136:2136:2136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (405:405:405))
        (PORT datab (379:379:379) (442:442:442))
        (PORT datac (942:942:942) (859:859:859))
        (PORT datad (552:552:552) (555:555:555))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (408:408:408))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1628:1628:1628) (1481:1481:1481))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (818:818:818))
        (PORT datab (354:354:354) (418:418:418))
        (PORT datad (300:300:300) (364:364:364))
        (IOPATH dataa combout (435:435:435) (419:419:419))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (822:822:822))
        (PORT datab (354:354:354) (420:420:420))
        (PORT datac (300:300:300) (371:371:371))
        (PORT datad (300:300:300) (365:365:365))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (819:819:819))
        (PORT datab (354:354:354) (419:419:419))
        (PORT datac (301:301:301) (372:372:372))
        (PORT datad (298:298:298) (363:363:363))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (323:323:323))
        (PORT datad (322:322:322) (392:392:392))
        (IOPATH dataa combout (375:375:375) (392:392:392))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (430:430:430))
        (PORT datab (355:355:355) (419:419:419))
        (PORT datac (300:300:300) (372:372:372))
        (PORT datad (318:318:318) (388:388:388))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1604:1604:1604) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (434:434:434))
        (PORT datab (364:364:364) (431:431:431))
        (PORT datad (256:256:256) (275:275:275))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (322:322:322))
        (PORT datab (363:363:363) (431:431:431))
        (PORT datac (312:312:312) (389:389:389))
        (PORT datad (316:316:316) (378:378:378))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (466:466:466) (388:388:388))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|cntr_cout\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (322:322:322))
        (PORT datab (362:362:362) (430:430:430))
        (PORT datac (310:310:310) (387:387:387))
        (PORT datad (315:315:315) (377:377:377))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (445:445:445))
        (PORT datad (478:478:478) (404:404:404))
        (IOPATH dataa combout (375:375:375) (392:392:392))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (450:450:450))
        (PORT datab (360:360:360) (426:426:426))
        (PORT datad (482:482:482) (409:409:409))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (446:446:446))
        (PORT datab (353:353:353) (420:420:420))
        (PORT datac (705:705:705) (580:580:580))
        (PORT datad (303:303:303) (367:367:367))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (446:446:446))
        (PORT datab (355:355:355) (422:422:422))
        (PORT datac (710:710:710) (582:582:582))
        (PORT datad (298:298:298) (362:362:362))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (294:294:294))
        (PORT datad (303:303:303) (368:368:368))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (293:293:293))
        (PORT datad (301:301:301) (367:367:367))
        (IOPATH dataa combout (375:375:375) (392:392:392))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (416:416:416))
        (PORT datab (327:327:327) (385:385:385))
        (PORT datac (288:288:288) (354:354:354))
        (IOPATH dataa combout (435:435:435) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1875:1875:1875) (1666:1666:1666))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (561:561:561))
        (PORT datab (360:360:360) (425:425:425))
        (PORT datac (326:326:326) (409:409:409))
        (PORT datad (298:298:298) (362:362:362))
        (IOPATH dataa combout (435:435:435) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1875:1875:1875) (1666:1666:1666))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (384:384:384))
        (PORT datab (593:593:593) (551:551:551))
        (PORT datad (498:498:498) (483:483:483))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1604:1604:1604) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (368:368:368))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1604:1604:1604) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (313:313:313) (379:379:379))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1604:1604:1604) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (934:934:934) (854:854:854))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT asdata (740:740:740) (816:816:816))
        (PORT ena (1604:1604:1604) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (919:919:919) (872:872:872))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (846:846:846))
        (PORT datab (883:883:883) (822:822:822))
        (PORT datad (275:275:275) (331:331:331))
        (IOPATH dataa combout (435:435:435) (419:419:419))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2069:2069:2069))
        (PORT asdata (725:725:725) (786:786:786))
        (PORT ena (1628:1628:1628) (1481:1481:1481))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT asdata (729:729:729) (799:799:799))
        (PORT ena (1604:1604:1604) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (908:908:908) (857:857:857))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT asdata (700:700:700) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (597:597:597))
        (PORT datab (377:377:377) (439:439:439))
        (PORT datac (880:880:880) (775:775:775))
        (PORT datad (302:302:302) (367:367:367))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (429:429:429))
        (PORT datab (518:518:518) (455:455:455))
        (PORT datad (928:928:928) (841:841:841))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (885:885:885))
        (PORT datab (518:518:518) (455:455:455))
        (PORT datac (318:318:318) (389:389:389))
        (PORT datad (343:343:343) (408:408:408))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT asdata (1355:1355:1355) (1274:1274:1274))
        (PORT ena (1584:1584:1584) (1422:1422:1422))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT asdata (747:747:747) (828:828:828))
        (PORT ena (1875:1875:1875) (1666:1666:1666))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT asdata (2086:2086:2086) (1873:1873:1873))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (319:319:319) (388:388:388))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1604:1604:1604) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT asdata (1564:1564:1564) (1414:1414:1414))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT asdata (701:701:701) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1666:1666:1666) (1465:1465:1465))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1584:1584:1584) (1422:1422:1422))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (556:556:556))
        (PORT datab (316:316:316) (370:370:370))
        (PORT datad (510:510:510) (484:484:484))
        (IOPATH dataa combout (435:435:435) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (884:884:884))
        (PORT datab (514:514:514) (450:450:450))
        (PORT datac (316:316:316) (386:386:386))
        (PORT datad (345:345:345) (410:410:410))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (432:432:432))
        (PORT datad (252:252:252) (270:270:270))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (584:584:584))
        (PORT datab (371:371:371) (433:433:433))
        (PORT datad (255:255:255) (273:273:273))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT asdata (752:752:752) (824:824:824))
        (PORT ena (1936:1936:1936) (1735:1735:1735))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (351:351:351) (415:415:415))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1936:1936:1936) (1735:1735:1735))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (316:316:316) (377:377:377))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1604:1604:1604) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1136:1136:1136) (979:979:979))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT asdata (700:700:700) (761:761:761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (365:365:365))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1875:1875:1875) (1666:1666:1666))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1493:1493:1493) (1281:1281:1281))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (824:824:824))
        (PORT datab (877:877:877) (810:810:810))
        (PORT datad (274:274:274) (329:329:329))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (314:314:314))
        (PORT datab (369:369:369) (431:431:431))
        (PORT datac (325:325:325) (398:398:398))
        (PORT datad (535:535:535) (531:531:531))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (565:565:565) (555:555:555))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1962:1962:1962) (1760:1760:1760))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (314:314:314))
        (PORT datab (368:368:368) (430:430:430))
        (PORT datac (325:325:325) (398:398:398))
        (PORT datad (534:534:534) (531:531:531))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a10\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (459:459:459))
        (PORT datad (563:563:563) (549:549:549))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (359:359:359))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1962:1962:1962) (1760:1760:1760))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (369:369:369))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1875:1875:1875) (1666:1666:1666))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT asdata (2429:2429:2429) (2235:2235:2235))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT asdata (700:700:700) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1875:1875:1875) (1666:1666:1666))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (888:888:888) (797:797:797))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT asdata (700:700:700) (761:761:761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (799:799:799))
        (PORT datab (912:912:912) (826:826:826))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH dataa combout (435:435:435) (419:419:419))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (547:547:547) (458:458:458))
        (PORT datad (566:566:566) (552:552:552))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (298:298:298) (363:363:363))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1962:1962:1962) (1760:1760:1760))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (538:538:538) (537:537:537))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1936:1936:1936) (1735:1735:1735))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (309:309:309) (377:377:377))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1875:1875:1875) (1666:1666:1666))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (851:851:851) (753:753:753))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT asdata (709:709:709) (773:773:773))
        (PORT ena (1875:1875:1875) (1666:1666:1666))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT asdata (1286:1286:1286) (1212:1212:1212))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (839:839:839))
        (PORT datab (971:971:971) (872:872:872))
        (PORT datad (275:275:275) (330:330:330))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (281:281:281))
        (PORT datab (544:544:544) (453:453:453))
        (PORT datac (481:481:481) (403:403:403))
        (PORT datad (447:447:447) (387:387:387))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (282:282:282))
        (PORT datab (971:971:971) (867:867:867))
        (PORT datad (809:809:809) (669:669:669))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1628:1628:1628) (1481:1481:1481))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (405:405:405))
        (PORT datab (337:337:337) (398:398:398))
        (PORT datad (566:566:566) (552:552:552))
        (IOPATH dataa combout (435:435:435) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1962:1962:1962) (1760:1760:1760))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (437:437:437))
        (PORT datab (392:392:392) (455:455:455))
        (PORT datac (842:842:842) (776:776:776))
        (PORT datad (539:539:539) (539:539:539))
        (IOPATH dataa combout (435:435:435) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1936:1936:1936) (1735:1735:1735))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (378:378:378))
        (PORT datac (829:829:829) (745:745:745))
        (PORT datad (876:876:876) (784:784:784))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1628:1628:1628) (1481:1481:1481))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (365:365:365))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1628:1628:1628) (1481:1481:1481))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (539:539:539))
        (PORT datab (924:924:924) (806:806:806))
        (PORT datad (302:302:302) (365:365:365))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (600:600:600))
        (PORT datab (378:378:378) (442:442:442))
        (PORT datac (879:879:879) (772:772:772))
        (PORT datad (301:301:301) (364:364:364))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (884:884:884))
        (PORT datad (471:471:471) (410:410:410))
        (IOPATH dataa combout (375:375:375) (392:392:392))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2069:2069:2069))
        (PORT asdata (1364:1364:1364) (1277:1277:1277))
        (PORT ena (1628:1628:1628) (1481:1481:1481))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (845:845:845) (783:783:783))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT asdata (1314:1314:1314) (1226:1226:1226))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (378:378:378))
        (PORT datab (993:993:993) (892:892:892))
        (PORT datad (914:914:914) (870:870:870))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_state\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (938:938:938) (877:877:877))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE RESET_N\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (869:869:869) (984:984:984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE RESET_N\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (178:178:178) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2100:2100:2100) (2065:2065:2065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_state\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (938:938:938) (877:877:877))
        (PORT datad (352:352:352) (419:419:419))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2100:2100:2100) (2065:2065:2065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_CTL4\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (835:835:835) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_state\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (889:889:889) (837:837:837))
        (PORT datad (352:352:352) (419:419:419))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_cnt\[12\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (778:778:778))
        (PORT datab (579:579:579) (564:564:564))
        (PORT datac (3838:3838:3838) (3990:3990:3990))
        (PORT datad (805:805:805) (675:675:675))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_cnt\[12\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1172:1172:1172) (1003:1003:1003))
        (PORT datad (1272:1272:1272) (1167:1167:1167))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (515:515:515))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1326:1326:1326) (1215:1215:1215))
        (PORT datac (1181:1181:1181) (1016:1016:1016))
        (PORT datad (445:445:445) (385:385:385))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2124:2124:2124) (2089:2089:2089))
        (PORT ena (1679:1679:1679) (1830:1830:1830))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (555:555:555))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1330:1330:1330) (1212:1212:1212))
        (PORT datac (1186:1186:1186) (1017:1017:1017))
        (PORT datad (482:482:482) (409:409:409))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2124:2124:2124) (2089:2089:2089))
        (PORT ena (1679:1679:1679) (1830:1830:1830))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (586:586:586) (535:535:535))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1311:1311:1311) (1205:1205:1205))
        (PORT datac (1167:1167:1167) (996:996:996))
        (PORT datad (446:446:446) (386:386:386))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2124:2124:2124) (2089:2089:2089))
        (PORT ena (1679:1679:1679) (1830:1830:1830))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (520:520:520))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1056:1056:1056))
        (PORT datab (540:540:540) (450:450:450))
        (PORT datad (1278:1278:1278) (1170:1170:1170))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2124:2124:2124) (2089:2089:2089))
        (PORT ena (1679:1679:1679) (1830:1830:1830))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (563:563:563))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1049:1049:1049))
        (PORT datab (484:484:484) (424:424:424))
        (PORT datad (1270:1270:1270) (1164:1164:1164))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2124:2124:2124) (2089:2089:2089))
        (PORT ena (1679:1679:1679) (1830:1830:1830))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (548:548:548))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1060:1060:1060))
        (PORT datab (541:541:541) (450:450:450))
        (PORT datad (1281:1281:1281) (1171:1171:1171))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2124:2124:2124) (2089:2089:2089))
        (PORT ena (1679:1679:1679) (1830:1830:1830))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (511:511:511))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1063:1063:1063))
        (PORT datab (540:540:540) (446:446:446))
        (PORT datad (1285:1285:1285) (1170:1170:1170))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2124:2124:2124) (2089:2089:2089))
        (PORT ena (1679:1679:1679) (1830:1830:1830))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (514:514:514))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (1327:1327:1327) (1214:1214:1214))
        (PORT datac (1183:1183:1183) (1017:1017:1017))
        (PORT datad (439:439:439) (375:375:375))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2124:2124:2124) (2089:2089:2089))
        (PORT ena (1679:1679:1679) (1830:1830:1830))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (547:547:547))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1331:1331:1331) (1213:1213:1213))
        (PORT datac (1187:1187:1187) (1017:1017:1017))
        (PORT datad (478:478:478) (402:402:402))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2124:2124:2124) (2089:2089:2089))
        (PORT ena (1679:1679:1679) (1830:1830:1830))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (548:548:548))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1040:1040:1040))
        (PORT datac (439:439:439) (382:382:382))
        (PORT datad (1269:1269:1269) (1163:1163:1163))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2124:2124:2124) (2089:2089:2089))
        (PORT ena (1679:1679:1679) (1830:1830:1830))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_cnt\[10\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (999:999:999))
        (PORT datab (549:549:549) (462:462:462))
        (PORT datad (437:437:437) (371:371:371))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2089:2089:2089))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (399:399:399))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_cnt\[11\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (996:996:996))
        (PORT datab (548:548:548) (459:459:459))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2089:2089:2089))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (998:998:998) (874:874:874))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_cnt\[12\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (996:996:996))
        (PORT datab (879:879:879) (723:723:723))
        (PORT datad (857:857:857) (716:716:716))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2119:2119:2119) (2084:2084:2084))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (952:952:952) (842:842:842))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_cnt\[13\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (994:994:994))
        (PORT datab (918:918:918) (757:757:757))
        (PORT datad (776:776:776) (644:644:644))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2119:2119:2119) (2084:2084:2084))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (412:412:412))
        (PORT datab (572:572:572) (555:555:555))
        (PORT datac (863:863:863) (791:791:791))
        (PORT datad (304:304:304) (362:362:362))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (774:774:774))
        (PORT datab (585:585:585) (572:572:572))
        (PORT datad (356:356:356) (423:423:423))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2100:2100:2100) (2065:2065:2065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|SLRD\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (572:572:572))
        (PORT datab (581:581:581) (569:569:569))
        (PORT datac (3838:3838:3838) (3993:3993:3993))
        (PORT datad (355:355:355) (422:422:422))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|wrreq)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2100:2100:2100) (2065:2065:2065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT asdata (1270:1270:1270) (1209:1209:1209))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (842:842:842) (775:775:775))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT asdata (701:701:701) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1106:1106:1106))
        (PORT datab (316:316:316) (371:371:371))
        (PORT datad (924:924:924) (828:828:828))
        (IOPATH dataa combout (435:435:435) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT asdata (1298:1298:1298) (1221:1221:1221))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (528:528:528) (502:502:502))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (834:834:834) (760:760:760))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (378:378:378))
        (PORT datab (938:938:938) (845:845:845))
        (PORT datad (2030:2030:2030) (1827:1827:1827))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT asdata (724:724:724) (786:786:786))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT asdata (701:701:701) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1149:1149:1149))
        (PORT datab (1693:1693:1693) (1466:1466:1466))
        (PORT datad (274:274:274) (329:329:329))
        (IOPATH dataa combout (435:435:435) (419:419:419))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (874:874:874) (784:784:784))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (275:275:275) (331:331:331))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (917:917:917) (832:832:832))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (826:826:826))
        (PORT datab (779:779:779) (685:685:685))
        (PORT datad (847:847:847) (749:749:749))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (266:266:266) (272:272:272))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (784:784:784) (651:651:651))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (909:909:909) (826:826:826))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|data_wire\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (903:903:903) (851:851:851))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|valid_wrreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (433:433:433))
        (PORT datab (3263:3263:3263) (2726:2726:2726))
        (PORT datac (494:494:494) (423:423:423))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (845:845:845) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ram_address_a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (354:354:354))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (332:332:332) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (405:405:405))
        (PORT datad (295:295:295) (357:357:357))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (845:845:845) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (855:855:855) (974:974:974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (835:835:835) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (849:849:849) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (845:845:845) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (835:835:835) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (825:825:825) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (825:825:825) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4382:4382:4382))
        (PORT d[1] (4692:4692:4692) (4761:4761:4761))
        (PORT d[2] (5039:5039:5039) (5084:5084:5084))
        (PORT d[3] (4300:4300:4300) (4410:4410:4410))
        (PORT d[4] (5525:5525:5525) (5490:5490:5490))
        (PORT d[5] (5371:5371:5371) (5370:5370:5370))
        (PORT d[6] (4622:4622:4622) (4697:4697:4697))
        (PORT d[7] (4631:4631:4631) (4641:4641:4641))
        (PORT d[8] (5084:5084:5084) (5146:5146:5146))
        (PORT clk (2443:2443:2443) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1531:1531:1531))
        (PORT d[1] (1383:1383:1383) (1253:1253:1253))
        (PORT d[2] (1355:1355:1355) (1187:1187:1187))
        (PORT d[3] (1351:1351:1351) (1272:1272:1272))
        (PORT d[4] (949:949:949) (897:897:897))
        (PORT d[5] (1751:1751:1751) (1557:1557:1557))
        (PORT d[6] (1651:1651:1651) (1469:1469:1469))
        (PORT d[7] (1632:1632:1632) (1444:1444:1444))
        (PORT d[8] (1650:1650:1650) (1514:1514:1514))
        (PORT d[9] (1571:1571:1571) (1353:1353:1353))
        (PORT clk (2440:2440:2440) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (1750:1750:1750))
        (PORT clk (2440:2440:2440) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2465:2465:2465))
        (PORT d[0] (2605:2605:2605) (2382:2382:2382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (563:563:563) (512:512:512))
        (PORT d[1] (1005:1005:1005) (931:931:931))
        (PORT d[2] (1730:1730:1730) (1574:1574:1574))
        (PORT d[3] (1355:1355:1355) (1218:1218:1218))
        (PORT d[4] (1362:1362:1362) (1211:1211:1211))
        (PORT d[5] (1374:1374:1374) (1236:1236:1236))
        (PORT d[6] (1279:1279:1279) (1163:1163:1163))
        (PORT d[7] (1739:1739:1739) (1548:1548:1548))
        (PORT d[8] (1343:1343:1343) (1231:1231:1231))
        (PORT d[9] (1665:1665:1665) (1412:1412:1412))
        (PORT clk (2396:2396:2396) (2373:2373:2373))
        (PORT stall (795:795:795) (892:892:892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD stall (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2373:2373:2373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2366:2366:2366))
        (PORT ena (2415:2415:2415) (2148:2148:2148))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (SETUP ena (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
      (HOLD ena (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (825:825:825) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (835:835:835) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (845:845:845) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (835:835:835) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (845:845:845) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (835:835:835) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (839:839:839) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (845:845:845) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (825:825:825) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4820:4820:4820) (4930:4930:4930))
        (PORT d[1] (4561:4561:4561) (4589:4589:4589))
        (PORT d[2] (4352:4352:4352) (4461:4461:4461))
        (PORT d[3] (4322:4322:4322) (4429:4429:4429))
        (PORT d[4] (4292:4292:4292) (4392:4392:4392))
        (PORT d[5] (4297:4297:4297) (4421:4421:4421))
        (PORT d[6] (5521:5521:5521) (5521:5521:5521))
        (PORT d[7] (4562:4562:4562) (4623:4623:4623))
        (PORT d[8] (4083:4083:4083) (4115:4115:4115))
        (PORT clk (2440:2440:2440) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1151:1151:1151))
        (PORT d[1] (1343:1343:1343) (1213:1213:1213))
        (PORT d[2] (952:952:952) (888:888:888))
        (PORT d[3] (952:952:952) (896:896:896))
        (PORT d[4] (942:942:942) (878:878:878))
        (PORT d[5] (1748:1748:1748) (1545:1545:1545))
        (PORT d[6] (1701:1701:1701) (1510:1510:1510))
        (PORT d[7] (1269:1269:1269) (1150:1150:1150))
        (PORT d[8] (2070:2070:2070) (1886:1886:1886))
        (PORT d[9] (1621:1621:1621) (1417:1417:1417))
        (PORT clk (2437:2437:2437) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (1749:1749:1749))
        (PORT clk (2437:2437:2437) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2463:2463:2463))
        (PORT d[0] (2632:2632:2632) (2381:2381:2381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (960:960:960) (837:837:837))
        (PORT d[1] (1413:1413:1413) (1275:1275:1275))
        (PORT d[2] (1712:1712:1712) (1539:1539:1539))
        (PORT d[3] (1039:1039:1039) (972:972:972))
        (PORT d[4] (1044:1044:1044) (974:974:974))
        (PORT d[5] (958:958:958) (920:920:920))
        (PORT d[6] (1636:1636:1636) (1459:1459:1459))
        (PORT d[7] (1672:1672:1672) (1510:1510:1510))
        (PORT d[8] (938:938:938) (886:886:886))
        (PORT d[9] (917:917:917) (804:804:804))
        (PORT clk (2393:2393:2393) (2371:2371:2371))
        (PORT stall (1097:1097:1097) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD stall (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2371:2371:2371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2364:2364:2364))
        (PORT ena (1998:1998:1998) (1805:1805:1805))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (SETUP ena (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
      (HOLD ena (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (855:855:855) (974:974:974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (845:845:845) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (845:845:845) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (845:845:845) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (845:845:845) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (835:835:835) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (845:845:845) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (825:825:825) (944:944:944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (835:835:835) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4313:4313:4313) (4397:4397:4397))
        (PORT d[1] (5056:5056:5056) (5096:5096:5096))
        (PORT d[2] (4233:4233:4233) (4342:4342:4342))
        (PORT d[3] (5135:5135:5135) (5210:5210:5210))
        (PORT d[4] (3829:3829:3829) (3923:3923:3923))
        (PORT d[5] (3993:3993:3993) (4036:4036:4036))
        (PORT d[6] (4627:4627:4627) (4705:4705:4705))
        (PORT d[7] (4552:4552:4552) (4559:4559:4559))
        (PORT d[8] (4933:4933:4933) (4864:4864:4864))
        (PORT clk (2437:2437:2437) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1562:1562:1562))
        (PORT d[1] (951:951:951) (895:895:895))
        (PORT d[2] (934:934:934) (869:869:869))
        (PORT d[3] (1387:1387:1387) (1306:1306:1306))
        (PORT d[4] (1579:1579:1579) (1394:1394:1394))
        (PORT d[5] (2082:2082:2082) (1831:1831:1831))
        (PORT d[6] (930:930:930) (879:879:879))
        (PORT d[7] (1936:1936:1936) (1675:1675:1675))
        (PORT d[8] (976:976:976) (902:902:902))
        (PORT d[9] (1583:1583:1583) (1387:1387:1387))
        (PORT clk (2434:2434:2434) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1404:1404:1404))
        (PORT clk (2434:2434:2434) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2460:2460:2460))
        (PORT d[0] (2202:2202:2202) (2036:2036:2036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (825:825:825))
        (PORT d[1] (1006:1006:1006) (950:950:950))
        (PORT d[2] (1335:1335:1335) (1219:1219:1219))
        (PORT d[3] (1704:1704:1704) (1551:1551:1551))
        (PORT d[4] (1365:1365:1365) (1224:1224:1224))
        (PORT d[5] (1321:1321:1321) (1210:1210:1210))
        (PORT d[6] (1685:1685:1685) (1508:1508:1508))
        (PORT d[7] (1675:1675:1675) (1531:1531:1531))
        (PORT d[8] (1316:1316:1316) (1196:1196:1196))
        (PORT d[9] (1674:1674:1674) (1455:1455:1455))
        (PORT clk (2390:2390:2390) (2368:2368:2368))
        (PORT stall (1115:1115:1115) (1261:1261:1261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD stall (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2368:2368:2368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2361:2361:2361))
        (PORT ena (2304:2304:2304) (2024:2024:2024))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (SETUP ena (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
      (HOLD ena (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (839:839:839) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (845:845:845) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (839:839:839) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (839:839:839) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (845:845:845) (964:964:964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5021:5021:5021) (4958:4958:4958))
        (PORT d[1] (4945:4945:4945) (4957:4957:4957))
        (PORT d[2] (4833:4833:4833) (4861:4861:4861))
        (PORT d[3] (4738:4738:4738) (4755:4755:4755))
        (PORT d[4] (4498:4498:4498) (4554:4554:4554))
        (PORT clk (2445:2445:2445) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1243:1243:1243))
        (PORT d[1] (1303:1303:1303) (1220:1220:1220))
        (PORT d[2] (1004:1004:1004) (960:960:960))
        (PORT d[3] (965:965:965) (933:933:933))
        (PORT d[4] (952:952:952) (917:917:917))
        (PORT d[5] (1749:1749:1749) (1572:1572:1572))
        (PORT d[6] (1273:1273:1273) (1187:1187:1187))
        (PORT d[7] (1279:1279:1279) (1189:1189:1189))
        (PORT d[8] (1669:1669:1669) (1529:1529:1529))
        (PORT d[9] (1255:1255:1255) (1116:1116:1116))
        (PORT clk (2442:2442:2442) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (1781:1781:1781))
        (PORT clk (2442:2442:2442) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2467:2467:2467))
        (PORT d[0] (2641:2641:2641) (2413:2413:2413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (875:875:875) (756:756:756))
        (PORT d[1] (1020:1020:1020) (946:946:946))
        (PORT d[2] (1724:1724:1724) (1574:1574:1574))
        (PORT d[3] (1719:1719:1719) (1546:1546:1546))
        (PORT d[4] (1335:1335:1335) (1213:1213:1213))
        (PORT d[5] (1349:1349:1349) (1242:1242:1242))
        (PORT d[6] (1303:1303:1303) (1187:1187:1187))
        (PORT d[7] (1302:1302:1302) (1193:1193:1193))
        (PORT d[8] (1362:1362:1362) (1244:1244:1244))
        (PORT d[9] (1308:1308:1308) (1125:1125:1125))
        (PORT clk (2398:2398:2398) (2375:2375:2375))
        (PORT stall (1705:1705:1705) (1990:1990:1990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD stall (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2375:2375:2375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2368:2368:2368))
        (PORT ena (2003:2003:2003) (1800:1800:1800))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (SETUP ena (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
      (HOLD ena (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (939:939:939) (877:877:877))
        (PORT datac (308:308:308) (374:374:374))
        (PORT datad (354:354:354) (421:421:421))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|SLOE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2100:2100:2100) (2065:2065:2065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|SLRD)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT asdata (898:898:898) (855:855:855))
        (PORT clrn (2100:2100:2100) (2065:2065:2065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|SLCS)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT asdata (732:732:732) (796:796:796))
        (PORT clrn (2100:2100:2100) (2065:2065:2065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ena_reg")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl_e_SCLK.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (318:318:318) (312:312:312))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (178:178:178) (178:178:178))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (107:107:107))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ena_reg")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl_e_SCLK.extena1_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (303:303:303) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (107:107:107))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (839:839:839) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (839:839:839) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (839:839:839) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1476:1476:1476) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (459:459:459))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (499:499:499))
        (PORT datab (416:416:416) (491:491:491))
        (PORT datac (362:362:362) (454:454:454))
        (PORT datad (332:332:332) (399:399:399))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (PORT datac (3086:3086:3086) (3600:3600:3600))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (3087:3087:3087) (3597:3597:3597))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (3712:3712:3712) (4272:4272:4272))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (3085:3085:3085) (3600:3600:3600))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (399:399:399))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (3712:3712:3712) (4272:4272:4272))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (397:397:397))
        (PORT datac (3091:3091:3091) (3601:3601:3601))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (384:384:384))
        (PORT datac (3089:3089:3089) (3602:3602:3602))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (3039:3039:3039) (3551:3551:3551))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (4168:4168:4168) (3704:3704:3704))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (385:385:385))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (4168:4168:4168) (3704:3704:3704))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3126:3126:3126) (3647:3647:3647))
        (PORT datab (328:328:328) (384:384:384))
        (PORT datad (527:527:527) (501:501:501))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (418:418:418))
        (PORT datab (344:344:344) (398:398:398))
        (PORT datad (965:965:965) (873:873:873))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (3712:3712:3712) (4272:4272:4272))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (420:420:420))
        (PORT datab (331:331:331) (389:389:389))
        (PORT datac (3086:3086:3086) (3598:3598:3598))
        (PORT datad (968:968:968) (876:876:876))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (3074:3074:3074) (3592:3592:3592))
        (PORT datac (564:564:564) (534:534:534))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (405:405:405))
        (PORT datab (1249:1249:1249) (1086:1086:1086))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (3424:3424:3424) (3903:3903:3903))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (467:467:467))
        (PORT datac (2802:2802:2802) (3245:3245:3245))
        (PORT datad (1210:1210:1210) (1048:1048:1048))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (356:356:356))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (3424:3424:3424) (3903:3903:3903))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (382:382:382))
        (PORT datac (2795:2795:2795) (3242:3242:3242))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (408:408:408))
        (PORT datac (2800:2800:2800) (3244:3244:3244))
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2046:2046:2046))
        (PORT asdata (4084:4084:4084) (4493:4493:4493))
        (PORT clrn (1565:1565:1565) (1597:1597:1597))
        (PORT ena (1644:1644:1644) (1536:1536:1536))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1565:1565:1565) (1597:1597:1597))
        (PORT ena (1644:1644:1644) (1536:1536:1536))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (480:480:480))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1565:1565:1565) (1597:1597:1597))
        (PORT ena (1644:1644:1644) (1536:1536:1536))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2046:2046:2046))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (1565:1565:1565) (1597:1597:1597))
        (PORT ena (1644:1644:1644) (1536:1536:1536))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (329:329:329) (386:386:386))
        (PORT datad (496:496:496) (480:480:480))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2046:2046:2046))
        (PORT asdata (710:710:710) (776:776:776))
        (PORT clrn (1565:1565:1565) (1597:1597:1597))
        (PORT ena (1644:1644:1644) (1536:1536:1536))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2046:2046:2046))
        (PORT asdata (700:700:700) (761:761:761))
        (PORT clrn (1565:1565:1565) (1597:1597:1597))
        (PORT ena (1644:1644:1644) (1536:1536:1536))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1565:1565:1565) (1597:1597:1597))
        (PORT ena (1644:1644:1644) (1536:1536:1536))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (349:349:349))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1565:1565:1565) (1597:1597:1597))
        (PORT ena (1644:1644:1644) (1536:1536:1536))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (393:393:393))
        (PORT datab (326:326:326) (384:384:384))
        (PORT datad (283:283:283) (342:342:342))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1565:1565:1565) (1597:1597:1597))
        (PORT ena (1644:1644:1644) (1536:1536:1536))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1565:1565:1565) (1597:1597:1597))
        (PORT ena (1644:1644:1644) (1536:1536:1536))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (432:432:432))
        (PORT datab (493:493:493) (425:425:425))
        (PORT datac (769:769:769) (686:686:686))
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1565:1565:1565) (1597:1597:1597))
        (PORT ena (1579:1579:1579) (1414:1414:1414))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (637:637:637))
        (PORT datab (370:370:370) (432:432:432))
        (PORT datac (1548:1548:1548) (1328:1328:1328))
        (PORT datad (801:801:801) (691:691:691))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (433:433:433))
        (PORT datab (492:492:492) (427:427:427))
        (PORT datac (768:768:768) (686:686:686))
        (PORT datad (295:295:295) (357:357:357))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1565:1565:1565) (1597:1597:1597))
        (PORT ena (1579:1579:1579) (1414:1414:1414))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1378:1378:1378))
        (PORT datab (370:370:370) (433:433:433))
        (PORT datac (1205:1205:1205) (1055:1055:1055))
        (PORT datad (890:890:890) (810:810:810))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (PORT sload (1438:1438:1438) (1358:1358:1358))
        (PORT ena (1466:1466:1466) (1294:1294:1294))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (498:498:498))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (PORT sload (1438:1438:1438) (1358:1358:1358))
        (PORT ena (1466:1466:1466) (1294:1294:1294))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (486:486:486))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (PORT sload (1438:1438:1438) (1358:1358:1358))
        (PORT ena (1466:1466:1466) (1294:1294:1294))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (488:488:488))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (PORT sload (1438:1438:1438) (1358:1358:1358))
        (PORT ena (1466:1466:1466) (1294:1294:1294))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datad (330:330:330) (396:396:396))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (PORT sload (1438:1438:1438) (1358:1358:1358))
        (PORT ena (1466:1466:1466) (1294:1294:1294))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (499:499:499))
        (PORT datac (365:365:365) (457:457:457))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (781:781:781))
        (PORT datab (419:419:419) (494:494:494))
        (PORT datac (483:483:483) (405:405:405))
        (PORT datad (349:349:349) (420:420:420))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4049:4049:4049) (4562:4562:4562))
        (PORT datab (1308:1308:1308) (1151:1151:1151))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1375:1375:1375))
        (PORT datab (2440:2440:2440) (2838:2838:2838))
        (PORT datac (293:293:293) (365:365:365))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1127:1127:1127))
        (PORT datad (820:820:820) (683:683:683))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2048:2048:2048))
        (PORT asdata (741:741:741) (808:808:808))
        (PORT clrn (1614:1614:1614) (1493:1493:1493))
        (PORT ena (996:996:996) (969:969:969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1623:1623:1623) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1435:1435:1435) (1324:1324:1324))
        (PORT datac (299:299:299) (362:362:362))
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (566:566:566))
        (PORT datab (1262:1262:1262) (1108:1108:1108))
        (PORT datac (232:232:232) (250:250:250))
        (PORT datad (912:912:912) (840:840:840))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1618:1618:1618) (1464:1464:1464))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1623:1623:1623) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1435:1435:1435) (1321:1321:1321))
        (PORT datac (518:518:518) (514:514:514))
        (PORT datad (301:301:301) (356:356:356))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1618:1618:1618) (1464:1464:1464))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1037:1037:1037) (960:960:960))
        (PORT datac (928:928:928) (881:881:881))
        (PORT datad (977:977:977) (919:919:919))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1129:1129:1129))
        (PORT datab (482:482:482) (417:417:417))
        (PORT datad (821:821:821) (684:684:684))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2048:2048:2048))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1614:1614:1614) (1493:1493:1493))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1129:1129:1129))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datac (316:316:316) (385:385:385))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1623:1623:1623) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1623:1623:1623) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT asdata (709:709:709) (773:773:773))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1623:1623:1623) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (398:398:398))
        (PORT datac (1159:1159:1159) (1044:1044:1044))
        (PORT datad (1374:1374:1374) (1280:1280:1280))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1618:1618:1618) (1464:1464:1464))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1623:1623:1623) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1435:1435:1435) (1324:1324:1324))
        (PORT datac (286:286:286) (352:352:352))
        (PORT datad (302:302:302) (357:357:357))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1618:1618:1618) (1464:1464:1464))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1435:1435:1435) (1328:1328:1328))
        (PORT datac (517:517:517) (499:499:499))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1618:1618:1618) (1464:1464:1464))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1435:1435:1435) (1321:1321:1321))
        (PORT datac (300:300:300) (363:363:363))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1618:1618:1618) (1464:1464:1464))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT asdata (712:712:712) (778:778:778))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1623:1623:1623) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1435:1435:1435) (1320:1320:1320))
        (PORT datac (287:287:287) (354:354:354))
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1618:1618:1618) (1464:1464:1464))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (877:877:877) (817:817:817))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2048:2048:2048))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1614:1614:1614) (1493:1493:1493))
        (PORT ena (996:996:996) (969:969:969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (393:393:393))
        (PORT datab (1435:1435:1435) (1320:1320:1320))
        (PORT datac (915:915:915) (865:865:865))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1618:1618:1618) (1464:1464:1464))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (PORT datab (1266:1266:1266) (1115:1115:1115))
        (PORT datac (237:237:237) (254:254:254))
        (PORT datad (880:880:880) (821:821:821))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (886:886:886))
        (PORT datab (1263:1263:1263) (1111:1111:1111))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1123:1123:1123))
        (PORT datab (1266:1266:1266) (1110:1110:1110))
        (PORT datac (314:314:314) (383:383:383))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (568:568:568))
        (PORT datab (268:268:268) (274:274:274))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2048:2048:2048))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1614:1614:1614) (1493:1493:1493))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2048:2048:2048))
        (PORT asdata (1332:1332:1332) (1275:1275:1275))
        (PORT clrn (1614:1614:1614) (1493:1493:1493))
        (PORT ena (996:996:996) (969:969:969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (860:860:860))
        (PORT datab (1439:1439:1439) (1327:1327:1327))
        (PORT datad (850:850:850) (803:803:803))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1972:1972:1972) (1812:1812:1812))
        (PORT ena (1618:1618:1618) (1464:1464:1464))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1040:1040:1040))
        (PORT datab (1037:1037:1037) (960:960:960))
        (PORT datac (927:927:927) (882:882:882))
        (PORT datad (976:976:976) (913:913:913))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1131:1131:1131))
        (PORT datab (880:880:880) (721:721:721))
        (PORT datad (822:822:822) (685:685:685))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2048:2048:2048))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1614:1614:1614) (1493:1493:1493))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1042:1042:1042))
        (PORT datab (1040:1040:1040) (966:966:966))
        (PORT datac (929:929:929) (887:887:887))
        (PORT datad (973:973:973) (914:914:914))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (992:992:992))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datad (476:476:476) (402:402:402))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2028:2028:2028) (2203:2203:2203))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (287:287:287) (353:353:353))
        (PORT datad (867:867:867) (769:769:769))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2654:2654:2654) (2328:2328:2328))
        (PORT clrn (1505:1505:1505) (1381:1381:1381))
        (PORT sload (1574:1574:1574) (1524:1524:1524))
        (PORT ena (1903:1903:1903) (1719:1719:1719))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (814:814:814))
        (PORT datab (1038:1038:1038) (961:961:961))
        (PORT datac (928:928:928) (882:882:882))
        (PORT datad (976:976:976) (914:914:914))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1051:1051:1051))
        (PORT datac (860:860:860) (782:782:782))
        (PORT datad (760:760:760) (611:611:611))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2049:2049:2049))
        (PORT asdata (4459:4459:4459) (4977:4977:4977))
        (PORT ena (1012:1012:1012) (982:982:982))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1012:1012:1012) (982:982:982))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1012:1012:1012) (982:982:982))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1012:1012:1012) (982:982:982))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1050:1050:1050))
        (PORT datab (914:914:914) (813:813:813))
        (PORT datac (859:859:859) (781:781:781))
        (PORT datad (759:759:759) (610:610:610))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (968:968:968) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (500:500:500))
        (PORT datab (417:417:417) (492:492:492))
        (PORT datac (363:363:363) (456:456:456))
        (PORT datad (349:349:349) (419:419:419))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (415:415:415) (494:494:494))
        (PORT datac (361:361:361) (456:456:456))
        (PORT datad (331:331:331) (397:397:397))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (469:469:469))
        (PORT datab (848:848:848) (733:733:733))
        (PORT datad (443:443:443) (383:383:383))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (497:497:497))
        (PORT datab (414:414:414) (490:490:490))
        (PORT datac (358:358:358) (452:452:452))
        (PORT datad (346:346:346) (418:418:418))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (497:497:497))
        (PORT datab (414:414:414) (488:488:488))
        (PORT datac (358:358:358) (451:451:451))
        (PORT datad (347:347:347) (417:417:417))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (675:675:675))
        (PORT datab (831:831:831) (661:661:661))
        (PORT datad (777:777:777) (696:696:696))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (968:968:968) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (683:683:683))
        (PORT datab (1163:1163:1163) (989:989:989))
        (PORT datad (482:482:482) (428:428:428))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (968:968:968) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (490:490:490))
        (PORT datab (410:410:410) (487:487:487))
        (PORT datac (350:350:350) (443:443:443))
        (PORT datad (347:347:347) (419:419:419))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (283:283:283))
        (PORT datab (551:551:551) (532:532:532))
        (PORT datac (362:362:362) (456:456:456))
        (PORT datad (331:331:331) (397:397:397))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (769:769:769))
        (PORT datab (541:541:541) (449:449:449))
        (PORT datad (481:481:481) (425:425:425))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (968:968:968) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (495:495:495))
        (PORT datab (413:413:413) (489:489:489))
        (PORT datac (356:356:356) (449:449:449))
        (PORT datad (348:348:348) (419:419:419))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (541:541:541))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (360:360:360) (454:454:454))
        (PORT datad (330:330:330) (396:396:396))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (473:473:473))
        (PORT datab (903:903:903) (770:770:770))
        (PORT datad (482:482:482) (409:409:409))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (854:854:854) (777:777:777))
        (PORT datad (962:962:962) (867:867:867))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT datab (658:658:658) (622:622:622))
        (PORT datac (858:858:858) (779:779:779))
        (PORT datad (965:965:965) (868:868:868))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2055:2055:2055))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (4251:4251:4251) (4687:4687:4687))
        (PORT sload (957:957:957) (1019:1019:1019))
        (PORT ena (968:968:968) (937:937:937))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2055:2055:2055))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT sload (957:957:957) (1019:1019:1019))
        (PORT ena (968:968:968) (937:937:937))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2055:2055:2055))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (700:700:700) (762:762:762))
        (PORT sload (957:957:957) (1019:1019:1019))
        (PORT ena (968:968:968) (937:937:937))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2055:2055:2055))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT sload (957:957:957) (1019:1019:1019))
        (PORT ena (968:968:968) (937:937:937))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2800:2800:2800) (3244:3244:3244))
        (PORT datad (356:356:356) (423:423:423))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (841:841:841))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (1555:1555:1555) (1334:1334:1334))
        (PORT datad (888:888:888) (805:805:805))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (386:386:386))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (973:973:973))
        (PORT datab (3074:3074:3074) (3592:3592:3592))
        (PORT datac (3834:3834:3834) (4244:4244:4244))
        (PORT datad (1114:1114:1114) (944:944:944))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (3073:3073:3073) (3592:3592:3592))
        (PORT datac (562:562:562) (533:533:533))
        (PORT datad (907:907:907) (821:821:821))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (706:706:706))
        (PORT datab (529:529:529) (433:433:433))
        (PORT datad (438:438:438) (373:373:373))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1219:1219:1219) (1162:1162:1162))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|cdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1382:1382:1382))
        (PORT datac (1257:1257:1257) (1158:1158:1158))
        (PORT datad (1599:1599:1599) (1431:1431:1431))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1193:1193:1193))
        (PORT datab (1627:1627:1627) (1463:1463:1463))
        (PORT datac (855:855:855) (776:776:776))
        (PORT datad (1564:1564:1564) (1342:1342:1342))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (286:286:286) (352:352:352))
        (PORT datad (1136:1136:1136) (947:947:947))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (413:413:413))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1382:1382:1382))
        (PORT datab (1641:1641:1641) (1470:1470:1470))
        (PORT datac (1257:1257:1257) (1159:1159:1159))
        (PORT datad (846:846:846) (759:759:759))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1198:1198:1198))
        (PORT datab (1268:1268:1268) (1176:1176:1176))
        (PORT datac (1584:1584:1584) (1404:1404:1404))
        (PORT datad (847:847:847) (765:765:765))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1383:1383:1383))
        (PORT datab (1264:1264:1264) (1171:1171:1171))
        (PORT datac (1247:1247:1247) (1151:1151:1151))
        (PORT datad (1585:1585:1585) (1422:1422:1422))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sdr)
    (DELAY
      (ABSOLUTE
        (PORT datab (1263:1263:1263) (1169:1169:1169))
        (PORT datac (1245:1245:1245) (1150:1150:1150))
        (PORT datad (1587:1587:1587) (1417:1417:1417))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (715:715:715))
        (PORT datab (546:546:546) (526:526:526))
        (PORT datac (514:514:514) (495:495:495))
        (PORT datad (538:538:538) (506:506:506))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (573:573:573))
        (PORT datab (551:551:551) (522:522:522))
        (PORT datac (498:498:498) (487:487:487))
        (PORT datad (533:533:533) (501:501:501))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (527:527:527))
        (PORT datab (866:866:866) (751:751:751))
        (PORT datac (814:814:814) (710:710:710))
        (PORT datad (519:519:519) (491:491:491))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (702:702:702))
        (PORT datab (543:543:543) (520:520:520))
        (PORT datac (551:551:551) (518:518:518))
        (PORT datad (539:539:539) (505:505:505))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (445:445:445) (380:380:380))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1121:1121:1121) (945:945:945))
        (PORT datac (1117:1117:1117) (935:935:935))
        (PORT datad (1098:1098:1098) (901:901:901))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (815:815:815))
        (PORT datab (299:299:299) (308:308:308))
        (PORT datad (714:714:714) (587:587:587))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (953:953:953) (933:933:933))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (570:570:570) (540:540:540))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (731:731:731) (796:796:796))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (403:403:403))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (954:954:954) (931:931:931))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (569:569:569) (540:540:540))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (731:731:731) (795:795:795))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (404:404:404))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (937:937:937) (918:918:918))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[5\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (551:551:551) (528:528:528))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (926:926:926) (923:923:923))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (531:531:531))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (733:733:733) (797:797:797))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (405:405:405))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (950:950:950) (934:934:934))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (548:548:548))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (929:929:929) (924:924:924))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[9\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (538:538:538))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (951:951:951) (936:936:936))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (550:550:550))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (733:733:733) (799:799:799))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (412:412:412))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1240:1240:1240) (1135:1135:1135))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[12\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (751:751:751))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (732:732:732) (796:796:796))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[13\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (412:412:412))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (953:953:953) (936:936:936))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[14\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (550:550:550))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (732:732:732) (798:798:798))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[15\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (412:412:412))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1216:1216:1216) (1123:1123:1123))
        (PORT sclr (1769:1769:1769) (1644:1644:1644))
        (PORT sload (1869:1869:1869) (1782:1782:1782))
        (PORT ena (1835:1835:1835) (1969:1969:1969))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (391:391:391))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (954:954:954) (933:933:933))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[17\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (571:571:571) (541:541:541))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (731:731:731) (796:796:796))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (403:403:403))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (955:955:955) (931:931:931))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[19\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (570:570:570) (541:541:541))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (732:732:732) (795:795:795))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (405:405:405))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (954:954:954) (932:932:932))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[21\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (570:570:570) (543:543:543))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (944:944:944) (941:941:941))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[22\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (561:561:561) (550:550:550))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (733:733:733) (797:797:797))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[23\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (406:406:406))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (951:951:951) (934:934:934))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[24\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (549:549:549))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (929:929:929) (924:924:924))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[25\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (539:539:539))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (934:934:934) (921:921:921))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[26\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (537:537:537))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[27\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (413:413:413))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[28\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (550:550:550))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[29\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (414:414:414))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[30\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (536:536:536))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[31\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (416:416:416))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (4181:4181:4181) (4612:4612:4612))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (732:732:732) (798:798:798))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (936:936:936) (921:921:921))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (732:732:732) (797:797:797))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (952:952:952) (935:935:935))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (733:733:733) (799:799:799))
        (PORT sclr (1439:1439:1439) (1376:1376:1376))
        (PORT sload (1910:1910:1910) (1792:1792:1792))
        (PORT ena (1473:1473:1473) (1529:1529:1529))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (743:743:743))
        (PORT datab (529:529:529) (510:510:510))
        (PORT datac (511:511:511) (492:492:492))
        (PORT datad (502:502:502) (483:483:483))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (562:562:562))
        (PORT datab (541:541:541) (521:521:521))
        (PORT datac (508:508:508) (489:489:489))
        (PORT datad (533:533:533) (501:501:501))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (738:738:738))
        (PORT datab (540:540:540) (517:517:517))
        (PORT datac (546:546:546) (512:512:512))
        (PORT datad (537:537:537) (504:504:504))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (557:557:557))
        (PORT datab (912:912:912) (777:777:777))
        (PORT datac (806:806:806) (706:706:706))
        (PORT datad (499:499:499) (480:480:480))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (270:270:270) (276:276:276))
        (PORT datac (224:224:224) (238:238:238))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (986:986:986))
        (PORT datab (1125:1125:1125) (950:950:950))
        (PORT datac (1121:1121:1121) (940:940:940))
        (PORT datad (1095:1095:1095) (897:897:897))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1041:1041:1041) (997:997:997))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (993:993:993))
        (PORT datab (1133:1133:1133) (938:938:938))
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1041:1041:1041) (997:997:997))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (406:406:406))
        (PORT datac (1089:1089:1089) (902:902:902))
        (PORT datad (1137:1137:1137) (942:942:942))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1041:1041:1041) (997:997:997))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (540:540:540))
        (PORT datac (1196:1196:1196) (991:991:991))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1152:1152:1152) (1173:1173:1173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (398:398:398))
        (PORT datac (1196:1196:1196) (994:994:994))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1152:1152:1152) (1173:1173:1173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (398:398:398))
        (PORT datac (1198:1198:1198) (995:995:995))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1152:1152:1152) (1173:1173:1173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1250:1250:1250) (1029:1029:1029))
        (PORT datac (284:284:284) (351:351:351))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1152:1152:1152) (1173:1173:1173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1250:1250:1250) (1025:1025:1025))
        (PORT datac (285:285:285) (351:351:351))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1152:1152:1152) (1173:1173:1173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1250:1250:1250) (1028:1028:1028))
        (PORT datac (288:288:288) (356:356:356))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1152:1152:1152) (1173:1173:1173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (408:408:408))
        (PORT datab (804:804:804) (714:714:714))
        (PORT datac (1089:1089:1089) (905:905:905))
        (PORT datad (1137:1137:1137) (948:948:948))
        (IOPATH dataa combout (435:435:435) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1041:1041:1041) (997:997:997))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (286:286:286) (352:352:352))
        (PORT datad (1136:1136:1136) (948:948:948))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1041:1041:1041) (997:997:997))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (286:286:286) (353:353:353))
        (PORT datad (1135:1135:1135) (946:946:946))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1041:1041:1041) (997:997:997))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (385:385:385))
        (PORT datad (1137:1137:1137) (942:942:942))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1041:1041:1041) (997:997:997))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4005:4005:4005) (4561:4561:4561))
        (PORT datab (947:947:947) (910:910:910))
        (PORT datac (1303:1303:1303) (1200:1200:1200))
        (PORT datad (1323:1323:1323) (1232:1232:1232))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1160:1160:1160) (953:953:953))
        (PORT datad (890:890:890) (801:801:801))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1004:1004:1004))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1242:1242:1242))
        (PORT datab (947:947:947) (907:907:907))
        (PORT datac (277:277:277) (340:340:340))
        (PORT datad (1321:1321:1321) (1229:1229:1229))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1004:1004:1004))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1241:1241:1241))
        (PORT datab (946:946:946) (909:909:909))
        (PORT datac (278:278:278) (342:342:342))
        (PORT datad (1324:1324:1324) (1233:1233:1233))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1004:1004:1004))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (542:542:542))
        (PORT datab (858:858:858) (730:730:730))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1004:1004:1004))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (397:397:397))
        (PORT datab (858:858:858) (734:734:734))
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1004:1004:1004))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (397:397:397))
        (PORT datab (861:861:861) (737:737:737))
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1004:1004:1004))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (858:858:858) (730:730:730))
        (PORT datac (284:284:284) (351:351:351))
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1004:1004:1004))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (860:860:860) (731:731:731))
        (PORT datac (286:286:286) (353:353:353))
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1004:1004:1004))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (394:394:394))
        (PORT datab (857:857:857) (732:732:732))
        (PORT datac (278:278:278) (342:342:342))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1004:1004:1004))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (547:547:547))
        (PORT datab (899:899:899) (767:767:767))
        (PORT datad (521:521:521) (487:487:487))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1210:1210:1210) (1107:1107:1107))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (903:903:903) (768:768:768))
        (PORT datac (288:288:288) (355:355:355))
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1210:1210:1210) (1107:1107:1107))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (892:892:892) (765:765:765))
        (PORT datac (287:287:287) (353:353:353))
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1210:1210:1210) (1107:1107:1107))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (893:893:893) (762:762:762))
        (PORT datac (759:759:759) (677:677:677))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1210:1210:1210) (1107:1107:1107))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (896:896:896) (767:767:767))
        (PORT datac (286:286:286) (353:353:353))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1210:1210:1210) (1107:1107:1107))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (707:707:707))
        (PORT datab (901:901:901) (767:767:767))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1210:1210:1210) (1107:1107:1107))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (900:900:900) (768:768:768))
        (PORT datac (277:277:277) (340:340:340))
        (PORT datad (297:297:297) (361:361:361))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1210:1210:1210) (1107:1107:1107))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (810:810:810))
        (PORT datab (1220:1220:1220) (1032:1032:1032))
        (PORT datac (852:852:852) (775:775:775))
        (PORT datad (1296:1296:1296) (1160:1160:1160))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2169:2169:2169) (2136:2136:2136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1397:1397:1397) (1246:1246:1246))
        (PORT datad (554:554:554) (528:528:528))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|reset_all)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3133:3133:3133) (2811:2811:2811))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2058:2058:2058))
        (PORT asdata (1309:1309:1309) (1245:1245:1245))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2438:2438:2438) (2201:2201:2201))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_setup_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1189:1189:1189))
        (PORT datab (1264:1264:1264) (1168:1168:1168))
        (PORT datac (1178:1178:1178) (1068:1068:1068))
        (PORT datad (1586:1586:1586) (1416:1416:1416))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[392\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2063:2063:2063))
        (PORT asdata (3890:3890:3890) (4233:4233:4233))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4411:4411:4411) (4010:4010:4010))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[391\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2063:2063:2063))
        (PORT asdata (712:712:712) (777:777:777))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4411:4411:4411) (4010:4010:4010))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[390\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[390\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4411:4411:4411) (4010:4010:4010))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[389\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (1709:1709:1709) (1577:1577:1577))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (3294:3294:3294) (3082:3082:3082))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[388\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[388\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (3294:3294:3294) (3082:3082:3082))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[387\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[387\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (3294:3294:3294) (3082:3082:3082))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[386\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (710:710:710) (775:775:775))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (3294:3294:3294) (3082:3082:3082))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[385\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (500:500:500) (485:485:485))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[385\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (3294:3294:3294) (3082:3082:3082))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[384\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (710:710:710) (776:776:776))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (3294:3294:3294) (3082:3082:3082))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[383\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2098:2098:2098))
        (PORT asdata (1366:1366:1366) (1268:1268:1268))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2885:2885:2885) (2717:2717:2717))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[382\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[382\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2885:2885:2885) (2717:2717:2717))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[381\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[381\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2885:2885:2885) (2717:2717:2717))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[380\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2098:2098:2098))
        (PORT asdata (712:712:712) (777:777:777))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2885:2885:2885) (2717:2717:2717))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[379\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (349:349:349))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[379\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2885:2885:2885) (2717:2717:2717))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[378\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[378\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2885:2885:2885) (2717:2717:2717))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[377\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2102:2102:2102))
        (PORT asdata (1204:1204:1204) (1117:1117:1117))
        (PORT clrn (2113:2113:2113) (2046:2046:2046))
        (PORT ena (2904:2904:2904) (2732:2732:2732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[376\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[376\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2113:2113:2113) (2046:2046:2046))
        (PORT ena (2904:2904:2904) (2732:2732:2732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[375\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[375\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2113:2113:2113) (2046:2046:2046))
        (PORT ena (2904:2904:2904) (2732:2732:2732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[374\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2102:2102:2102))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2113:2113:2113) (2046:2046:2046))
        (PORT ena (2904:2904:2904) (2732:2732:2732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[373\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[373\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2113:2113:2113) (2046:2046:2046))
        (PORT ena (2904:2904:2904) (2732:2732:2732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[372\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (500:500:500) (485:485:485))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[372\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2113:2113:2113) (2046:2046:2046))
        (PORT ena (2904:2904:2904) (2732:2732:2732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[371\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2097:2097:2097))
        (PORT asdata (1333:1333:1333) (1250:1250:1250))
        (PORT clrn (2108:2108:2108) (2041:2041:2041))
        (PORT ena (3266:3266:3266) (3023:3023:3023))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[370\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[370\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2108:2108:2108) (2041:2041:2041))
        (PORT ena (3266:3266:3266) (3023:3023:3023))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[369\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (347:347:347))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[369\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2108:2108:2108) (2041:2041:2041))
        (PORT ena (3266:3266:3266) (3023:3023:3023))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[368\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT asdata (1237:1237:1237) (1155:1155:1155))
        (PORT clrn (2109:2109:2109) (2041:2041:2041))
        (PORT ena (3294:3294:3294) (3070:3070:3070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[367\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT asdata (709:709:709) (774:774:774))
        (PORT clrn (2109:2109:2109) (2041:2041:2041))
        (PORT ena (3294:3294:3294) (3070:3070:3070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[366\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[366\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2109:2109:2109) (2041:2041:2041))
        (PORT ena (3294:3294:3294) (3070:3070:3070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[365\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT asdata (1327:1327:1327) (1225:1225:1225))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3731:3731:3731) (3447:3447:3447))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[364\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[364\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3731:3731:3731) (3447:3447:3447))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[363\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[363\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3731:3731:3731) (3447:3447:3447))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[362\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT asdata (711:711:711) (777:777:777))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3731:3731:3731) (3447:3447:3447))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[361\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (794:794:794) (700:700:700))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[361\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3731:3731:3731) (3447:3447:3447))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[360\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[360\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3731:3731:3731) (3447:3447:3447))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[359\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3731:3731:3731) (3447:3447:3447))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[358\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[358\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3731:3731:3731) (3447:3447:3447))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[357\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[357\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3731:3731:3731) (3447:3447:3447))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[356\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2102:2102:2102))
        (PORT asdata (1715:1715:1715) (1550:1550:1550))
        (PORT clrn (2113:2113:2113) (2045:2045:2045))
        (PORT ena (2918:2918:2918) (2728:2728:2728))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[355\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2102:2102:2102))
        (PORT asdata (977:977:977) (945:945:945))
        (PORT clrn (2113:2113:2113) (2045:2045:2045))
        (PORT ena (2918:2918:2918) (2728:2728:2728))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[354\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1101:1101:1101) (943:943:943))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[354\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2113:2113:2113) (2045:2045:2045))
        (PORT ena (2918:2918:2918) (2728:2728:2728))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[353\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT asdata (1579:1579:1579) (1402:1402:1402))
        (PORT clrn (2118:2118:2118) (2052:2052:2052))
        (PORT ena (2909:2909:2909) (2686:2686:2686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[352\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[352\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2118:2118:2118) (2052:2052:2052))
        (PORT ena (2909:2909:2909) (2686:2686:2686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[351\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT asdata (713:713:713) (779:779:779))
        (PORT clrn (2118:2118:2118) (2052:2052:2052))
        (PORT ena (2909:2909:2909) (2686:2686:2686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[350\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2120:2120:2120))
        (PORT asdata (1222:1222:1222) (1128:1128:1128))
        (PORT clrn (2116:2116:2116) (2049:2049:2049))
        (PORT ena (2910:2910:2910) (2704:2704:2704))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[349\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[349\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2120:2120:2120))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2049:2049:2049))
        (PORT ena (2910:2910:2910) (2704:2704:2704))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[348\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (498:498:498) (485:485:485))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[348\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2120:2120:2120))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2049:2049:2049))
        (PORT ena (2910:2910:2910) (2704:2704:2704))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[347\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2120:2120:2120))
        (PORT asdata (725:725:725) (787:787:787))
        (PORT clrn (2116:2116:2116) (2049:2049:2049))
        (PORT ena (2910:2910:2910) (2704:2704:2704))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[346\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2120:2120:2120))
        (PORT asdata (975:975:975) (946:946:946))
        (PORT clrn (2116:2116:2116) (2049:2049:2049))
        (PORT ena (2910:2910:2910) (2704:2704:2704))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[345\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT asdata (1907:1907:1907) (1748:1748:1748))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (3310:3310:3310) (3094:3094:3094))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[344\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2120:2120:2120))
        (PORT asdata (1920:1920:1920) (1739:1739:1739))
        (PORT clrn (2116:2116:2116) (2050:2050:2050))
        (PORT ena (3698:3698:3698) (3404:3404:3404))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[343\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1160:1160:1160) (983:983:983))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[343\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2120:2120:2120))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2050:2050:2050))
        (PORT ena (3698:3698:3698) (3404:3404:3404))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[342\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (358:358:358))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[342\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2120:2120:2120))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2050:2050:2050))
        (PORT ena (3698:3698:3698) (3404:3404:3404))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[341\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT asdata (1267:1267:1267) (1155:1155:1155))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (3469:3469:3469) (3225:3225:3225))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[340\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[340\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (3469:3469:3469) (3225:3225:3225))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[339\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[339\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (3469:3469:3469) (3225:3225:3225))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[338\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT asdata (938:938:938) (917:917:917))
        (PORT clrn (2118:2118:2118) (2052:2052:2052))
        (PORT ena (2909:2909:2909) (2686:2686:2686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[337\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[337\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2118:2118:2118) (2052:2052:2052))
        (PORT ena (2909:2909:2909) (2686:2686:2686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[336\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[336\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2118:2118:2118) (2052:2052:2052))
        (PORT ena (2909:2909:2909) (2686:2686:2686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[335\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2123:2123:2123))
        (PORT asdata (1282:1282:1282) (1172:1172:1172))
        (PORT clrn (2119:2119:2119) (2052:2052:2052))
        (PORT ena (3081:3081:3081) (2912:2912:2912))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[334\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[334\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2119:2119:2119) (2052:2052:2052))
        (PORT ena (3081:3081:3081) (2912:2912:2912))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[333\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (498:498:498) (479:479:479))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[333\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2119:2119:2119) (2052:2052:2052))
        (PORT ena (3081:3081:3081) (2912:2912:2912))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[332\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2123:2123:2123))
        (PORT asdata (710:710:710) (777:777:777))
        (PORT clrn (2119:2119:2119) (2052:2052:2052))
        (PORT ena (3081:3081:3081) (2912:2912:2912))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[331\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[331\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2119:2119:2119) (2052:2052:2052))
        (PORT ena (3081:3081:3081) (2912:2912:2912))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[330\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[330\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2119:2119:2119) (2052:2052:2052))
        (PORT ena (3081:3081:3081) (2912:2912:2912))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[329\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2103:2103:2103))
        (PORT asdata (1635:1635:1635) (1445:1445:1445))
        (PORT clrn (2114:2114:2114) (2046:2046:2046))
        (PORT ena (3396:3396:3396) (3155:3155:3155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[328\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2103:2103:2103))
        (PORT asdata (928:928:928) (911:911:911))
        (PORT clrn (2114:2114:2114) (2046:2046:2046))
        (PORT ena (3396:3396:3396) (3155:3155:3155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[327\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[327\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2103:2103:2103))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2114:2114:2114) (2046:2046:2046))
        (PORT ena (3396:3396:3396) (3155:3155:3155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[326\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2100:2100:2100))
        (PORT asdata (1249:1249:1249) (1140:1140:1140))
        (PORT clrn (2110:2110:2110) (2044:2044:2044))
        (PORT ena (3375:3375:3375) (3153:3153:3153))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[325\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (347:347:347))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[325\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2044:2044:2044))
        (PORT ena (3375:3375:3375) (3153:3153:3153))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[324\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (283:283:283) (342:342:342))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[324\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2044:2044:2044))
        (PORT ena (3375:3375:3375) (3153:3153:3153))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[323\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2100:2100:2100))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2110:2110:2110) (2044:2044:2044))
        (PORT ena (3375:3375:3375) (3153:3153:3153))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[322\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2100:2100:2100))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2110:2110:2110) (2044:2044:2044))
        (PORT ena (3375:3375:3375) (3153:3153:3153))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[321\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[321\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2044:2044:2044))
        (PORT ena (3375:3375:3375) (3153:3153:3153))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[320\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2104:2104:2104))
        (PORT asdata (1321:1321:1321) (1231:1231:1231))
        (PORT clrn (2114:2114:2114) (2047:2047:2047))
        (PORT ena (3384:3384:3384) (3170:3170:3170))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[319\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[319\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2114:2114:2114) (2047:2047:2047))
        (PORT ena (3384:3384:3384) (3170:3170:3170))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[318\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[318\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2114:2114:2114) (2047:2047:2047))
        (PORT ena (3384:3384:3384) (3170:3170:3170))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[317\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2104:2104:2104))
        (PORT asdata (712:712:712) (778:778:778))
        (PORT clrn (2114:2114:2114) (2047:2047:2047))
        (PORT ena (3384:3384:3384) (3170:3170:3170))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[316\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2104:2104:2104))
        (PORT asdata (921:921:921) (912:912:912))
        (PORT clrn (2114:2114:2114) (2047:2047:2047))
        (PORT ena (3384:3384:3384) (3170:3170:3170))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[315\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[315\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2114:2114:2114) (2047:2047:2047))
        (PORT ena (3384:3384:3384) (3170:3170:3170))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[314\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2104:2104:2104))
        (PORT asdata (942:942:942) (919:919:919))
        (PORT clrn (2115:2115:2115) (2048:2048:2048))
        (PORT ena (3416:3416:3416) (3207:3207:3207))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[313\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[313\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2115:2115:2115) (2048:2048:2048))
        (PORT ena (3416:3416:3416) (3207:3207:3207))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[312\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[312\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2115:2115:2115) (2048:2048:2048))
        (PORT ena (3416:3416:3416) (3207:3207:3207))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[311\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2104:2104:2104))
        (PORT asdata (709:709:709) (775:775:775))
        (PORT clrn (2115:2115:2115) (2048:2048:2048))
        (PORT ena (3416:3416:3416) (3207:3207:3207))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[310\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (498:498:498) (483:483:483))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[310\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2115:2115:2115) (2048:2048:2048))
        (PORT ena (3416:3416:3416) (3207:3207:3207))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[309\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (347:347:347))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[309\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2115:2115:2115) (2048:2048:2048))
        (PORT ena (3416:3416:3416) (3207:3207:3207))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[308\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (1363:1363:1363) (1287:1287:1287))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3504:3504:3504))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[307\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (928:928:928) (907:907:907))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3504:3504:3504))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[306\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (358:358:358))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[306\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3504:3504:3504))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[305\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2089:2089:2089))
        (PORT asdata (970:970:970) (944:944:944))
        (PORT clrn (2098:2098:2098) (2033:2033:2033))
        (PORT ena (3259:3259:3259) (3059:3059:3059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[304\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (498:498:498) (483:483:483))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[304\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2089:2089:2089))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2098:2098:2098) (2033:2033:2033))
        (PORT ena (3259:3259:3259) (3059:3059:3059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[303\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[303\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2089:2089:2089))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2098:2098:2098) (2033:2033:2033))
        (PORT ena (3259:3259:3259) (3059:3059:3059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[302\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2100:2100:2100))
        (PORT asdata (1285:1285:1285) (1209:1209:1209))
        (PORT clrn (2110:2110:2110) (2044:2044:2044))
        (PORT ena (3375:3375:3375) (3153:3153:3153))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[301\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[301\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2044:2044:2044))
        (PORT ena (3375:3375:3375) (3153:3153:3153))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[300\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[300\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2044:2044:2044))
        (PORT ena (3375:3375:3375) (3153:3153:3153))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[299\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2099:2099:2099))
        (PORT asdata (941:941:941) (933:933:933))
        (PORT clrn (2109:2109:2109) (2043:2043:2043))
        (PORT ena (2943:2943:2943) (2774:2774:2774))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[298\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[298\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2109:2109:2109) (2043:2043:2043))
        (PORT ena (2943:2943:2943) (2774:2774:2774))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[297\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[297\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2109:2109:2109) (2043:2043:2043))
        (PORT ena (2943:2943:2943) (2774:2774:2774))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[296\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT asdata (990:990:990) (958:958:958))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2907:2907:2907) (2748:2748:2748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[295\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT asdata (930:930:930) (910:910:910))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2907:2907:2907) (2748:2748:2748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[294\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT asdata (1227:1227:1227) (1141:1141:1141))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2907:2907:2907) (2748:2748:2748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:98\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2408:2408:2408) (1945:1945:1945))
        (PORT datab (562:562:562) (532:532:532))
        (PORT datad (1537:1537:1537) (1290:1290:1290))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_364\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2081:2081:2081))
        (PORT asdata (2784:2784:2784) (2330:2330:2330))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:98\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (2363:2363:2363) (1906:1906:1906))
        (PORT datad (746:746:746) (668:668:668))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:98\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (944:944:944) (865:865:865))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_292\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2051:2051:2051))
        (PORT asdata (1652:1652:1652) (1499:1499:1499))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[293\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (1580:1580:1580) (1462:1462:1462))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (3643:3643:3643) (3467:3467:3467))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[292\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[292\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (3643:3643:3643) (3467:3467:3467))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[291\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[291\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (3643:3643:3643) (3467:3467:3467))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[290\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (710:710:710) (775:775:775))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (3643:3643:3643) (3467:3467:3467))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[289\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (712:712:712) (779:779:779))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (3643:3643:3643) (3467:3467:3467))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[288\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (283:283:283) (342:342:342))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[288\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (3643:3643:3643) (3467:3467:3467))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[287\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (712:712:712) (777:777:777))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (3643:3643:3643) (3467:3467:3467))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[286\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[286\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (3643:3643:3643) (3467:3467:3467))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[285\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (3643:3643:3643) (3467:3467:3467))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:95\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datab (329:329:329) (386:386:386))
        (PORT datad (299:299:299) (354:354:354))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:95\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1032:1032:1032))
        (PORT datab (482:482:482) (414:414:414))
        (PORT datac (528:528:528) (513:513:513))
        (PORT datad (288:288:288) (348:348:348))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:95\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT asdata (2811:2811:2811) (2566:2566:2566))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_397\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2052:2052:2052))
        (PORT asdata (3034:3034:3034) (2761:2761:2761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:96\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3007:3007:3007) (2610:2610:2610))
        (PORT datab (329:329:329) (385:385:385))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:96\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (394:394:394))
        (PORT datab (879:879:879) (796:796:796))
        (PORT datac (2964:2964:2964) (2572:2572:2572))
        (PORT datad (436:436:436) (369:369:369))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:96\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1172:1172:1172) (1022:1022:1022))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:97\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datab (349:349:349) (405:405:405))
        (PORT datad (284:284:284) (341:341:341))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_367\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2081:2081:2081))
        (PORT asdata (1580:1580:1580) (1466:1466:1466))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:97\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (419:419:419))
        (PORT datab (353:353:353) (410:410:410))
        (PORT datac (1132:1132:1132) (1000:1000:1000))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:97\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1015:1015:1015))
        (PORT datab (319:319:319) (373:373:373))
        (PORT datac (274:274:274) (337:337:337))
        (PORT datad (276:276:276) (331:331:331))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2079:2079:2079))
        (PORT asdata (1260:1260:1260) (1169:1169:1169))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_259\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2066:2066:2066))
        (PORT asdata (1624:1624:1624) (1481:1481:1481))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[284\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (1597:1597:1597) (1438:1438:1438))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (3511:3511:3511) (3266:3266:3266))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[283\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (785:785:785) (715:715:715))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[283\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (3511:3511:3511) (3266:3266:3266))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[282\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[282\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (3511:3511:3511) (3266:3266:3266))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[281\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2121:2121:2121))
        (PORT asdata (1629:1629:1629) (1560:1560:1560))
        (PORT clrn (2117:2117:2117) (2050:2050:2050))
        (PORT ena (3461:3461:3461) (3206:3206:3206))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[280\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2121:2121:2121))
        (PORT asdata (933:933:933) (913:913:913))
        (PORT clrn (2117:2117:2117) (2050:2050:2050))
        (PORT ena (3461:3461:3461) (3206:3206:3206))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[279\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (348:348:348))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[279\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2117:2117:2117) (2050:2050:2050))
        (PORT ena (3461:3461:3461) (3206:3206:3206))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[278\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2084:2084:2084))
        (PORT asdata (1680:1680:1680) (1555:1555:1555))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3825:3825:3825) (3577:3577:3577))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[277\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[277\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3825:3825:3825) (3577:3577:3577))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[276\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[276\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3825:3825:3825) (3577:3577:3577))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:92\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1098:1098:1098))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (298:298:298) (354:354:354))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:92\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (712:712:712))
        (PORT datab (477:477:477) (411:411:411))
        (PORT datac (1202:1202:1202) (1059:1059:1059))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:92\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (804:804:804) (716:716:716))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_295\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT asdata (2265:2265:2265) (1958:1958:1958))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:94\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1385:1385:1385))
        (PORT datab (367:367:367) (429:429:429))
        (PORT datad (1148:1148:1148) (987:987:987))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:94\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (524:524:524))
        (PORT datab (271:271:271) (277:277:277))
        (PORT datac (1841:1841:1841) (1536:1536:1536))
        (PORT datad (786:786:786) (715:715:715))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:94\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[275\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (940:940:940) (921:921:921))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3843:3843:3843) (3582:3582:3582))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (872:872:872) (799:799:799))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_262\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2066:2066:2066))
        (PORT asdata (1010:1010:1010) (992:992:992))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[274\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (347:347:347))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[274\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3843:3843:3843) (3582:3582:3582))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[273\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (348:348:348))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[273\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3843:3843:3843) (3582:3582:3582))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:91\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (412:412:412))
        (PORT datab (324:324:324) (381:381:381))
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:91\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datab (580:580:580) (528:528:528))
        (PORT datac (698:698:698) (562:562:562))
        (PORT datad (310:310:310) (369:369:369))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:91\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1576:1576:1576) (1460:1460:1460))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2103:2103:2103))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_298\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2103:2103:2103))
        (PORT asdata (759:759:759) (833:833:833))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:93\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datab (380:380:380) (445:445:445))
        (PORT datad (509:509:509) (491:491:491))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:93\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (723:723:723))
        (PORT datab (381:381:381) (446:446:446))
        (PORT datac (504:504:504) (489:489:489))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:93\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2103:2103:2103))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (536:536:536))
        (PORT datab (952:952:952) (845:845:845))
        (PORT datac (274:274:274) (337:337:337))
        (PORT datad (1550:1550:1550) (1334:1334:1334))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1150:1150:1150) (950:950:950))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:100\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datab (350:350:350) (407:407:407))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_358\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT asdata (1677:1677:1677) (1525:1525:1525))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:100\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (416:416:416))
        (PORT datab (351:351:351) (409:409:409))
        (PORT datac (1252:1252:1252) (1083:1083:1083))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:100\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2082:2082:2082))
        (PORT asdata (2010:2010:2010) (1794:1794:1794))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_361\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2082:2082:2082))
        (PORT asdata (1674:1674:1674) (1488:1488:1488))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:99\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (541:541:541))
        (PORT datab (585:585:585) (564:564:564))
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:99\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (546:546:546))
        (PORT datab (481:481:481) (412:412:412))
        (PORT datac (1249:1249:1249) (1067:1067:1067))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:99\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1589:1589:1589) (1337:1337:1337))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:102\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (567:567:567))
        (PORT datab (367:367:367) (429:429:429))
        (PORT datad (497:497:497) (483:483:483))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_352\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT asdata (947:947:947) (929:929:929))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:102\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (370:370:370) (432:432:432))
        (PORT datac (278:278:278) (341:341:341))
        (PORT datad (1077:1077:1077) (920:920:920))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:102\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[101\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1570:1570:1570) (1323:1323:1323))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_355\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT asdata (2272:2272:2272) (1957:1957:1957))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:101\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1089:1089:1089))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:101\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1088:1088:1088))
        (PORT datab (847:847:847) (759:759:759))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (499:499:499) (484:484:484))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:101\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1011:1011:1011))
        (PORT datab (929:929:929) (815:815:815))
        (PORT datac (1165:1165:1165) (986:986:986))
        (PORT datad (906:906:906) (800:800:800))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (806:806:806) (745:745:745))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[272\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (1212:1212:1212) (1121:1121:1121))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3309:3309:3309) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[271\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (708:708:708) (773:773:773))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3309:3309:3309) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[270\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[270\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3309:3309:3309) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[269\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (941:941:941) (920:920:920))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3299:3299:3299) (3095:3095:3095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[268\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[268\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3299:3299:3299) (3095:3095:3095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[267\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (347:347:347))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[267\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3299:3299:3299) (3095:3095:3095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[266\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2094:2094:2094))
        (PORT asdata (1316:1316:1316) (1239:1239:1239))
        (PORT clrn (2103:2103:2103) (2038:2038:2038))
        (PORT ena (2908:2908:2908) (2749:2749:2749))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[265\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[265\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2103:2103:2103) (2038:2038:2038))
        (PORT ena (2908:2908:2908) (2749:2749:2749))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[264\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[264\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2103:2103:2103) (2038:2038:2038))
        (PORT ena (2908:2908:2908) (2749:2749:2749))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:88\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1121:1121:1121))
        (PORT datab (800:800:800) (719:719:719))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_271\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2065:2065:2065))
        (PORT asdata (2005:2005:2005) (1792:1792:1792))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:88\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1123:1123:1123))
        (PORT datab (798:798:798) (638:638:638))
        (PORT datac (874:874:874) (792:792:792))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:88\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[263\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2094:2094:2094))
        (PORT asdata (1230:1230:1230) (1126:1126:1126))
        (PORT clrn (2103:2103:2103) (2038:2038:2038))
        (PORT ena (2908:2908:2908) (2749:2749:2749))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[262\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[262\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2103:2103:2103) (2038:2038:2038))
        (PORT ena (2908:2908:2908) (2749:2749:2749))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[261\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2094:2094:2094))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2103:2103:2103) (2038:2038:2038))
        (PORT ena (2908:2908:2908) (2749:2749:2749))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:87\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (539:539:539))
        (PORT datab (327:327:327) (385:385:385))
        (PORT datad (851:851:851) (766:766:766))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_274\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2065:2065:2065))
        (PORT asdata (1617:1617:1617) (1443:1443:1443))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:87\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (885:885:885))
        (PORT datab (329:329:329) (386:386:386))
        (PORT datac (853:853:853) (782:782:782))
        (PORT datad (854:854:854) (766:766:766))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:87\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2079:2079:2079))
        (PORT asdata (1219:1219:1219) (1136:1136:1136))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_265\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2064:2064:2064))
        (PORT asdata (1624:1624:1624) (1481:1481:1481))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:90\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (541:541:541))
        (PORT datab (1250:1250:1250) (1090:1090:1090))
        (PORT datad (283:283:283) (342:342:342))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:90\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (384:384:384))
        (PORT datab (1252:1252:1252) (1092:1092:1092))
        (PORT datac (287:287:287) (353:353:353))
        (PORT datad (444:444:444) (385:385:385))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:90\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1111:1111:1111) (962:962:962))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:89\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (572:572:572))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datad (852:852:852) (762:762:762))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_268\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2065:2065:2065))
        (PORT asdata (1268:1268:1268) (1189:1189:1189))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:89\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (422:422:422))
        (PORT datab (910:910:910) (776:776:776))
        (PORT datac (844:844:844) (764:764:764))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:89\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (378:378:378))
        (PORT datab (316:316:316) (371:371:371))
        (PORT datac (838:838:838) (767:767:767))
        (PORT datad (865:865:865) (786:786:786))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1068:1068:1068))
        (PORT datab (1102:1102:1102) (903:903:903))
        (PORT datac (446:446:446) (380:380:380))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[260\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (1326:1326:1326) (1237:1237:1237))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3439:3439:3439))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[259\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (795:795:795) (701:701:701))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[259\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3439:3439:3439))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[258\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (494:494:494) (486:486:486))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[258\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3439:3439:3439))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[257\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (1297:1297:1297) (1175:1175:1175))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3673:3673:3673) (3406:3406:3406))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[256\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (481:481:481))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[256\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3673:3673:3673) (3406:3406:3406))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[255\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[255\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3673:3673:3673) (3406:3406:3406))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[254\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT asdata (937:937:937) (916:916:916))
        (PORT clrn (2093:2093:2093) (2027:2027:2027))
        (PORT ena (3677:3677:3677) (3402:3402:3402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[253\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[253\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2027:2027:2027))
        (PORT ena (3677:3677:3677) (3402:3402:3402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[252\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[252\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2027:2027:2027))
        (PORT ena (3677:3677:3677) (3402:3402:3402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[251\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT asdata (1326:1326:1326) (1234:1234:1234))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (3665:3665:3665) (3395:3395:3395))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[250\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT asdata (927:927:927) (909:909:909))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (3665:3665:3665) (3395:3395:3395))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[249\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[249\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (3665:3665:3665) (3395:3395:3395))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[248\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT asdata (1270:1270:1270) (1190:1190:1190))
        (PORT clrn (2093:2093:2093) (2027:2027:2027))
        (PORT ena (3677:3677:3677) (3402:3402:3402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[247\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT asdata (709:709:709) (773:773:773))
        (PORT clrn (2093:2093:2093) (2027:2027:2027))
        (PORT ena (3677:3677:3677) (3402:3402:3402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[246\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (348:348:348))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[246\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2027:2027:2027))
        (PORT ena (3677:3677:3677) (3402:3402:3402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[245\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (1669:1669:1669) (1523:1523:1523))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3789:3789:3789) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[244\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3789:3789:3789) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[243\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[243\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3789:3789:3789) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[242\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (712:712:712) (777:777:777))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3789:3789:3789) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[241\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (348:348:348))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[241\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3789:3789:3789) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[240\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[240\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3789:3789:3789) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[239\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (1542:1542:1542) (1401:1401:1401))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4216:4216:4216) (3915:3915:3915))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[238\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (932:932:932) (909:909:909))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4216:4216:4216) (3915:3915:3915))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[237\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (349:349:349))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[237\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4216:4216:4216) (3915:3915:3915))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[236\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (1907:1907:1907) (1722:1722:1722))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (3701:3701:3701) (3397:3397:3397))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[235\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[235\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (3701:3701:3701) (3397:3397:3397))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[234\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (926:926:926) (907:907:907))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (3701:3701:3701) (3397:3397:3397))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[233\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (921:921:921) (903:903:903))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3673:3673:3673) (3406:3406:3406))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[232\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[232\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3673:3673:3673) (3406:3406:3406))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[231\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[231\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3673:3673:3673) (3406:3406:3406))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[230\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (1356:1356:1356) (1284:1284:1284))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4415:4415:4415) (4003:4003:4003))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[229\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT asdata (1338:1338:1338) (1237:1237:1237))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (3640:3640:3640) (3383:3383:3383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[228\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (358:358:358))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[228\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (3640:3640:3640) (3383:3383:3383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[227\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (1263:1263:1263) (1189:1189:1189))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4415:4415:4415) (4003:4003:4003))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[226\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (350:350:350))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[226\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4415:4415:4415) (4003:4003:4003))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[225\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[225\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4415:4415:4415) (4003:4003:4003))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[224\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT asdata (1282:1282:1282) (1192:1192:1192))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4063:4063:4063) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[223\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (347:347:347))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[223\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4063:4063:4063) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[222\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT asdata (934:934:934) (916:916:916))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4063:4063:4063) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[221\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2055:2055:2055))
        (PORT asdata (1260:1260:1260) (1145:1145:1145))
        (PORT clrn (2066:2066:2066) (1998:1998:1998))
        (PORT ena (4122:4122:4122) (3815:3815:3815))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[220\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2055:2055:2055))
        (PORT asdata (923:923:923) (916:916:916))
        (PORT clrn (2066:2066:2066) (1998:1998:1998))
        (PORT ena (4122:4122:4122) (3815:3815:3815))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[219\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (358:358:358))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[219\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2055:2055:2055))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2066:2066:2066) (1998:1998:1998))
        (PORT ena (4122:4122:4122) (3815:3815:3815))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[218\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT asdata (964:964:964) (930:930:930))
        (PORT clrn (2066:2066:2066) (1999:1999:1999))
        (PORT ena (4080:4080:4080) (3771:3771:3771))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[217\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[217\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2066:2066:2066) (1999:1999:1999))
        (PORT ena (4080:4080:4080) (3771:3771:3771))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[216\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[216\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2066:2066:2066) (1999:1999:1999))
        (PORT ena (4080:4080:4080) (3771:3771:3771))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[215\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT asdata (1283:1283:1283) (1198:1198:1198))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3727:3727:3727) (3482:3482:3482))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[214\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[214\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3727:3727:3727) (3482:3482:3482))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[213\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3727:3727:3727) (3482:3482:3482))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[212\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT asdata (940:940:940) (933:933:933))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3723:3723:3723) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[211\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT asdata (970:970:970) (938:938:938))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3723:3723:3723) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[210\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[210\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3723:3723:3723) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[209\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3723:3723:3723) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[208\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT asdata (932:932:932) (912:912:912))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3723:3723:3723) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[207\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (347:347:347))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[207\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3723:3723:3723) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[206\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT asdata (1628:1628:1628) (1498:1498:1498))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3723:3723:3723) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[205\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT asdata (1185:1185:1185) (1103:1103:1103))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3723:3723:3723) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[204\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (504:504:504) (492:492:492))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[204\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3723:3723:3723) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[203\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT asdata (1320:1320:1320) (1225:1225:1225))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3724:3724:3724) (3469:3469:3469))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[202\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT asdata (711:711:711) (777:777:777))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3724:3724:3724) (3469:3469:3469))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[201\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[201\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3724:3724:3724) (3469:3469:3469))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[200\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT asdata (708:708:708) (773:773:773))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3724:3724:3724) (3469:3469:3469))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[199\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (502:502:502) (491:491:491))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[199\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3724:3724:3724) (3469:3469:3469))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[198\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT asdata (974:974:974) (946:946:946))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3724:3724:3724) (3469:3469:3469))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[197\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT asdata (1187:1187:1187) (1108:1108:1108))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3724:3724:3724) (3469:3469:3469))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[196\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[196\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3724:3724:3724) (3469:3469:3469))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[195\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (502:502:502) (481:481:481))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[195\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3724:3724:3724) (3469:3469:3469))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[194\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT asdata (1325:1325:1325) (1235:1235:1235))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4008:4008:4008) (3701:3701:3701))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[193\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT asdata (1186:1186:1186) (1102:1102:1102))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4008:4008:4008) (3701:3701:3701))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[192\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[192\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4008:4008:4008) (3701:3701:3701))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[191\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT asdata (713:713:713) (780:780:780))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4008:4008:4008) (3701:3701:3701))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[190\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[190\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4008:4008:4008) (3701:3701:3701))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[189\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (505:505:505) (486:486:486))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[189\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4008:4008:4008) (3701:3701:3701))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[188\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT asdata (1581:1581:1581) (1451:1451:1451))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (3640:3640:3640) (3383:3383:3383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[187\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[187\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (3640:3640:3640) (3383:3383:3383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[186\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[186\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (3640:3640:3640) (3383:3383:3383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[185\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT asdata (1299:1299:1299) (1219:1219:1219))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3300:3300:3300) (3096:3096:3096))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[184\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (504:504:504) (488:488:488))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[184\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3300:3300:3300) (3096:3096:3096))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[183\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[183\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3300:3300:3300) (3096:3096:3096))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[182\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT asdata (1604:1604:1604) (1461:1461:1461))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3272:3272:3272) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[181\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[181\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3272:3272:3272) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[180\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[180\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3272:3272:3272) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[179\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT asdata (711:711:711) (775:775:775))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3272:3272:3272) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[178\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[178\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3272:3272:3272) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[177\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[177\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3272:3272:3272) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[176\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT asdata (708:708:708) (773:773:773))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3272:3272:3272) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[175\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT asdata (712:712:712) (776:776:776))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3272:3272:3272) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[174\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[174\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (3272:3272:3272) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[173\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT asdata (983:983:983) (951:951:951))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (3310:3310:3310) (3094:3094:3094))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[172\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT asdata (925:925:925) (912:912:912))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (3310:3310:3310) (3094:3094:3094))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[171\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[171\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (3310:3310:3310) (3094:3094:3094))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[170\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (1732:1732:1732) (1604:1604:1604))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (4134:4134:4134) (3845:3845:3845))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[169\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (920:920:920) (917:917:917))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (4134:4134:4134) (3845:3845:3845))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[168\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[168\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (4134:4134:4134) (3845:3845:3845))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[167\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (928:928:928) (911:911:911))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (4134:4134:4134) (3845:3845:3845))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[166\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (933:933:933) (914:914:914))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (4134:4134:4134) (3845:3845:3845))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[165\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT asdata (1270:1270:1270) (1191:1191:1191))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (4504:4504:4504) (4173:4173:4173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[164\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (4504:4504:4504) (4173:4173:4173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[163\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[163\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (4504:4504:4504) (4173:4173:4173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[162\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[162\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (4504:4504:4504) (4173:4173:4173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[161\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT asdata (709:709:709) (774:774:774))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (4504:4504:4504) (4173:4173:4173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[160\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[160\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (4504:4504:4504) (4173:4173:4173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[159\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[159\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (4504:4504:4504) (4173:4173:4173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[158\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (937:937:937) (915:915:915))
        (PORT clrn (2087:2087:2087) (2022:2022:2022))
        (PORT ena (4540:4540:4540) (4199:4199:4199))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[157\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (347:347:347))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[157\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2022:2022:2022))
        (PORT ena (4540:4540:4540) (4199:4199:4199))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[156\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[156\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2022:2022:2022))
        (PORT ena (4540:4540:4540) (4199:4199:4199))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[155\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (1268:1268:1268) (1185:1185:1185))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (4578:4578:4578) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[154\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (508:508:508) (479:479:479))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[154\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (4578:4578:4578) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[153\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1083:1083:1083) (925:925:925))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[153\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (4578:4578:4578) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[152\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT asdata (1378:1378:1378) (1269:1269:1269))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3687:3687:3687) (3458:3458:3458))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[151\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[151\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3687:3687:3687) (3458:3458:3458))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[150\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (503:503:503) (486:486:486))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[150\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3687:3687:3687) (3458:3458:3458))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[149\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT asdata (938:938:938) (923:923:923))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3687:3687:3687) (3458:3458:3458))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[148\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (498:498:498) (482:482:482))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[148\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3687:3687:3687) (3458:3458:3458))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[147\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[147\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3687:3687:3687) (3458:3458:3458))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[146\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3687:3687:3687) (3458:3458:3458))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[145\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (349:349:349))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[145\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3687:3687:3687) (3458:3458:3458))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[144\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (498:498:498) (486:486:486))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[144\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3687:3687:3687) (3458:3458:3458))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[143\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (979:979:979) (944:944:944))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (4188:4188:4188) (3927:3927:3927))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[142\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (934:934:934) (913:913:913))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (4188:4188:4188) (3927:3927:3927))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[141\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1552:1552:1552) (1316:1316:1316))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[141\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (4188:4188:4188) (3927:3927:3927))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[140\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT asdata (1315:1315:1315) (1237:1237:1237))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4179:4179:4179) (3914:3914:3914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[139\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1140:1140:1140) (959:959:959))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[139\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4179:4179:4179) (3914:3914:3914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[138\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[138\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4179:4179:4179) (3914:3914:3914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[137\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT asdata (926:926:926) (909:909:909))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4144:4144:4144) (3882:3882:3882))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[136\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT asdata (981:981:981) (950:950:950))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4144:4144:4144) (3882:3882:3882))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[135\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[135\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4144:4144:4144) (3882:3882:3882))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[134\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (961:961:961) (930:930:930))
        (PORT clrn (2073:2073:2073) (2006:2006:2006))
        (PORT ena (4238:4238:4238) (3936:3936:3936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[133\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (482:482:482))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[133\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2006:2006:2006))
        (PORT ena (4238:4238:4238) (3936:3936:3936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[132\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[132\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2006:2006:2006))
        (PORT ena (4238:4238:4238) (3936:3936:3936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[131\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (712:712:712) (777:777:777))
        (PORT clrn (2073:2073:2073) (2006:2006:2006))
        (PORT ena (4238:4238:4238) (3936:3936:3936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2073:2073:2073) (2006:2006:2006))
        (PORT ena (4238:4238:4238) (3936:3936:3936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[129\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (893:893:893) (798:798:798))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4193:4193:4193) (3905:3905:3905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (725:725:725) (786:786:786))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4193:4193:4193) (3905:3905:3905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (919:919:919) (917:917:917))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4193:4193:4193) (3905:3905:3905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4193:4193:4193) (3905:3905:3905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (932:932:932) (909:909:909))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4193:4193:4193) (3905:3905:3905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (936:936:936) (915:915:915))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4193:4193:4193) (3905:3905:3905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[123\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (358:358:358))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4193:4193:4193) (3905:3905:3905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT asdata (1202:1202:1202) (1116:1116:1116))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (4153:4153:4153) (3875:3875:3875))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[121\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (482:482:482))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (4153:4153:4153) (3875:3875:3875))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[120\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (4153:4153:4153) (3875:3875:3875))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT asdata (971:971:971) (944:944:944))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4154:4154:4154) (3896:3896:3896))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[118\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (347:347:347))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4154:4154:4154) (3896:3896:3896))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[117\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4154:4154:4154) (3896:3896:3896))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT asdata (708:708:708) (773:773:773))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4154:4154:4154) (3896:3896:3896))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4154:4154:4154) (3896:3896:3896))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[114\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4154:4154:4154) (3896:3896:3896))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (1330:1330:1330) (1230:1230:1230))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (4223:4223:4223) (3953:3953:3953))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[112\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (283:283:283) (342:342:342))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (4223:4223:4223) (3953:3953:3953))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (710:710:710) (776:776:776))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (4223:4223:4223) (3953:3953:3953))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT asdata (1326:1326:1326) (1240:1240:1240))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4144:4144:4144) (3882:3882:3882))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[109\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4144:4144:4144) (3882:3882:3882))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4144:4144:4144) (3882:3882:3882))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4144:4144:4144) (3882:3882:3882))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4144:4144:4144) (3882:3882:3882))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4144:4144:4144) (3882:3882:3882))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (1325:1325:1325) (1260:1260:1260))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (4501:4501:4501) (4164:4164:4164))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (502:502:502) (486:486:486))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (4501:4501:4501) (4164:4164:4164))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (4501:4501:4501) (4164:4164:4164))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT asdata (2269:2269:2269) (1999:1999:1999))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4379:4379:4379) (3981:3981:3981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (510:510:510) (482:482:482))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4379:4379:4379) (3981:3981:3981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (347:347:347))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4379:4379:4379) (3981:3981:3981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2063:2063:2063))
        (PORT asdata (1613:1613:1613) (1461:1461:1461))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4412:4412:4412) (4019:4019:4019))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2063:2063:2063))
        (PORT asdata (919:919:919) (910:910:910))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4412:4412:4412) (4019:4019:4019))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4412:4412:4412) (4019:4019:4019))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2063:2063:2063))
        (PORT asdata (710:710:710) (775:775:775))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4412:4412:4412) (4019:4019:4019))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2063:2063:2063))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4412:4412:4412) (4019:4019:4019))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (818:818:818) (742:742:742))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4412:4412:4412) (4019:4019:4019))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT asdata (1721:1721:1721) (1620:1620:1620))
        (PORT clrn (2103:2103:2103) (2036:2036:2036))
        (PORT ena (3229:3229:3229) (3020:3020:3020))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2103:2103:2103) (2036:2036:2036))
        (PORT ena (3229:3229:3229) (3020:3020:3020))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1091:1091:1091) (937:937:937))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2103:2103:2103) (2036:2036:2036))
        (PORT ena (3229:3229:3229) (3020:3020:3020))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2092:2092:2092))
        (PORT asdata (988:988:988) (956:956:956))
        (PORT clrn (2102:2102:2102) (2036:2036:2036))
        (PORT ena (3308:3308:3308) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2102:2102:2102) (2036:2036:2036))
        (PORT ena (3308:3308:3308) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2102:2102:2102) (2036:2036:2036))
        (PORT ena (3308:3308:3308) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2092:2092:2092))
        (PORT asdata (1558:1558:1558) (1401:1401:1401))
        (PORT clrn (2102:2102:2102) (2036:2036:2036))
        (PORT ena (3308:3308:3308) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (492:492:492) (480:480:480))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2102:2102:2102) (2036:2036:2036))
        (PORT ena (3308:3308:3308) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2102:2102:2102) (2036:2036:2036))
        (PORT ena (3308:3308:3308) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (1330:1330:1330) (1246:1246:1246))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3983:3983:3983) (3656:3656:3656))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (806:806:806) (697:697:697))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3983:3983:3983) (3656:3656:3656))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3983:3983:3983) (3656:3656:3656))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT asdata (1362:1362:1362) (1247:1247:1247))
        (PORT clrn (2084:2084:2084) (2018:2018:2018))
        (PORT ena (3982:3982:3982) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2084:2084:2084) (2018:2018:2018))
        (PORT ena (3982:3982:3982) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2084:2084:2084) (2018:2018:2018))
        (PORT ena (3982:3982:3982) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT asdata (963:963:963) (928:928:928))
        (PORT clrn (2084:2084:2084) (2019:2019:2019))
        (PORT ena (3981:3981:3981) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT asdata (725:725:725) (786:786:786))
        (PORT clrn (2084:2084:2084) (2019:2019:2019))
        (PORT ena (3981:3981:3981) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2084:2084:2084) (2019:2019:2019))
        (PORT ena (3981:3981:3981) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (924:924:924) (906:906:906))
        (PORT clrn (2085:2085:2085) (2020:2020:2020))
        (PORT ena (3749:3749:3749) (3473:3473:3473))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2085:2085:2085) (2020:2020:2020))
        (PORT ena (3749:3749:3749) (3473:3473:3473))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2020:2020:2020))
        (PORT ena (3749:3749:3749) (3473:3473:3473))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2085:2085:2085) (2020:2020:2020))
        (PORT ena (3749:3749:3749) (3473:3473:3473))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2020:2020:2020))
        (PORT ena (3749:3749:3749) (3473:3473:3473))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (497:497:497) (482:482:482))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2020:2020:2020))
        (PORT ena (3749:3749:3749) (3473:3473:3473))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (1375:1375:1375) (1262:1262:1262))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3983:3983:3983) (3656:3656:3656))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3983:3983:3983) (3656:3656:3656))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3983:3983:3983) (3656:3656:3656))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (963:963:963) (930:930:930))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (3724:3724:3724) (3465:3465:3465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (1240:1240:1240) (1130:1130:1130))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (3724:3724:3724) (3465:3465:3465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (1240:1240:1240) (1142:1142:1142))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (3724:3724:3724) (3465:3465:3465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (1699:1699:1699) (1596:1596:1596))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (4900:4900:4900) (4487:4487:4487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (4900:4900:4900) (4487:4487:4487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (4900:4900:4900) (4487:4487:4487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (933:933:933) (914:914:914))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (4900:4900:4900) (4487:4487:4487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (710:710:710) (775:775:775))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (4900:4900:4900) (4487:4487:4487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (483:483:483))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (4900:4900:4900) (4487:4487:4487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2054:2054:2054))
        (PORT asdata (1293:1293:1293) (1255:1255:1255))
        (PORT clrn (2065:2065:2065) (1998:1998:1998))
        (PORT ena (4164:4164:4164) (3850:3850:3850))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2054:2054:2054))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2065:2065:2065) (1998:1998:1998))
        (PORT ena (4164:4164:4164) (3850:3850:3850))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2054:2054:2054))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2065:2065:2065) (1998:1998:1998))
        (PORT ena (4164:4164:4164) (3850:3850:3850))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (1325:1325:1325) (1244:1244:1244))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4845:4845:4845) (4392:4392:4392))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4845:4845:4845) (4392:4392:4392))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (350:350:350))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4845:4845:4845) (4392:4392:4392))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT asdata (1194:1194:1194) (1111:1111:1111))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4328:4328:4328) (3960:3960:3960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4328:4328:4328) (3960:3960:3960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4328:4328:4328) (3960:3960:3960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT asdata (1286:1286:1286) (1211:1211:1211))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4505:4505:4505) (4172:4172:4172))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (792:792:792) (700:700:700))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4505:4505:4505) (4172:4172:4172))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT asdata (939:939:939) (919:919:919))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4505:4505:4505) (4172:4172:4172))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT asdata (932:932:932) (914:914:914))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4505:4505:4505) (4172:4172:4172))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT asdata (710:710:710) (775:775:775))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4505:4505:4505) (4172:4172:4172))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT asdata (985:985:985) (950:950:950))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4505:4505:4505) (4172:4172:4172))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (1281:1281:1281) (1211:1211:1211))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (4613:4613:4613) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (712:712:712) (777:777:777))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (4613:4613:4613) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (4613:4613:4613) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (710:710:710) (776:776:776))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (4613:4613:4613) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (497:497:497) (482:482:482))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (4613:4613:4613) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (506:506:506) (496:496:496))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4845:4845:4845) (4392:4392:4392))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4845:4845:4845) (4392:4392:4392))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4845:4845:4845) (4392:4392:4392))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4845:4845:4845) (4392:4392:4392))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT asdata (1356:1356:1356) (1249:1249:1249))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (4169:4169:4169) (3855:3855:3855))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (4169:4169:4169) (3855:3855:3855))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (4169:4169:4169) (3855:3855:3855))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT asdata (710:710:710) (773:773:773))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (4169:4169:4169) (3855:3855:3855))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT asdata (932:932:932) (911:911:911))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (4169:4169:4169) (3855:3855:3855))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (4169:4169:4169) (3855:3855:3855))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (1495:1495:1495) (1340:1340:1340))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (4501:4501:4501) (4164:4164:4164))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (920:920:920) (914:914:914))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (4501:4501:4501) (4164:4164:4164))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (4501:4501:4501) (4164:4164:4164))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (975:975:975) (939:939:939))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (4540:4540:4540) (4174:4174:4174))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (348:348:348))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (4540:4540:4540) (4174:4174:4174))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (4540:4540:4540) (4174:4174:4174))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (1668:1668:1668) (1546:1546:1546))
        (PORT clrn (2088:2088:2088) (2021:2021:2021))
        (PORT ena (3644:3644:3644) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (1250:1250:1250) (1159:1159:1159))
        (PORT clrn (2088:2088:2088) (2021:2021:2021))
        (PORT ena (3644:3644:3644) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2088:2088:2088) (2021:2021:2021))
        (PORT ena (3644:3644:3644) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (976:976:976) (942:942:942))
        (PORT clrn (2088:2088:2088) (2021:2021:2021))
        (PORT ena (3644:3644:3644) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1204:1204:1204) (1032:1032:1032))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (3640:3640:3640) (3383:3383:3383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (3640:3640:3640) (3383:3383:3383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (1555:1555:1555) (1387:1387:1387))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (3790:3790:3790) (3552:3552:3552))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (3790:3790:3790) (3552:3552:3552))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (3790:3790:3790) (3552:3552:3552))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (709:709:709) (774:774:774))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (3790:3790:3790) (3552:3552:3552))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (887:887:887) (802:802:802))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (3640:3640:3640) (3383:3383:3383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (790:790:790) (694:694:694))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (3640:3640:3640) (3383:3383:3383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT asdata (1539:1539:1539) (1388:1388:1388))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (3755:3755:3755) (3520:3520:3520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (3755:3755:3755) (3520:3520:3520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (3755:3755:3755) (3520:3520:3520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT asdata (939:939:939) (917:917:917))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (3798:3798:3798) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (498:498:498) (483:483:483))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (3798:3798:3798) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (3798:3798:3798) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT asdata (711:711:711) (777:777:777))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (3798:3798:3798) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT asdata (709:709:709) (773:773:773))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (3798:3798:3798) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (3798:3798:3798) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_2\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT asdata (710:710:710) (775:775:775))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (3798:3798:3798) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_2\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT asdata (923:923:923) (899:899:899))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (3798:3798:3798) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_2\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_2\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (3798:3798:3798) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_3\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT asdata (718:718:718) (787:787:787))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (3798:3798:3798) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT asdata (912:912:912) (908:908:908))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (3798:3798:3798) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (3798:3798:3798) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (520:520:520) (504:504:504))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (3755:3755:3755) (3520:3520:3520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_6\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (3755:3755:3755) (3520:3520:3520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_8\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT asdata (918:918:918) (899:899:899))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (3755:3755:3755) (3520:3520:3520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_8\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT asdata (1551:1551:1551) (1415:1415:1415))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (3755:3755:3755) (3520:3520:3520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_8\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_8\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (3755:3755:3755) (3520:3520:3520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_9\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT asdata (725:725:725) (786:786:786))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (3755:3755:3755) (3520:3520:3520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (916:916:916) (907:907:907))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (3790:3790:3790) (3552:3552:3552))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (492:492:492) (475:475:475))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (3790:3790:3790) (3552:3552:3552))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (358:358:358))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (3790:3790:3790) (3552:3552:3552))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_12\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (725:725:725) (786:786:786))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (3790:3790:3790) (3552:3552:3552))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (3790:3790:3790) (3552:3552:3552))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (837:837:837) (744:744:744))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (3790:3790:3790) (3552:3552:3552))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (3790:3790:3790) (3552:3552:3552))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_15\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (3790:3790:3790) (3552:3552:3552))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_17\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (1182:1182:1182) (1094:1094:1094))
        (PORT clrn (2088:2088:2088) (2021:2021:2021))
        (PORT ena (3644:3644:3644) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_17\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (701:701:701) (763:763:763))
        (PORT clrn (2088:2088:2088) (2021:2021:2021))
        (PORT ena (3644:3644:3644) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_17\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_17\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2088:2088:2088) (2021:2021:2021))
        (PORT ena (3644:3644:3644) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_18\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2088:2088:2088) (2021:2021:2021))
        (PORT ena (3644:3644:3644) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_20\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT clrn (2088:2088:2088) (2021:2021:2021))
        (PORT ena (3644:3644:3644) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_20\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (1203:1203:1203) (1119:1119:1119))
        (PORT clrn (2088:2088:2088) (2021:2021:2021))
        (PORT ena (3644:3644:3644) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_20\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_20\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2088:2088:2088) (2021:2021:2021))
        (PORT ena (3644:3644:3644) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_21\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (734:734:734) (799:799:799))
        (PORT clrn (2088:2088:2088) (2021:2021:2021))
        (PORT ena (3644:3644:3644) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (2073:2073:2073) (2008:2008:2008))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (4540:4540:4540) (4174:4174:4174))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (4540:4540:4540) (4174:4174:4174))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (4540:4540:4540) (4174:4174:4174))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_24\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (719:719:719) (789:789:789))
        (PORT clrn (2094:2094:2094) (2029:2029:2029))
        (PORT ena (4540:4540:4540) (4174:4174:4174))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_26\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (966:966:966) (938:938:938))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (4501:4501:4501) (4164:4164:4164))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_26\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (4501:4501:4501) (4164:4164:4164))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_26\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (928:928:928) (906:906:906))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (4501:4501:4501) (4164:4164:4164))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_27\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (732:732:732) (796:796:796))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (4501:4501:4501) (4164:4164:4164))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (1258:1258:1258) (1194:1194:1194))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4193:4193:4193) (3905:3905:3905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (489:489:489) (471:471:471))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4193:4193:4193) (3905:3905:3905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4193:4193:4193) (3905:3905:3905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_30\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (732:732:732) (796:796:796))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4193:4193:4193) (3905:3905:3905))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT asdata (1958:1958:1958) (1722:1722:1722))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4063:4063:4063) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (492:492:492) (477:477:477))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4063:4063:4063) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4063:4063:4063) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_33\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT asdata (721:721:721) (789:789:789))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4063:4063:4063) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (1588:1588:1588) (1396:1396:1396))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4415:4415:4415) (4003:4003:4003))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4415:4415:4415) (4003:4003:4003))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (512:512:512) (504:504:504))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4415:4415:4415) (4003:4003:4003))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_36\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (724:724:724) (786:786:786))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4415:4415:4415) (4003:4003:4003))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (702:702:702) (764:764:764))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4415:4415:4415) (4003:4003:4003))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4415:4415:4415) (4003:4003:4003))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (359:359:359))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4415:4415:4415) (4003:4003:4003))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_39\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (1627:1627:1627) (1472:1472:1472))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (3701:3701:3701) (3397:3397:3397))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_41\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (3701:3701:3701) (3397:3397:3397))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_41\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (1219:1219:1219) (1119:1119:1119))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (3701:3701:3701) (3397:3397:3397))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_41\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_41\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (3701:3701:3701) (3397:3397:3397))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_42\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (720:720:720) (790:790:790))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (3701:3701:3701) (3397:3397:3397))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_44\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (3701:3701:3701) (3397:3397:3397))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_44\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (918:918:918) (899:899:899))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (3701:3701:3701) (3397:3397:3397))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_44\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (1185:1185:1185) (1102:1102:1102))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (3701:3701:3701) (3397:3397:3397))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_45\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (720:720:720) (790:790:790))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (3701:3701:3701) (3397:3397:3397))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (1561:1561:1561) (1416:1416:1416))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (3646:3646:3646) (3390:3390:3390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (933:933:933) (926:926:926))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (3646:3646:3646) (3390:3390:3390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (923:923:923) (902:902:902))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (3646:3646:3646) (3390:3390:3390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (3646:3646:3646) (3390:3390:3390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (3646:3646:3646) (3390:3390:3390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (709:709:709) (774:774:774))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (3646:3646:3646) (3390:3390:3390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (919:919:919) (899:899:899))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (3646:3646:3646) (3390:3390:3390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (712:712:712) (779:779:779))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (3646:3646:3646) (3390:3390:3390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (3646:3646:3646) (3390:3390:3390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (711:711:711) (775:775:775))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (3646:3646:3646) (3390:3390:3390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (3646:3646:3646) (3390:3390:3390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (711:711:711) (777:777:777))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (3646:3646:3646) (3390:3390:3390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1523:1523:1523) (1270:1270:1270))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (3646:3646:3646) (3390:3390:3390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT asdata (1687:1687:1687) (1550:1550:1550))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4016:4016:4016) (3754:3754:3754))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (786:786:786) (686:686:686))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4016:4016:4016) (3754:3754:3754))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT asdata (709:709:709) (774:774:774))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4016:4016:4016) (3754:3754:3754))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4016:4016:4016) (3754:3754:3754))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT asdata (708:708:708) (771:771:771))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4016:4016:4016) (3754:3754:3754))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT asdata (1769:1769:1769) (1545:1545:1545))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4016:4016:4016) (3754:3754:3754))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4016:4016:4016) (3754:3754:3754))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4016:4016:4016) (3754:3754:3754))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT asdata (710:710:710) (775:775:775))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4016:4016:4016) (3754:3754:3754))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT asdata (912:912:912) (908:908:908))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4016:4016:4016) (3754:3754:3754))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT asdata (709:709:709) (775:775:775))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4016:4016:4016) (3754:3754:3754))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1508:1508:1508) (1280:1280:1280))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4187:4187:4187) (3926:3926:3926))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (935:935:935) (919:919:919))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4187:4187:4187) (3926:3926:3926))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2394:2394:2394) (1946:1946:1946))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4187:4187:4187) (3926:3926:3926))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (1283:1283:1283) (1189:1189:1189))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4187:4187:4187) (3926:3926:3926))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (1210:1210:1210) (1140:1140:1140))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4187:4187:4187) (3926:3926:3926))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (1282:1282:1282) (1168:1168:1168))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4187:4187:4187) (3926:3926:3926))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (964:964:964) (929:929:929))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4187:4187:4187) (3926:3926:3926))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (707:707:707) (771:771:771))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4187:4187:4187) (3926:3926:3926))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_48\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (487:487:487) (469:469:469))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_48\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4187:4187:4187) (3926:3926:3926))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT asdata (1913:1913:1913) (1709:1709:1709))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4379:4379:4379) (3981:3981:3981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (798:798:798) (693:693:693))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4379:4379:4379) (3981:3981:3981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4379:4379:4379) (3981:3981:3981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_51\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT asdata (721:721:721) (790:790:790))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4379:4379:4379) (3981:3981:3981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4379:4379:4379) (3981:3981:3981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (793:793:793) (689:689:689))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4379:4379:4379) (3981:3981:3981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (365:365:365))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4379:4379:4379) (3981:3981:3981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4379:4379:4379) (3981:3981:3981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_56\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT asdata (1942:1942:1942) (1719:1719:1719))
        (PORT clrn (2103:2103:2103) (2036:2036:2036))
        (PORT ena (3229:3229:3229) (3020:3020:3020))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_56\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1079:1079:1079) (909:909:909))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_56\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2103:2103:2103) (2036:2036:2036))
        (PORT ena (3229:3229:3229) (3020:3020:3020))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_56\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT asdata (929:929:929) (910:910:910))
        (PORT clrn (2103:2103:2103) (2036:2036:2036))
        (PORT ena (3229:3229:3229) (3020:3020:3020))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT asdata (718:718:718) (785:785:785))
        (PORT clrn (2103:2103:2103) (2036:2036:2036))
        (PORT ena (3229:3229:3229) (3020:3020:3020))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT asdata (700:700:700) (762:762:762))
        (PORT clrn (2103:2103:2103) (2036:2036:2036))
        (PORT ena (3229:3229:3229) (3020:3020:3020))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2103:2103:2103) (2036:2036:2036))
        (PORT ena (3229:3229:3229) (3020:3020:3020))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (796:796:796) (708:708:708))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2103:2103:2103) (2036:2036:2036))
        (PORT ena (3229:3229:3229) (3020:3020:3020))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_60\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2092:2092:2092))
        (PORT asdata (923:923:923) (918:918:918))
        (PORT clrn (2102:2102:2102) (2036:2036:2036))
        (PORT ena (3308:3308:3308) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2092:2092:2092))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT clrn (2102:2102:2102) (2036:2036:2036))
        (PORT ena (3308:3308:3308) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2092:2092:2092))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT clrn (2102:2102:2102) (2036:2036:2036))
        (PORT ena (3308:3308:3308) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2092:2092:2092))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2102:2102:2102) (2036:2036:2036))
        (PORT ena (3308:3308:3308) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_63\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2092:2092:2092))
        (PORT asdata (717:717:717) (786:786:786))
        (PORT clrn (2102:2102:2102) (2036:2036:2036))
        (PORT ena (3308:3308:3308) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (1685:1685:1685) (1555:1555:1555))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3983:3983:3983) (3656:3656:3656))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3983:3983:3983) (3656:3656:3656))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (347:347:347))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3983:3983:3983) (3656:3656:3656))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_66\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (360:360:360))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_66\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3983:3983:3983) (3656:3656:3656))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT asdata (1371:1371:1371) (1261:1261:1261))
        (PORT clrn (2084:2084:2084) (2018:2018:2018))
        (PORT ena (3982:3982:3982) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT clrn (2084:2084:2084) (2018:2018:2018))
        (PORT ena (3982:3982:3982) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (511:511:511) (491:491:491))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2084:2084:2084) (2018:2018:2018))
        (PORT ena (3982:3982:3982) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_69\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT asdata (928:928:928) (908:908:908))
        (PORT clrn (2084:2084:2084) (2018:2018:2018))
        (PORT ena (3982:3982:3982) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT asdata (917:917:917) (896:896:896))
        (PORT clrn (2084:2084:2084) (2019:2019:2019))
        (PORT ena (3981:3981:3981) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT asdata (924:924:924) (906:906:906))
        (PORT clrn (2084:2084:2084) (2019:2019:2019))
        (PORT ena (3981:3981:3981) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2084:2084:2084) (2019:2019:2019))
        (PORT ena (3981:3981:3981) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_72\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT asdata (731:731:731) (797:797:797))
        (PORT clrn (2084:2084:2084) (2019:2019:2019))
        (PORT ena (3981:3981:3981) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT clrn (2084:2084:2084) (2019:2019:2019))
        (PORT ena (3981:3981:3981) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT asdata (915:915:915) (904:904:904))
        (PORT clrn (2084:2084:2084) (2019:2019:2019))
        (PORT ena (3981:3981:3981) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2084:2084:2084) (2019:2019:2019))
        (PORT ena (3981:3981:3981) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_75\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT asdata (718:718:718) (786:786:786))
        (PORT clrn (2084:2084:2084) (2019:2019:2019))
        (PORT ena (3981:3981:3981) (3638:3638:3638))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (1284:1284:1284) (1163:1163:1163))
        (PORT clrn (2085:2085:2085) (2020:2020:2020))
        (PORT ena (3749:3749:3749) (3473:3473:3473))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (477:477:477))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2020:2020:2020))
        (PORT ena (3749:3749:3749) (3473:3473:3473))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2020:2020:2020))
        (PORT ena (3749:3749:3749) (3473:3473:3473))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_78\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (725:725:725) (786:786:786))
        (PORT clrn (2085:2085:2085) (2020:2020:2020))
        (PORT ena (3749:3749:3749) (3473:3473:3473))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (1300:1300:1300) (1204:1204:1204))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (3724:3724:3724) (3465:3465:3465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (925:925:925) (902:902:902))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (3724:3724:3724) (3465:3465:3465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (311:311:311) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (3724:3724:3724) (3465:3465:3465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_81\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (722:722:722) (783:783:783))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (3724:3724:3724) (3465:3465:3465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (700:700:700) (761:761:761))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (3724:3724:3724) (3465:3465:3465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (923:923:923) (904:904:904))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (3724:3724:3724) (3465:3465:3465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (3724:3724:3724) (3465:3465:3465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_84\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (3724:3724:3724) (3465:3465:3465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2054:2054:2054))
        (PORT asdata (1297:1297:1297) (1214:1214:1214))
        (PORT clrn (2065:2065:2065) (1998:1998:1998))
        (PORT ena (4164:4164:4164) (3850:3850:3850))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2054:2054:2054))
        (PORT asdata (700:700:700) (762:762:762))
        (PORT clrn (2065:2065:2065) (1998:1998:1998))
        (PORT ena (4164:4164:4164) (3850:3850:3850))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (515:515:515) (504:504:504))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2054:2054:2054))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2065:2065:2065) (1998:1998:1998))
        (PORT ena (4164:4164:4164) (3850:3850:3850))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_87\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2054:2054:2054))
        (PORT asdata (917:917:917) (910:910:910))
        (PORT clrn (2065:2065:2065) (1998:1998:1998))
        (PORT ena (4164:4164:4164) (3850:3850:3850))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2054:2054:2054))
        (PORT asdata (922:922:922) (898:898:898))
        (PORT clrn (2065:2065:2065) (1998:1998:1998))
        (PORT ena (4164:4164:4164) (3850:3850:3850))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (489:489:489) (476:476:476))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2054:2054:2054))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2065:2065:2065) (1998:1998:1998))
        (PORT ena (4164:4164:4164) (3850:3850:3850))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2054:2054:2054))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2065:2065:2065) (1998:1998:1998))
        (PORT ena (4164:4164:4164) (3850:3850:3850))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_90\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2054:2054:2054))
        (PORT asdata (734:734:734) (799:799:799))
        (PORT clrn (2065:2065:2065) (1998:1998:1998))
        (PORT ena (4164:4164:4164) (3850:3850:3850))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT asdata (1296:1296:1296) (1200:1200:1200))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4328:4328:4328) (3960:3960:3960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT asdata (925:925:925) (902:902:902))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4328:4328:4328) (3960:3960:3960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4328:4328:4328) (3960:3960:3960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_93\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4328:4328:4328) (3960:3960:3960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT asdata (702:702:702) (764:764:764))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4328:4328:4328) (3960:3960:3960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4328:4328:4328) (3960:3960:3960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4328:4328:4328) (3960:3960:3960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_96\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2062:2062:2062))
        (PORT asdata (719:719:719) (788:788:788))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4328:4328:4328) (3960:3960:3960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT asdata (1308:1308:1308) (1220:1220:1220))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4505:4505:4505) (4172:4172:4172))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (524:524:524) (492:492:492))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (4504:4504:4504) (4173:4173:4173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (4504:4504:4504) (4173:4173:4173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_99\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT asdata (984:984:984) (958:958:958))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4505:4505:4505) (4172:4172:4172))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4505:4505:4505) (4172:4172:4172))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4505:4505:4505) (4172:4172:4172))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4505:4505:4505) (4172:4172:4172))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_102\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4505:4505:4505) (4172:4172:4172))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (958:958:958) (925:925:925))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (4613:4613:4613) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (925:925:925) (903:903:903))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (4613:4613:4613) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (4613:4613:4613) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_105\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (732:732:732) (796:796:796))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (4613:4613:4613) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT asdata (702:702:702) (764:764:764))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (4613:4613:4613) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (4613:4613:4613) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2013:2013:2013))
        (PORT ena (4613:4613:4613) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_108\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (947:947:947) (939:939:939))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4845:4845:4845) (4392:4392:4392))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (702:702:702) (764:764:764))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4845:4845:4845) (4392:4392:4392))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4845:4845:4845) (4392:4392:4392))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (497:497:497) (482:482:482))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4845:4845:4845) (4392:4392:4392))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_111\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4845:4845:4845) (4392:4392:4392))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT asdata (1621:1621:1621) (1446:1446:1446))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (4169:4169:4169) (3855:3855:3855))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT asdata (923:923:923) (905:905:905))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (4169:4169:4169) (3855:3855:3855))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (4169:4169:4169) (3855:3855:3855))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_114\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT asdata (720:720:720) (789:789:789))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (4169:4169:4169) (3855:3855:3855))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT asdata (1903:1903:1903) (1647:1647:1647))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (4153:4153:4153) (3875:3875:3875))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT asdata (913:913:913) (903:903:903))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (4153:4153:4153) (3875:3875:3875))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (4153:4153:4153) (3875:3875:3875))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_117\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT asdata (953:953:953) (934:934:934))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (4153:4153:4153) (3875:3875:3875))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT asdata (700:700:700) (761:761:761))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (4153:4153:4153) (3875:3875:3875))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (4153:4153:4153) (3875:3875:3875))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (4153:4153:4153) (3875:3875:3875))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_120\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2077:2077:2077))
        (PORT asdata (722:722:722) (792:792:792))
        (PORT clrn (2087:2087:2087) (2021:2021:2021))
        (PORT ena (4153:4153:4153) (3875:3875:3875))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_122\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT asdata (919:919:919) (908:908:908))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4154:4154:4154) (3896:3896:3896))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_122\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_122\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4154:4154:4154) (3896:3896:3896))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_122\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_122\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4154:4154:4154) (3896:3896:3896))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_123\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2076:2076:2076))
        (PORT asdata (720:720:720) (788:788:788))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (PORT ena (4154:4154:4154) (3896:3896:3896))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_125\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (959:959:959) (927:927:927))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (4223:4223:4223) (3953:3953:3953))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_125\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (4223:4223:4223) (3953:3953:3953))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_125\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_125\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (4223:4223:4223) (3953:3953:3953))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_126\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (364:364:364))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_126\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (4223:4223:4223) (3953:3953:3953))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_128\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (928:928:928) (916:916:916))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (4223:4223:4223) (3953:3953:3953))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_128\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (1243:1243:1243) (1160:1160:1160))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (4223:4223:4223) (3953:3953:3953))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_128\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_128\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (4223:4223:4223) (3953:3953:3953))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_129\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (723:723:723) (793:793:793))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (4223:4223:4223) (3953:3953:3953))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (1351:1351:1351) (1276:1276:1276))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (4603:4603:4603) (4284:4284:4284))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (4603:4603:4603) (4284:4284:4284))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (4603:4603:4603) (4284:4284:4284))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_132\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (719:719:719) (786:786:786))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (4603:4603:4603) (4284:4284:4284))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (1190:1190:1190) (1105:1105:1105))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (4603:4603:4603) (4284:4284:4284))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (4603:4603:4603) (4284:4284:4284))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (4603:4603:4603) (4284:4284:4284))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_135\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (733:733:733) (798:798:798))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (4603:4603:4603) (4284:4284:4284))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (709:709:709) (774:774:774))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (4603:4603:4603) (4284:4284:4284))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (925:925:925) (903:903:903))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (4603:4603:4603) (4284:4284:4284))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (4603:4603:4603) (4284:4284:4284))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_138\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (717:717:717) (788:788:788))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (4603:4603:4603) (4284:4284:4284))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_140\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (1594:1594:1594) (1437:1437:1437))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (4900:4900:4900) (4487:4487:4487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_140\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (491:491:491) (476:476:476))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_140\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (4900:4900:4900) (4487:4487:4487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_140\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_140\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (4900:4900:4900) (4487:4487:4487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_141\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (720:720:720) (788:788:788))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (4900:4900:4900) (4487:4487:4487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_143\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (1306:1306:1306) (1203:1203:1203))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (4093:4093:4093) (3791:3791:3791))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_143\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (701:701:701) (763:763:763))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (4093:4093:4093) (3791:3791:3791))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_143\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_143\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (4093:4093:4093) (3791:3791:3791))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_144\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (921:921:921) (910:910:910))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (4093:4093:4093) (3791:3791:3791))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (891:891:891) (830:830:830))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (917:917:917) (908:908:908))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (710:710:710) (775:775:775))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (922:922:922) (898:898:898))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (712:712:712) (777:777:777))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (474:474:474))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (709:709:709) (774:774:774))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (1611:1611:1611) (1465:1465:1465))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3601:3601:3601) (3386:3386:3386))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (793:793:793) (686:686:686))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3601:3601:3601) (3386:3386:3386))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (1275:1275:1275) (1161:1161:1161))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3601:3601:3601) (3386:3386:3386))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (834:834:834) (742:742:742))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3601:3601:3601) (3386:3386:3386))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (2353:2353:2353) (2056:2056:2056))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3601:3601:3601) (3386:3386:3386))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (919:919:919) (899:899:899))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3601:3601:3601) (3386:3386:3386))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3601:3601:3601) (3386:3386:3386))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3601:3601:3601) (3386:3386:3386))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (709:709:709) (775:775:775))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3601:3601:3601) (3386:3386:3386))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3601:3601:3601) (3386:3386:3386))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3601:3601:3601) (3386:3386:3386))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3601:3601:3601) (3386:3386:3386))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (709:709:709) (773:773:773))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3601:3601:3601) (3386:3386:3386))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT asdata (1610:1610:1610) (1460:1460:1460))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3727:3727:3727) (3482:3482:3482))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3727:3727:3727) (3482:3482:3482))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3727:3727:3727) (3482:3482:3482))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT asdata (1232:1232:1232) (1146:1146:1146))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3727:3727:3727) (3482:3482:3482))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3727:3727:3727) (3482:3482:3482))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT asdata (709:709:709) (773:773:773))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3727:3727:3727) (3482:3482:3482))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (491:491:491) (470:470:470))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3727:3727:3727) (3482:3482:3482))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT asdata (709:709:709) (773:773:773))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3727:3727:3727) (3482:3482:3482))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_147\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (1256:1256:1256) (1169:1169:1169))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4187:4187:4187) (3926:3926:3926))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_149\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (1628:1628:1628) (1507:1507:1507))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (4093:4093:4093) (3791:3791:3791))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_149\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (928:928:928) (906:906:906))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (4093:4093:4093) (3791:3791:3791))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_149\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1241:1241:1241) (1106:1106:1106))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_149\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (4093:4093:4093) (3791:3791:3791))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_150\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (722:722:722) (793:793:793))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (4093:4093:4093) (3791:3791:3791))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_152\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (977:977:977) (944:944:944))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (4093:4093:4093) (3791:3791:3791))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_152\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_152\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (4093:4093:4093) (3791:3791:3791))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_152\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_152\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (4093:4093:4093) (3791:3791:3791))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_153\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (720:720:720) (788:788:788))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (4093:4093:4093) (3791:3791:3791))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_155\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT asdata (1677:1677:1677) (1548:1548:1548))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4008:4008:4008) (3701:3701:3701))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_155\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_155\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4008:4008:4008) (3701:3701:3701))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_155\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT asdata (725:725:725) (786:786:786))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4008:4008:4008) (3701:3701:3701))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_156\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT asdata (1961:1961:1961) (1717:1717:1717))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4008:4008:4008) (3701:3701:3701))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_158\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT asdata (1274:1274:1274) (1231:1231:1231))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (3640:3640:3640) (3383:3383:3383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_158\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (486:486:486) (472:472:472))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_158\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (3640:3640:3640) (3383:3383:3383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_158\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_158\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (3640:3640:3640) (3383:3383:3383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_159\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT asdata (733:733:733) (798:798:798))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (3640:3640:3640) (3383:3383:3383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_161\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT asdata (1337:1337:1337) (1234:1234:1234))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3300:3300:3300) (3096:3096:3096))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_161\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3300:3300:3300) (3096:3096:3096))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_161\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (507:507:507) (480:480:480))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_161\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3300:3300:3300) (3096:3096:3096))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_162\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (359:359:359))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_162\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3300:3300:3300) (3096:3096:3096))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (1203:1203:1203) (1115:1115:1115))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3245:3245:3245) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (865:865:865) (766:766:766))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3245:3245:3245) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (853:853:853) (764:764:764))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3245:3245:3245) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_165\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (718:718:718) (786:786:786))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3245:3245:3245) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_167\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3245:3245:3245) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_167\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (916:916:916) (904:904:904))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3245:3245:3245) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_167\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (511:511:511) (493:493:493))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_167\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3245:3245:3245) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_168\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (718:718:718) (786:786:786))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3245:3245:3245) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_170\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (922:922:922) (918:918:918))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3245:3245:3245) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_170\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (701:701:701) (763:763:763))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3245:3245:3245) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_170\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_170\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3245:3245:3245) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_171\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (1235:1235:1235) (1163:1163:1163))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3245:3245:3245) (3065:3065:3065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_173\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT asdata (1319:1319:1319) (1224:1224:1224))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (3310:3310:3310) (3094:3094:3094))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_173\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT asdata (701:701:701) (763:763:763))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (3310:3310:3310) (3094:3094:3094))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_173\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_173\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (3310:3310:3310) (3094:3094:3094))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_174\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT asdata (720:720:720) (788:788:788))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (3310:3310:3310) (3094:3094:3094))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_176\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (1641:1641:1641) (1531:1531:1531))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (4134:4134:4134) (3845:3845:3845))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_176\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (1221:1221:1221) (1128:1128:1128))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (4134:4134:4134) (3845:3845:3845))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_176\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (733:733:733) (798:798:798))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (4134:4134:4134) (3845:3845:3845))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_177\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (718:718:718) (786:786:786))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (4134:4134:4134) (3845:3845:3845))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_179\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (1231:1231:1231) (1151:1151:1151))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (4134:4134:4134) (3845:3845:3845))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_179\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_179\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (4134:4134:4134) (3845:3845:3845))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_179\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_179\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (4134:4134:4134) (3845:3845:3845))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_180\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (1283:1283:1283) (1201:1201:1201))
        (PORT clrn (2087:2087:2087) (2022:2022:2022))
        (PORT ena (4540:4540:4540) (4199:4199:4199))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_182\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (942:942:942) (922:922:922))
        (PORT clrn (2087:2087:2087) (2022:2022:2022))
        (PORT ena (4540:4540:4540) (4199:4199:4199))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_182\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_182\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2022:2022:2022))
        (PORT ena (4540:4540:4540) (4199:4199:4199))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_182\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_182\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2022:2022:2022))
        (PORT ena (4540:4540:4540) (4199:4199:4199))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_183\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (732:732:732) (797:797:797))
        (PORT clrn (2087:2087:2087) (2022:2022:2022))
        (PORT ena (4540:4540:4540) (4199:4199:4199))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_185\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2087:2087:2087) (2022:2022:2022))
        (PORT ena (4540:4540:4540) (4199:4199:4199))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_185\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (467:467:467))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_185\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2087:2087:2087) (2022:2022:2022))
        (PORT ena (4540:4540:4540) (4199:4199:4199))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_185\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (717:717:717) (784:784:784))
        (PORT clrn (2087:2087:2087) (2022:2022:2022))
        (PORT ena (4540:4540:4540) (4199:4199:4199))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_186\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2078:2078:2078))
        (PORT asdata (725:725:725) (786:786:786))
        (PORT clrn (2087:2087:2087) (2022:2022:2022))
        (PORT ena (4540:4540:4540) (4199:4199:4199))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_188\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (2242:2242:2242) (1967:1967:1967))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (4578:4578:4578) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_188\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (704:704:704) (765:765:765))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (4578:4578:4578) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_188\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (936:936:936) (917:917:917))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (4578:4578:4578) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_189\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_189\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (4578:4578:4578) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_191\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (920:920:920) (912:912:912))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (4578:4578:4578) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_191\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (924:924:924) (901:901:901))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (4578:4578:4578) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_191\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (919:919:919) (911:911:911))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (4578:4578:4578) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_192\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (720:720:720) (788:788:788))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (4578:4578:4578) (4242:4242:4242))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_194\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT asdata (1606:1606:1606) (1458:1458:1458))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3687:3687:3687) (3458:3458:3458))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_194\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT asdata (701:701:701) (763:763:763))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3687:3687:3687) (3458:3458:3458))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_194\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2067:2067:2067))
        (PORT asdata (1640:1640:1640) (1475:1475:1475))
        (PORT clrn (2078:2078:2078) (2011:2011:2011))
        (PORT ena (1666:1666:1666) (1504:1504:1504))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_195\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (1842:1842:1842) (1609:1609:1609))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (4188:4188:4188) (3927:3927:3927))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (976:976:976) (943:943:943))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (4188:4188:4188) (3927:3927:3927))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (491:491:491) (476:476:476))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (4188:4188:4188) (3927:3927:3927))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (4188:4188:4188) (3927:3927:3927))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_198\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (942:942:942) (926:926:926))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (4188:4188:4188) (3927:3927:3927))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (710:710:710) (775:775:775))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (4188:4188:4188) (3927:3927:3927))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (749:749:749) (668:668:668))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (4188:4188:4188) (3927:3927:3927))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (4188:4188:4188) (3927:3927:3927))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_201\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (1273:1273:1273) (1164:1164:1164))
        (PORT clrn (2086:2086:2086) (2019:2019:2019))
        (PORT ena (4188:4188:4188) (3927:3927:3927))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT asdata (1361:1361:1361) (1264:1264:1264))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4179:4179:4179) (3914:3914:3914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4179:4179:4179) (3914:3914:3914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4179:4179:4179) (3914:3914:3914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_204\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT asdata (718:718:718) (787:787:787))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4179:4179:4179) (3914:3914:3914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_206\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT asdata (1189:1189:1189) (1100:1100:1100))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4144:4144:4144) (3882:3882:3882))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_206\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (488:488:488) (471:471:471))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_206\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4144:4144:4144) (3882:3882:3882))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_206\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (359:359:359))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_206\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4144:4144:4144) (3882:3882:3882))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_207\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT asdata (937:937:937) (919:919:919))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4144:4144:4144) (3882:3882:3882))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_209\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (1225:1225:1225) (1134:1134:1134))
        (PORT clrn (2073:2073:2073) (2006:2006:2006))
        (PORT ena (4238:4238:4238) (3936:3936:3936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_209\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (918:918:918) (904:904:904))
        (PORT clrn (2073:2073:2073) (2006:2006:2006))
        (PORT ena (4238:4238:4238) (3936:3936:3936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_209\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (358:358:358))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_209\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2006:2006:2006))
        (PORT ena (4238:4238:4238) (3936:3936:3936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_210\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (986:986:986) (952:952:952))
        (PORT clrn (2073:2073:2073) (2006:2006:2006))
        (PORT ena (4238:4238:4238) (3936:3936:3936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (702:702:702) (764:764:764))
        (PORT clrn (2073:2073:2073) (2006:2006:2006))
        (PORT ena (4238:4238:4238) (3936:3936:3936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2006:2006:2006))
        (PORT ena (4238:4238:4238) (3936:3936:3936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2006:2006:2006))
        (PORT ena (4238:4238:4238) (3936:3936:3936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_213\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2088:2088:2088))
        (PORT asdata (1653:1653:1653) (1498:1498:1498))
        (PORT clrn (2097:2097:2097) (2032:2032:2032))
        (PORT ena (3605:3605:3605) (3316:3316:3316))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_215\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2055:2055:2055))
        (PORT asdata (1996:1996:1996) (1784:1784:1784))
        (PORT clrn (2066:2066:2066) (1998:1998:1998))
        (PORT ena (4122:4122:4122) (3815:3815:3815))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_215\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (489:489:489) (475:475:475))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_215\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2055:2055:2055))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2066:2066:2066) (1998:1998:1998))
        (PORT ena (4122:4122:4122) (3815:3815:3815))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_215\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2055:2055:2055))
        (PORT asdata (927:927:927) (906:906:906))
        (PORT clrn (2066:2066:2066) (1998:1998:1998))
        (PORT ena (4122:4122:4122) (3815:3815:3815))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_216\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2055:2055:2055))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2066:2066:2066) (1998:1998:1998))
        (PORT ena (4122:4122:4122) (3815:3815:3815))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT asdata (1963:1963:1963) (1732:1732:1732))
        (PORT clrn (2066:2066:2066) (1999:1999:1999))
        (PORT ena (4080:4080:4080) (3771:3771:3771))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (491:491:491) (476:476:476))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2066:2066:2066) (1999:1999:1999))
        (PORT ena (4080:4080:4080) (3771:3771:3771))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2066:2066:2066) (1999:1999:1999))
        (PORT ena (4080:4080:4080) (3771:3771:3771))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_219\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT asdata (716:716:716) (784:784:784))
        (PORT clrn (2066:2066:2066) (1999:1999:1999))
        (PORT ena (4080:4080:4080) (3771:3771:3771))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_221\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT asdata (1306:1306:1306) (1213:1213:1213))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3727:3727:3727) (3482:3482:3482))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_221\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_221\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3727:3727:3727) (3482:3482:3482))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_221\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (524:524:524) (494:494:494))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_221\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4179:4179:4179) (3914:3914:3914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_222\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4179:4179:4179) (3914:3914:3914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_224\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT asdata (1560:1560:1560) (1402:1402:1402))
        (PORT clrn (2067:2067:2067) (2000:2000:2000))
        (PORT ena (4087:4087:4087) (3784:3784:3784))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_224\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT asdata (917:917:917) (898:898:898))
        (PORT clrn (2067:2067:2067) (2000:2000:2000))
        (PORT ena (4087:4087:4087) (3784:3784:3784))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_224\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (358:358:358))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_224\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2067:2067:2067) (2000:2000:2000))
        (PORT ena (4087:4087:4087) (3784:3784:3784))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_225\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT asdata (964:964:964) (931:931:931))
        (PORT clrn (2067:2067:2067) (2000:2000:2000))
        (PORT ena (4087:4087:4087) (3784:3784:3784))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_227\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT asdata (708:708:708) (772:772:772))
        (PORT clrn (2067:2067:2067) (2000:2000:2000))
        (PORT ena (4087:4087:4087) (3784:3784:3784))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_227\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT asdata (700:700:700) (762:762:762))
        (PORT clrn (2067:2067:2067) (2000:2000:2000))
        (PORT ena (4087:4087:4087) (3784:3784:3784))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_227\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_227\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2067:2067:2067) (2000:2000:2000))
        (PORT ena (4087:4087:4087) (3784:3784:3784))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_228\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT asdata (732:732:732) (797:797:797))
        (PORT clrn (2067:2067:2067) (2000:2000:2000))
        (PORT ena (4087:4087:4087) (3784:3784:3784))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_230\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT asdata (1974:1974:1974) (1740:1740:1740))
        (PORT clrn (2067:2067:2067) (2000:2000:2000))
        (PORT ena (4087:4087:4087) (3784:3784:3784))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_230\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT asdata (916:916:916) (904:904:904))
        (PORT clrn (2067:2067:2067) (2000:2000:2000))
        (PORT ena (4087:4087:4087) (3784:3784:3784))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_230\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_230\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2067:2067:2067) (2000:2000:2000))
        (PORT ena (4087:4087:4087) (3784:3784:3784))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_231\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT asdata (718:718:718) (785:785:785))
        (PORT clrn (2067:2067:2067) (2000:2000:2000))
        (PORT ena (4087:4087:4087) (3784:3784:3784))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_233\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT asdata (1267:1267:1267) (1229:1229:1229))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (3665:3665:3665) (3395:3395:3395))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_233\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT asdata (700:700:700) (762:762:762))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (3665:3665:3665) (3395:3395:3395))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_233\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT asdata (725:725:725) (785:785:785))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (3665:3665:3665) (3395:3395:3395))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_234\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (307:307:307) (365:365:365))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_234\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (3665:3665:3665) (3395:3395:3395))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_236\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (1286:1286:1286) (1247:1247:1247))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4318:4318:4318) (3949:3949:3949))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_236\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_236\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4318:4318:4318) (3949:3949:3949))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_236\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (940:940:940) (923:923:923))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4318:4318:4318) (3949:3949:3949))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_237\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (720:720:720) (789:789:789))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4318:4318:4318) (3949:3949:3949))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4318:4318:4318) (3949:3949:3949))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4318:4318:4318) (3949:3949:3949))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4318:4318:4318) (3949:3949:3949))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_240\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (719:719:719) (789:789:789))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4318:4318:4318) (3949:3949:3949))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_242\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4318:4318:4318) (3949:3949:3949))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_242\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (487:487:487) (471:471:471))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_242\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4318:4318:4318) (3949:3949:3949))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_242\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (927:927:927) (908:908:908))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4318:4318:4318) (3949:3949:3949))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_243\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT asdata (720:720:720) (788:788:788))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4318:4318:4318) (3949:3949:3949))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (349:349:349))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2073:2073:2073) (2007:2007:2007))
        (PORT ena (4318:4318:4318) (3949:3949:3949))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (1606:1606:1606) (1466:1466:1466))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3309:3309:3309) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3309:3309:3309) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3309:3309:3309) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (2012:2012:2012) (1859:1859:1859))
        (PORT clrn (2092:2092:2092) (2026:2026:2026))
        (PORT ena (4900:4900:4900) (4487:4487:4487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (2013:2013:2013) (1861:1861:1861))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3309:3309:3309) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (837:837:837) (745:745:745))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3309:3309:3309) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (707:707:707) (769:769:769))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3309:3309:3309) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (1577:1577:1577) (1417:1417:1417))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (3724:3724:3724) (3465:3465:3465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (1591:1591:1591) (1487:1487:1487))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3439:3439:3439))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (787:787:787) (689:689:689))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3439:3439:3439))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (936:936:936) (921:921:921))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3439:3439:3439))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (925:925:925) (902:902:902))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3439:3439:3439))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (930:930:930) (910:910:910))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3439:3439:3439))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_246\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (1264:1264:1264) (1177:1177:1177))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3439:3439:3439))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT asdata (2188:2188:2188) (1911:1911:1911))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (3665:3665:3665) (3395:3395:3395))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (3665:3665:3665) (3395:3395:3395))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (3665:3665:3665) (3395:3395:3395))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_249\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT asdata (733:733:733) (798:798:798))
        (PORT clrn (2086:2086:2086) (2021:2021:2021))
        (PORT ena (3665:3665:3665) (3395:3395:3395))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT asdata (1297:1297:1297) (1247:1247:1247))
        (PORT clrn (2066:2066:2066) (1999:1999:1999))
        (PORT ena (4080:4080:4080) (3771:3771:3771))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (476:476:476))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2066:2066:2066) (1999:1999:1999))
        (PORT ena (4080:4080:4080) (3771:3771:3771))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2066:2066:2066) (1999:1999:1999))
        (PORT ena (4080:4080:4080) (3771:3771:3771))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_252\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2056:2056:2056))
        (PORT asdata (720:720:720) (788:788:788))
        (PORT clrn (2066:2066:2066) (1999:1999:1999))
        (PORT ena (4080:4080:4080) (3771:3771:3771))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_254\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (2343:2343:2343) (2050:2050:2050))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3789:3789:3789) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_254\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (923:923:923) (905:905:905))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3789:3789:3789) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_254\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_254\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3789:3789:3789) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_255\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (733:733:733) (798:798:798))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3789:3789:3789) (3551:3551:3551))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_257\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2084:2084:2084))
        (PORT asdata (916:916:916) (895:895:895))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3825:3825:3825) (3577:3577:3577))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_257\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1244:1244:1244) (1096:1096:1096))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_257\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4187:4187:4187) (3926:3926:3926))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_257\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (878:878:878) (796:796:796))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_257\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3825:3825:3825) (3577:3577:3577))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_258\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2084:2084:2084))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3825:3825:3825) (3577:3577:3577))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_260\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2084:2084:2084))
        (PORT asdata (710:710:710) (775:775:775))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3825:3825:3825) (3577:3577:3577))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_260\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_260\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3825:3825:3825) (3577:3577:3577))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_260\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (515:515:515) (487:487:487))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_260\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3825:3825:3825) (3577:3577:3577))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_261\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2084:2084:2084))
        (PORT asdata (716:716:716) (784:784:784))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3825:3825:3825) (3577:3577:3577))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_263\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2084:2084:2084))
        (PORT asdata (709:709:709) (774:774:774))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3825:3825:3825) (3577:3577:3577))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_263\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (1560:1560:1560) (1430:1430:1430))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_263\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (724:724:724) (784:784:784))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_264\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2084:2084:2084))
        (PORT asdata (1525:1525:1525) (1406:1406:1406))
        (PORT clrn (2093:2093:2093) (2028:2028:2028))
        (PORT ena (3825:3825:3825) (3577:3577:3577))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_266\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (1255:1255:1255) (1142:1142:1142))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3309:3309:3309) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_266\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (702:702:702) (764:764:764))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3309:3309:3309) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_266\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT asdata (927:927:927) (911:911:911))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3309:3309:3309) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_267\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (513:513:513) (497:497:497))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_267\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3309:3309:3309) (3093:3093:3093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (938:938:938) (917:917:917))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3299:3299:3299) (3095:3095:3095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (793:793:793) (686:686:686))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3299:3299:3299) (3095:3095:3095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (359:359:359))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3299:3299:3299) (3095:3095:3095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_270\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3299:3299:3299) (3095:3095:3095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_272\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3299:3299:3299) (3095:3095:3095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_272\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT asdata (1315:1315:1315) (1253:1253:1253))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_272\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_272\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (3643:3643:3643) (3420:3420:3420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_273\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (1352:1352:1352) (1247:1247:1247))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3299:3299:3299) (3095:3095:3095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_275\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3299:3299:3299) (3095:3095:3095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_275\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT asdata (1310:1310:1310) (1243:1243:1243))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3723:3723:3723) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_275\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (493:493:493) (485:485:485))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_275\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2004:2004:2004))
        (PORT ena (3723:3723:3723) (3468:3468:3468))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_276\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2083:2083:2083))
        (PORT asdata (1295:1295:1295) (1242:1242:1242))
        (PORT clrn (2091:2091:2091) (2026:2026:2026))
        (PORT ena (3299:3299:3299) (3095:3095:3095))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_278\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (1722:1722:1722) (1582:1582:1582))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3439:3439:3439))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_278\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (917:917:917) (914:914:914))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3439:3439:3439))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_278\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (511:511:511) (495:495:495))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_278\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3439:3439:3439))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_279\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (1253:1253:1253) (1155:1155:1155))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3439:3439:3439))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_281\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (1308:1308:1308) (1212:1212:1212))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3673:3673:3673) (3406:3406:3406))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_281\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_281\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3673:3673:3673) (3406:3406:3406))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_281\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_281\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3673:3673:3673) (3406:3406:3406))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_282\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2083:2083:2083))
        (PORT asdata (719:719:719) (786:786:786))
        (PORT clrn (2092:2092:2092) (2027:2027:2027))
        (PORT ena (3673:3673:3673) (3406:3406:3406))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_284\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT asdata (1243:1243:1243) (1162:1162:1162))
        (PORT clrn (2093:2093:2093) (2027:2027:2027))
        (PORT ena (3677:3677:3677) (3402:3402:3402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_284\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (879:879:879) (773:773:773))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_284\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2027:2027:2027))
        (PORT ena (3677:3677:3677) (3402:3402:3402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_284\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_284\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2027:2027:2027))
        (PORT ena (3677:3677:3677) (3402:3402:3402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_285\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT asdata (723:723:723) (794:794:794))
        (PORT clrn (2093:2093:2093) (2027:2027:2027))
        (PORT ena (3677:3677:3677) (3402:3402:3402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_287\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (1976:1976:1976) (1751:1751:1751))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4216:4216:4216) (3915:3915:3915))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_287\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (925:925:925) (903:903:903))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4216:4216:4216) (3915:3915:3915))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_287\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_287\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4216:4216:4216) (3915:3915:3915))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_288\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (719:719:719) (789:789:789))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4216:4216:4216) (3915:3915:3915))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_290\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4216:4216:4216) (3915:3915:3915))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_290\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (960:960:960) (926:926:926))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (3511:3511:3511) (3266:3266:3266))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_290\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (1527:1527:1527) (1362:1362:1362))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (3511:3511:3511) (3266:3266:3266))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_291\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (927:927:927) (903:903:903))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (3511:3511:3511) (3266:3266:3266))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_293\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (987:987:987) (960:960:960))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4216:4216:4216) (3915:3915:3915))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_293\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_293\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4216:4216:4216) (3915:3915:3915))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_293\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_293\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4216:4216:4216) (3915:3915:3915))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_294\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (718:718:718) (786:786:786))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4216:4216:4216) (3915:3915:3915))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_296\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (939:939:939) (917:917:917))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (3511:3511:3511) (3266:3266:3266))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_296\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_296\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (3511:3511:3511) (3266:3266:3266))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_296\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_296\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (3511:3511:3511) (3266:3266:3266))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_297\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT asdata (970:970:970) (943:943:943))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4216:4216:4216) (3915:3915:3915))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_299\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2121:2121:2121))
        (PORT asdata (1714:1714:1714) (1615:1615:1615))
        (PORT clrn (2117:2117:2117) (2050:2050:2050))
        (PORT ena (3461:3461:3461) (3206:3206:3206))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_299\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2121:2121:2121))
        (PORT asdata (925:925:925) (906:906:906))
        (PORT clrn (2117:2117:2117) (2050:2050:2050))
        (PORT ena (3461:3461:3461) (3206:3206:3206))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_299\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_299\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2117:2117:2117) (2050:2050:2050))
        (PORT ena (3461:3461:3461) (3206:3206:3206))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_300\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2121:2121:2121))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2117:2117:2117) (2050:2050:2050))
        (PORT ena (3461:3461:3461) (3206:3206:3206))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2117:2117:2117) (2050:2050:2050))
        (PORT ena (3461:3461:3461) (3206:3206:3206))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2121:2121:2121))
        (PORT asdata (712:712:712) (777:777:777))
        (PORT clrn (2117:2117:2117) (2050:2050:2050))
        (PORT ena (3461:3461:3461) (3206:3206:3206))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2121:2121:2121))
        (PORT asdata (700:700:700) (762:762:762))
        (PORT clrn (2117:2117:2117) (2050:2050:2050))
        (PORT ena (3461:3461:3461) (3206:3206:3206))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2121:2121:2121))
        (PORT asdata (710:710:710) (776:776:776))
        (PORT clrn (2117:2117:2117) (2050:2050:2050))
        (PORT ena (3461:3461:3461) (3206:3206:3206))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2117:2117:2117) (2050:2050:2050))
        (PORT ena (3461:3461:3461) (3206:3206:3206))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2120:2120:2120))
        (PORT asdata (975:975:975) (948:948:948))
        (PORT clrn (2116:2116:2116) (2050:2050:2050))
        (PORT ena (3698:3698:3698) (3404:3404:3404))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (828:828:828) (735:735:735))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2120:2120:2120))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2050:2050:2050))
        (PORT ena (3698:3698:3698) (3404:3404:3404))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2120:2120:2120))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2116:2116:2116) (2050:2050:2050))
        (PORT ena (3698:3698:3698) (3404:3404:3404))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (775:775:775) (676:676:676))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2119:2119:2119) (2052:2052:2052))
        (PORT ena (3081:3081:3081) (2912:2912:2912))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2123:2123:2123))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2119:2119:2119) (2052:2052:2052))
        (PORT ena (3081:3081:3081) (2912:2912:2912))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1900:1900:1900) (1668:1668:1668))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3300:3300:3300) (3096:3096:3096))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3300:3300:3300) (3096:3096:3096))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3300:3300:3300) (3096:3096:3096))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2075:2075:2075))
        (PORT asdata (1184:1184:1184) (1102:1102:1102))
        (PORT clrn (2085:2085:2085) (2019:2019:2019))
        (PORT ena (3300:3300:3300) (3096:3096:3096))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2104:2104:2104))
        (PORT asdata (1926:1926:1926) (1734:1734:1734))
        (PORT clrn (2115:2115:2115) (2048:2048:2048))
        (PORT ena (3416:3416:3416) (3207:3207:3207))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2104:2104:2104))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2115:2115:2115) (2048:2048:2048))
        (PORT ena (3416:3416:3416) (3207:3207:3207))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT asdata (1951:1951:1951) (1733:1733:1733))
        (PORT clrn (2093:2093:2093) (2027:2027:2027))
        (PORT ena (3677:3677:3677) (3402:3402:3402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT asdata (710:710:710) (776:776:776))
        (PORT clrn (2093:2093:2093) (2027:2027:2027))
        (PORT ena (3677:3677:3677) (3402:3402:3402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2093:2093:2093) (2027:2027:2027))
        (PORT ena (3677:3677:3677) (3402:3402:3402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2099:2099:2099))
        (PORT asdata (1703:1703:1703) (1556:1556:1556))
        (PORT clrn (2109:2109:2109) (2043:2043:2043))
        (PORT ena (2943:2943:2943) (2774:2774:2774))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2099:2099:2099))
        (PORT asdata (926:926:926) (904:904:904))
        (PORT clrn (2109:2109:2109) (2043:2043:2043))
        (PORT ena (2943:2943:2943) (2774:2774:2774))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2099:2099:2099))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2109:2109:2109) (2043:2043:2043))
        (PORT ena (2943:2943:2943) (2774:2774:2774))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2099:2099:2099))
        (PORT asdata (926:926:926) (905:905:905))
        (PORT clrn (2109:2109:2109) (2043:2043:2043))
        (PORT ena (2943:2943:2943) (2774:2774:2774))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2099:2099:2099))
        (PORT asdata (1276:1276:1276) (1186:1186:1186))
        (PORT clrn (2109:2109:2109) (2043:2043:2043))
        (PORT ena (2943:2943:2943) (2774:2774:2774))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (842:842:842) (739:739:739))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2113:2113:2113) (2046:2046:2046))
        (PORT ena (2904:2904:2904) (2732:2732:2732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2102:2102:2102))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2113:2113:2113) (2046:2046:2046))
        (PORT ena (2904:2904:2904) (2732:2732:2732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2113:2113:2113) (2046:2046:2046))
        (PORT ena (2904:2904:2904) (2732:2732:2732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2102:2102:2102))
        (PORT asdata (972:972:972) (943:943:943))
        (PORT clrn (2113:2113:2113) (2045:2045:2045))
        (PORT ena (2918:2918:2918) (2728:2728:2728))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (488:488:488) (470:470:470))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2113:2113:2113) (2045:2045:2045))
        (PORT ena (2918:2918:2918) (2728:2728:2728))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2102:2102:2102))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2113:2113:2113) (2045:2045:2045))
        (PORT ena (2918:2918:2918) (2728:2728:2728))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2113:2113:2113) (2045:2045:2045))
        (PORT ena (2918:2918:2918) (2728:2728:2728))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2102:2102:2102))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2113:2113:2113) (2045:2045:2045))
        (PORT ena (2918:2918:2918) (2728:2728:2728))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_303\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2063:2063:2063))
        (PORT asdata (1963:1963:1963) (1828:1828:1828))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4411:4411:4411) (4010:4010:4010))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_305\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2115:2115:2115))
        (PORT asdata (1653:1653:1653) (1556:1556:1556))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3781:3781:3781) (3492:3492:3492))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_305\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2115:2115:2115))
        (PORT asdata (922:922:922) (899:899:899))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3781:3781:3781) (3492:3492:3492))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_305\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_305\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2115:2115:2115))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3781:3781:3781) (3492:3492:3492))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_306\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2115:2115:2115))
        (PORT asdata (720:720:720) (789:789:789))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3781:3781:3781) (3492:3492:3492))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_308\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2115:2115:2115))
        (PORT asdata (708:708:708) (773:773:773))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3781:3781:3781) (3492:3492:3492))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_308\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_308\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2115:2115:2115))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3781:3781:3781) (3492:3492:3492))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_308\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_308\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2115:2115:2115))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3781:3781:3781) (3492:3492:3492))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_309\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2115:2115:2115))
        (PORT asdata (718:718:718) (786:786:786))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3781:3781:3781) (3492:3492:3492))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_311\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2115:2115:2115))
        (PORT asdata (710:710:710) (776:776:776))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3781:3781:3781) (3492:3492:3492))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_311\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2115:2115:2115))
        (PORT asdata (918:918:918) (898:898:898))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3781:3781:3781) (3492:3492:3492))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_311\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_311\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2115:2115:2115))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3781:3781:3781) (3492:3492:3492))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_312\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2115:2115:2115))
        (PORT asdata (733:733:733) (798:798:798))
        (PORT clrn (2112:2112:2112) (2045:2045:2045))
        (PORT ena (3781:3781:3781) (3492:3492:3492))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_314\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2120:2120:2120))
        (PORT asdata (1310:1310:1310) (1212:1212:1212))
        (PORT clrn (2116:2116:2116) (2049:2049:2049))
        (PORT ena (2910:2910:2910) (2704:2704:2704))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_314\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (474:474:474))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_314\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2120:2120:2120))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2049:2049:2049))
        (PORT ena (2910:2910:2910) (2704:2704:2704))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_314\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_314\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2120:2120:2120))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2049:2049:2049))
        (PORT ena (2910:2910:2910) (2704:2704:2704))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_315\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2120:2120:2120))
        (PORT asdata (720:720:720) (789:789:789))
        (PORT clrn (2116:2116:2116) (2049:2049:2049))
        (PORT ena (2910:2910:2910) (2704:2704:2704))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_317\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2120:2120:2120))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT clrn (2116:2116:2116) (2049:2049:2049))
        (PORT ena (2910:2910:2910) (2704:2704:2704))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_317\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_317\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2120:2120:2120))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2049:2049:2049))
        (PORT ena (2910:2910:2910) (2704:2704:2704))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_317\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (362:362:362))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_317\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2120:2120:2120))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2049:2049:2049))
        (PORT ena (2910:2910:2910) (2704:2704:2704))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_318\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2120:2120:2120))
        (PORT asdata (963:963:963) (930:930:930))
        (PORT clrn (2116:2116:2116) (2050:2050:2050))
        (PORT ena (3698:3698:3698) (3404:3404:3404))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_320\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2120:2120:2120))
        (PORT asdata (1226:1226:1226) (1131:1131:1131))
        (PORT clrn (2116:2116:2116) (2050:2050:2050))
        (PORT ena (3698:3698:3698) (3404:3404:3404))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_320\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_320\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2120:2120:2120))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2050:2050:2050))
        (PORT ena (3698:3698:3698) (3404:3404:3404))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_320\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_320\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2120:2120:2120))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2050:2050:2050))
        (PORT ena (3698:3698:3698) (3404:3404:3404))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_321\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2120:2120:2120))
        (PORT asdata (2026:2026:2026) (1783:1783:1783))
        (PORT clrn (2116:2116:2116) (2050:2050:2050))
        (PORT ena (3698:3698:3698) (3404:3404:3404))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_323\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT asdata (1169:1169:1169) (1079:1079:1079))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (3469:3469:3469) (3225:3225:3225))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_323\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_323\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (3469:3469:3469) (3225:3225:3225))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_323\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_323\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (3469:3469:3469) (3225:3225:3225))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_324\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT asdata (732:732:732) (797:797:797))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (3469:3469:3469) (3225:3225:3225))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_326\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT asdata (1203:1203:1203) (1126:1126:1126))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (3469:3469:3469) (3225:3225:3225))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_326\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1575:1575:1575) (1386:1386:1386))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_326\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4187:4187:4187) (3926:3926:3926))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_326\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (524:524:524) (494:494:494))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_326\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2012:2012:2012))
        (PORT ena (4187:4187:4187) (3926:3926:3926))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_327\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT asdata (2065:2065:2065) (1916:1916:1916))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (3469:3469:3469) (3225:3225:3225))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_329\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT asdata (708:708:708) (773:773:773))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (3469:3469:3469) (3225:3225:3225))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_329\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2292:2292:2292) (1984:1984:1984))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_329\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4016:4016:4016) (3754:3754:3754))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_329\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2242:2242:2242) (1952:1952:1952))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_329\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (3469:3469:3469) (3225:3225:3225))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_330\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2122:2122:2122))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (3469:3469:3469) (3225:3225:3225))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_332\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2123:2123:2123))
        (PORT asdata (1227:1227:1227) (1140:1140:1140))
        (PORT clrn (2119:2119:2119) (2052:2052:2052))
        (PORT ena (3081:3081:3081) (2912:2912:2912))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_332\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2123:2123:2123))
        (PORT asdata (951:951:951) (957:957:957))
        (PORT clrn (2119:2119:2119) (2052:2052:2052))
        (PORT ena (3081:3081:3081) (2912:2912:2912))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_332\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (837:837:837) (743:743:743))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_332\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2119:2119:2119) (2052:2052:2052))
        (PORT ena (3081:3081:3081) (2912:2912:2912))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_333\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2123:2123:2123))
        (PORT asdata (1217:1217:1217) (1132:1132:1132))
        (PORT clrn (2119:2119:2119) (2052:2052:2052))
        (PORT ena (3081:3081:3081) (2912:2912:2912))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_335\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2103:2103:2103))
        (PORT asdata (1820:1820:1820) (1704:1704:1704))
        (PORT clrn (2114:2114:2114) (2046:2046:2046))
        (PORT ena (3396:3396:3396) (3155:3155:3155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_335\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_335\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2103:2103:2103))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2114:2114:2114) (2046:2046:2046))
        (PORT ena (3396:3396:3396) (3155:3155:3155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_335\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2103:2103:2103))
        (PORT asdata (725:725:725) (785:785:785))
        (PORT clrn (2114:2114:2114) (2046:2046:2046))
        (PORT ena (3396:3396:3396) (3155:3155:3155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_336\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2103:2103:2103))
        (PORT asdata (720:720:720) (787:787:787))
        (PORT clrn (2114:2114:2114) (2046:2046:2046))
        (PORT ena (3396:3396:3396) (3155:3155:3155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_338\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2103:2103:2103))
        (PORT asdata (710:710:710) (776:776:776))
        (PORT clrn (2114:2114:2114) (2046:2046:2046))
        (PORT ena (3396:3396:3396) (3155:3155:3155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_338\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1222:1222:1222) (1130:1130:1130))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_338\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4179:4179:4179) (3914:3914:3914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_338\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_338\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (4179:4179:4179) (3914:3914:3914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_339\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2103:2103:2103))
        (PORT asdata (1713:1713:1713) (1602:1602:1602))
        (PORT clrn (2114:2114:2114) (2046:2046:2046))
        (PORT ena (3396:3396:3396) (3155:3155:3155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_341\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2103:2103:2103))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2114:2114:2114) (2046:2046:2046))
        (PORT ena (3396:3396:3396) (3155:3155:3155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_341\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_341\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2103:2103:2103))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2114:2114:2114) (2046:2046:2046))
        (PORT ena (3396:3396:3396) (3155:3155:3155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_341\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (526:526:526) (503:503:503))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_341\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2114:2114:2114) (2047:2047:2047))
        (PORT ena (3384:3384:3384) (3170:3170:3170))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_342\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2103:2103:2103))
        (PORT asdata (2025:2025:2025) (1779:1779:1779))
        (PORT clrn (2114:2114:2114) (2046:2046:2046))
        (PORT ena (3396:3396:3396) (3155:3155:3155))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_344\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2104:2104:2104))
        (PORT asdata (978:978:978) (944:944:944))
        (PORT clrn (2114:2114:2114) (2047:2047:2047))
        (PORT ena (3384:3384:3384) (3170:3170:3170))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_344\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_344\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2114:2114:2114) (2047:2047:2047))
        (PORT ena (3384:3384:3384) (3170:3170:3170))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_344\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_344\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2114:2114:2114) (2047:2047:2047))
        (PORT ena (3384:3384:3384) (3170:3170:3170))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_345\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2104:2104:2104))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2114:2114:2114) (2047:2047:2047))
        (PORT ena (3384:3384:3384) (3170:3170:3170))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_347\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2104:2104:2104))
        (PORT asdata (907:907:907) (895:895:895))
        (PORT clrn (2115:2115:2115) (2048:2048:2048))
        (PORT ena (3416:3416:3416) (3207:3207:3207))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_347\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (489:489:489) (470:470:470))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_347\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2115:2115:2115) (2048:2048:2048))
        (PORT ena (3416:3416:3416) (3207:3207:3207))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_347\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_347\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2115:2115:2115) (2048:2048:2048))
        (PORT ena (3416:3416:3416) (3207:3207:3207))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_348\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2104:2104:2104))
        (PORT asdata (953:953:953) (936:936:936))
        (PORT clrn (2115:2115:2115) (2048:2048:2048))
        (PORT ena (3416:3416:3416) (3207:3207:3207))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_350\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (1353:1353:1353) (1275:1275:1275))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3504:3504:3504))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_350\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (918:918:918) (899:899:899))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3504:3504:3504))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_350\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_350\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3504:3504:3504))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_351\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3504:3504:3504))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_353\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3504:3504:3504))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_353\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_353\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3504:3504:3504))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_353\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT asdata (725:725:725) (786:786:786))
        (PORT clrn (2099:2099:2099) (2033:2033:2033))
        (PORT ena (3745:3745:3745) (3504:3504:3504))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_354\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2089:2089:2089))
        (PORT asdata (944:944:944) (936:936:936))
        (PORT clrn (2098:2098:2098) (2033:2033:2033))
        (PORT ena (3259:3259:3259) (3059:3059:3059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_356\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2089:2089:2089))
        (PORT asdata (710:710:710) (775:775:775))
        (PORT clrn (2098:2098:2098) (2033:2033:2033))
        (PORT ena (3259:3259:3259) (3059:3059:3059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_356\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_356\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2089:2089:2089))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2098:2098:2098) (2033:2033:2033))
        (PORT ena (3259:3259:3259) (3059:3059:3059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_356\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (308:308:308) (366:366:366))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_356\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2089:2089:2089))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2098:2098:2098) (2033:2033:2033))
        (PORT ena (3259:3259:3259) (3059:3059:3059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_357\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2089:2089:2089))
        (PORT asdata (733:733:733) (796:796:796))
        (PORT clrn (2098:2098:2098) (2033:2033:2033))
        (PORT ena (3259:3259:3259) (3059:3059:3059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_359\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2089:2089:2089))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2098:2098:2098) (2033:2033:2033))
        (PORT ena (3259:3259:3259) (3059:3059:3059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_359\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2089:2089:2089))
        (PORT asdata (923:923:923) (899:899:899))
        (PORT clrn (2098:2098:2098) (2033:2033:2033))
        (PORT ena (3259:3259:3259) (3059:3059:3059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_359\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_359\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2089:2089:2089))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2098:2098:2098) (2033:2033:2033))
        (PORT ena (3259:3259:3259) (3059:3059:3059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_360\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2089:2089:2089))
        (PORT asdata (719:719:719) (787:787:787))
        (PORT clrn (2098:2098:2098) (2033:2033:2033))
        (PORT ena (3259:3259:3259) (3059:3059:3059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_362\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2099:2099:2099))
        (PORT asdata (1888:1888:1888) (1677:1677:1677))
        (PORT clrn (2109:2109:2109) (2043:2043:2043))
        (PORT ena (2943:2943:2943) (2774:2774:2774))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_362\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_362\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2109:2109:2109) (2043:2043:2043))
        (PORT ena (2943:2943:2943) (2774:2774:2774))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_362\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_362\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2109:2109:2109) (2043:2043:2043))
        (PORT ena (2943:2943:2943) (2774:2774:2774))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_363\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2099:2099:2099))
        (PORT asdata (733:733:733) (798:798:798))
        (PORT clrn (2109:2109:2109) (2043:2043:2043))
        (PORT ena (2943:2943:2943) (2774:2774:2774))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_365\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT asdata (916:916:916) (909:909:909))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2907:2907:2907) (2748:2748:2748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_365\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_365\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2907:2907:2907) (2748:2748:2748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_365\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_365\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2907:2907:2907) (2748:2748:2748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_366\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT asdata (733:733:733) (798:798:798))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2907:2907:2907) (2748:2748:2748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_368\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2907:2907:2907) (2748:2748:2748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_368\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_368\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2907:2907:2907) (2748:2748:2748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_368\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_368\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2907:2907:2907) (2748:2748:2748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_369\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT asdata (725:725:725) (787:787:787))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2907:2907:2907) (2748:2748:2748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_371\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT asdata (708:708:708) (774:774:774))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2907:2907:2907) (2748:2748:2748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_371\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1242:1242:1242) (1104:1104:1104))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_371\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (3310:3310:3310) (3094:3094:3094))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_371\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2098:2098:2098))
        (PORT asdata (1342:1342:1342) (1286:1286:1286))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2885:2885:2885) (2717:2717:2717))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_372\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT asdata (974:974:974) (944:944:944))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2907:2907:2907) (2748:2748:2748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_374\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2098:2098:2098))
        (PORT asdata (940:940:940) (933:933:933))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2885:2885:2885) (2717:2717:2717))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_374\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2098:2098:2098))
        (PORT asdata (928:928:928) (908:908:908))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2885:2885:2885) (2717:2717:2717))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_374\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_374\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2885:2885:2885) (2717:2717:2717))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_375\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2098:2098:2098))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2108:2108:2108) (2042:2042:2042))
        (PORT ena (2885:2885:2885) (2717:2717:2717))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_377\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2102:2102:2102))
        (PORT asdata (1328:1328:1328) (1223:1223:1223))
        (PORT clrn (2113:2113:2113) (2046:2046:2046))
        (PORT ena (2904:2904:2904) (2732:2732:2732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_377\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2102:2102:2102))
        (PORT asdata (965:965:965) (933:933:933))
        (PORT clrn (2113:2113:2113) (2046:2046:2046))
        (PORT ena (2904:2904:2904) (2732:2732:2732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_377\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_377\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2113:2113:2113) (2046:2046:2046))
        (PORT ena (2904:2904:2904) (2732:2732:2732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_378\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2102:2102:2102))
        (PORT asdata (732:732:732) (797:797:797))
        (PORT clrn (2113:2113:2113) (2046:2046:2046))
        (PORT ena (2904:2904:2904) (2732:2732:2732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_380\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2097:2097:2097))
        (PORT asdata (1283:1283:1283) (1200:1200:1200))
        (PORT clrn (2108:2108:2108) (2041:2041:2041))
        (PORT ena (3266:3266:3266) (3023:3023:3023))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_380\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2097:2097:2097))
        (PORT asdata (703:703:703) (765:765:765))
        (PORT clrn (2108:2108:2108) (2041:2041:2041))
        (PORT ena (3266:3266:3266) (3023:3023:3023))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_380\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (482:482:482))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_380\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2108:2108:2108) (2041:2041:2041))
        (PORT ena (3266:3266:3266) (3023:3023:3023))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_381\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2097:2097:2097))
        (PORT asdata (1228:1228:1228) (1123:1123:1123))
        (PORT clrn (2108:2108:2108) (2041:2041:2041))
        (PORT ena (3266:3266:3266) (3023:3023:3023))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_383\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2097:2097:2097))
        (PORT asdata (723:723:723) (784:784:784))
        (PORT clrn (2108:2108:2108) (2041:2041:2041))
        (PORT ena (3266:3266:3266) (3023:3023:3023))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_383\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (492:492:492) (477:477:477))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_383\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2108:2108:2108) (2041:2041:2041))
        (PORT ena (3266:3266:3266) (3023:3023:3023))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_383\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_383\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2108:2108:2108) (2041:2041:2041))
        (PORT ena (3266:3266:3266) (3023:3023:3023))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_384\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2097:2097:2097))
        (PORT asdata (725:725:725) (786:786:786))
        (PORT clrn (2108:2108:2108) (2041:2041:2041))
        (PORT ena (3266:3266:3266) (3023:3023:3023))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_386\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT asdata (923:923:923) (905:905:905))
        (PORT clrn (2109:2109:2109) (2041:2041:2041))
        (PORT ena (3294:3294:3294) (3070:3070:3070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_386\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_386\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2109:2109:2109) (2041:2041:2041))
        (PORT ena (3294:3294:3294) (3070:3070:3070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_386\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_386\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2109:2109:2109) (2041:2041:2041))
        (PORT ena (3294:3294:3294) (3070:3070:3070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_387\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT asdata (718:718:718) (786:786:786))
        (PORT clrn (2109:2109:2109) (2041:2041:2041))
        (PORT ena (3294:3294:3294) (3070:3070:3070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_389\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT asdata (725:725:725) (786:786:786))
        (PORT clrn (2109:2109:2109) (2041:2041:2041))
        (PORT ena (3294:3294:3294) (3070:3070:3070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_389\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT asdata (915:915:915) (908:908:908))
        (PORT clrn (2109:2109:2109) (2041:2041:2041))
        (PORT ena (3294:3294:3294) (3070:3070:3070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_389\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_389\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2109:2109:2109) (2041:2041:2041))
        (PORT ena (3294:3294:3294) (3070:3070:3070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_390\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2098:2098:2098))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2109:2109:2109) (2041:2041:2041))
        (PORT ena (3294:3294:3294) (3070:3070:3070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_392\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2102:2102:2102))
        (PORT asdata (1295:1295:1295) (1229:1229:1229))
        (PORT clrn (2113:2113:2113) (2045:2045:2045))
        (PORT ena (2918:2918:2918) (2728:2728:2728))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_392\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_392\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2113:2113:2113) (2045:2045:2045))
        (PORT ena (2918:2918:2918) (2728:2728:2728))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_392\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_392\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2113:2113:2113) (2045:2045:2045))
        (PORT ena (2918:2918:2918) (2728:2728:2728))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_393\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2088:2088:2088))
        (PORT asdata (1272:1272:1272) (1228:1228:1228))
        (PORT clrn (2097:2097:2097) (2032:2032:2032))
        (PORT ena (3605:3605:3605) (3316:3316:3316))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_395\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (1566:1566:1566) (1437:1437:1437))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4105:4105:4105) (3818:3818:3818))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_395\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (910:910:910) (904:904:904))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4105:4105:4105) (3818:3818:3818))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_395\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_395\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4105:4105:4105) (3818:3818:3818))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_396\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (985:985:985) (951:951:951))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4105:4105:4105) (3818:3818:3818))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_398\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (711:711:711) (775:775:775))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4105:4105:4105) (3818:3818:3818))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_398\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_398\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4105:4105:4105) (3818:3818:3818))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_398\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (510:510:510) (494:494:494))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_398\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4105:4105:4105) (3818:3818:3818))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_399\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4105:4105:4105) (3818:3818:3818))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_401\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (712:712:712) (776:776:776))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4105:4105:4105) (3818:3818:3818))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_401\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (977:977:977) (951:951:951))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (3511:3511:3511) (3266:3266:3266))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_401\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (3511:3511:3511) (3266:3266:3266))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_402\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (492:492:492) (474:474:474))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_402\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2079:2079:2079) (2013:2013:2013))
        (PORT ena (3511:3511:3511) (3266:3266:3266))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_404\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (938:938:938) (918:918:918))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4105:4105:4105) (3818:3818:3818))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_404\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (914:914:914) (902:902:902))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4105:4105:4105) (3818:3818:3818))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_404\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_404\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4105:4105:4105) (3818:3818:3818))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_405\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (719:719:719) (787:787:787))
        (PORT clrn (2080:2080:2080) (2014:2014:2014))
        (PORT ena (4105:4105:4105) (3818:3818:3818))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_407\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (1634:1634:1634) (1491:1491:1491))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (3294:3294:3294) (3082:3082:3082))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_407\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (494:494:494) (477:477:477))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_407\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (3294:3294:3294) (3082:3082:3082))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_407\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_407\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (3294:3294:3294) (3082:3082:3082))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_408\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (732:732:732) (796:796:796))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (3294:3294:3294) (3082:3082:3082))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_410\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (701:701:701) (763:763:763))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (3294:3294:3294) (3082:3082:3082))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_410\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (909:909:909) (815:815:815))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_410\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (3310:3310:3310) (3094:3094:3094))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_410\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_410\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2085:2085:2085) (2018:2018:2018))
        (PORT ena (3310:3310:3310) (3094:3094:3094))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_411\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2088:2088:2088))
        (PORT asdata (1278:1278:1278) (1221:1221:1221))
        (PORT clrn (2097:2097:2097) (2031:2031:2031))
        (PORT ena (3294:3294:3294) (3082:3082:3082))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT asdata (2025:2025:2025) (1813:1813:1813))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4063:4063:4063) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (488:488:488) (472:472:472))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4063:4063:4063) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4063:4063:4063) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (795:795:795) (702:702:702))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4063:4063:4063) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4063:4063:4063) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4063:4063:4063) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2064:2064:2064))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (4063:4063:4063) (3737:3737:3737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT asdata (1577:1577:1577) (1411:1411:1411))
        (PORT clrn (2085:2085:2085) (2020:2020:2020))
        (PORT ena (1512:1512:1512) (1347:1347:1347))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2063:2063:2063))
        (PORT asdata (1616:1616:1616) (1464:1464:1464))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4411:4411:4411) (4010:4010:4010))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2063:2063:2063))
        (PORT asdata (703:703:703) (765:765:765))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (PORT ena (4411:4411:4411) (4010:4010:4010))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT asdata (1965:1965:1965) (1774:1774:1774))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT asdata (725:725:725) (786:786:786))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT asdata (725:725:725) (786:786:786))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT asdata (724:724:724) (785:785:785))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT asdata (725:725:725) (786:786:786))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT asdata (726:726:726) (787:787:787))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (354:354:354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2091:2091:2091) (2025:2025:2025))
        (PORT ena (1899:1899:1899) (1639:1639:1639))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT asdata (1354:1354:1354) (1246:1246:1246))
        (PORT clrn (2084:2084:2084) (2018:2018:2018))
        (PORT ena (997:997:997) (970:970:970))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (754:754:754))
        (PORT datab (971:971:971) (849:849:849))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (548:548:548))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (546:546:546))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2024:2024:2024))
        (PORT ena (1566:1566:1566) (1391:1391:1391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (861:861:861))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (873:873:873))
        (PORT datab (925:925:925) (808:808:808))
        (PORT datac (1219:1219:1219) (1005:1005:1005))
        (PORT datad (810:810:810) (680:680:680))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2058:2058:2058))
        (PORT asdata (701:701:701) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2058:2058:2058))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|collect_data)
    (DELAY
      (ABSOLUTE
        (PORT datac (306:306:306) (374:374:374))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (1544:1544:1544) (1385:1385:1385))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (957:957:957) (860:860:860))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (873:873:873))
        (PORT datab (926:926:926) (809:809:809))
        (PORT datac (1218:1218:1218) (1006:1006:1006))
        (PORT datad (780:780:780) (664:664:664))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (1544:1544:1544) (1385:1385:1385))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (943:943:943) (859:859:859))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (390:390:390))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (472:472:472))
        (PORT datab (1250:1250:1250) (1026:1026:1026))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (462:462:462) (405:405:405))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2035:2035:2035))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2064:2064:2064) (1997:1997:1997))
        (PORT ena (1551:1551:1551) (1429:1429:1429))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (627:627:627) (578:578:578))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (415:415:415))
        (PORT datab (1205:1205:1205) (1035:1035:1035))
        (PORT datac (441:441:441) (389:389:389))
        (PORT datad (522:522:522) (454:454:454))
        (IOPATH dataa combout (394:394:394) (419:419:419))
        (IOPATH datab combout (400:400:400) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2064:2064:2064) (1996:1996:1996))
        (PORT ena (1829:1829:1829) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (557:557:557))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (418:418:418))
        (PORT datab (1196:1196:1196) (1024:1024:1024))
        (PORT datac (489:489:489) (414:414:414))
        (PORT datad (522:522:522) (454:454:454))
        (IOPATH dataa combout (394:394:394) (419:419:419))
        (IOPATH datab combout (400:400:400) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2064:2064:2064) (1996:1996:1996))
        (PORT ena (1829:1829:1829) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (581:581:581))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (419:419:419))
        (PORT datab (1200:1200:1200) (1029:1029:1029))
        (PORT datac (488:488:488) (414:414:414))
        (PORT datad (521:521:521) (456:456:456))
        (IOPATH dataa combout (394:394:394) (419:419:419))
        (IOPATH datab combout (400:400:400) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2064:2064:2064) (1996:1996:1996))
        (PORT ena (1829:1829:1829) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (578:578:578) (552:552:552))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (413:413:413))
        (PORT datab (348:348:348) (366:366:366))
        (PORT datac (1149:1149:1149) (990:990:990))
        (PORT datad (439:439:439) (375:375:375))
        (IOPATH dataa combout (377:377:377) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2064:2064:2064) (1996:1996:1996))
        (PORT ena (1829:1829:1829) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (569:569:569))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (409:409:409))
        (PORT datab (353:353:353) (371:371:371))
        (PORT datac (1157:1157:1157) (1001:1001:1001))
        (PORT datad (476:476:476) (399:399:399))
        (IOPATH dataa combout (377:377:377) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2064:2064:2064) (1996:1996:1996))
        (PORT ena (1829:1829:1829) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (551:551:551))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (409:409:409))
        (PORT datab (1206:1206:1206) (1037:1037:1037))
        (PORT datac (438:438:438) (382:382:382))
        (PORT datad (523:523:523) (457:457:457))
        (IOPATH dataa combout (394:394:394) (419:419:419))
        (IOPATH datab combout (400:400:400) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2064:2064:2064) (1996:1996:1996))
        (PORT ena (1829:1829:1829) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (519:519:519))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (410:410:410))
        (PORT datab (353:353:353) (371:371:371))
        (PORT datac (1158:1158:1158) (1002:1002:1002))
        (PORT datad (755:755:755) (604:604:604))
        (IOPATH dataa combout (377:377:377) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2064:2064:2064) (1996:1996:1996))
        (PORT ena (1829:1829:1829) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (533:533:533))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (418:418:418))
        (PORT datab (351:351:351) (368:368:368))
        (PORT datac (1153:1153:1153) (998:998:998))
        (PORT datad (748:748:748) (600:600:600))
        (IOPATH dataa combout (377:377:377) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2064:2064:2064) (1996:1996:1996))
        (PORT ena (1829:1829:1829) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (PORT datab (349:349:349) (406:406:406))
        (PORT datac (307:307:307) (373:373:373))
        (PORT datad (308:308:308) (367:367:367))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (423:423:423))
        (PORT datab (363:363:363) (418:418:418))
        (PORT datac (559:559:559) (531:531:531))
        (PORT datad (320:320:320) (376:376:376))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (866:866:866))
        (PORT datab (939:939:939) (861:861:861))
        (PORT datac (906:906:906) (830:830:830))
        (PORT datad (295:295:295) (357:357:357))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~35)
    (DELAY
      (ABSOLUTE
        (PORT datad (540:540:540) (506:506:506))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (412:412:412))
        (PORT datab (353:353:353) (371:371:371))
        (PORT datac (1155:1155:1155) (999:999:999))
        (PORT datad (475:475:475) (401:401:401))
        (IOPATH dataa combout (377:377:377) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2064:2064:2064) (1996:1996:1996))
        (PORT ena (1829:1829:1829) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (269:269:269) (276:276:276))
        (PORT datac (756:756:756) (605:605:605))
        (PORT datad (306:306:306) (364:364:364))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (871:871:871))
        (PORT datab (926:926:926) (805:805:805))
        (PORT datac (1219:1219:1219) (1002:1002:1002))
        (PORT datad (859:859:859) (719:719:719))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (1544:1544:1544) (1385:1385:1385))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2024:2024:2024))
        (PORT ena (1566:1566:1566) (1391:1391:1391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1088:1088:1088))
        (PORT datab (939:939:939) (861:861:861))
        (PORT datac (842:842:842) (791:791:791))
        (PORT datad (295:295:295) (357:357:357))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (614:614:614) (567:567:567))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (611:611:611) (569:569:569))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (549:549:549))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (565:565:565))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2024:2024:2024))
        (PORT ena (1566:1566:1566) (1391:1391:1391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2024:2024:2024))
        (PORT ena (1566:1566:1566) (1391:1391:1391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (902:902:902))
        (PORT datab (953:953:953) (895:895:895))
        (PORT datac (274:274:274) (337:337:337))
        (PORT datad (275:275:275) (331:331:331))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2024:2024:2024))
        (PORT ena (1566:1566:1566) (1391:1391:1391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2024:2024:2024))
        (PORT ena (1566:1566:1566) (1391:1391:1391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (890:890:890))
        (PORT datab (962:962:962) (857:857:857))
        (PORT datac (275:275:275) (338:338:338))
        (PORT datad (275:275:275) (331:331:331))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2063:2063:2063))
        (PORT asdata (1348:1348:1348) (1241:1241:1241))
        (PORT clrn (2090:2090:2090) (2024:2024:2024))
        (PORT ena (1566:1566:1566) (1391:1391:1391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2024:2024:2024))
        (PORT ena (1566:1566:1566) (1391:1391:1391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1031:1031:1031))
        (PORT datab (1178:1178:1178) (1027:1027:1027))
        (PORT datad (273:273:273) (329:329:329))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (783:783:783))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datac (223:223:223) (238:238:238))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (613:613:613) (566:566:566))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (557:557:557) (542:542:542))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (571:571:571))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (579:579:579))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\]\~34)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2024:2024:2024))
        (PORT ena (1566:1566:1566) (1391:1391:1391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (346:346:346) (403:403:403))
        (PORT datac (833:833:833) (784:784:784))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2024:2024:2024))
        (PORT ena (1566:1566:1566) (1391:1391:1391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2024:2024:2024))
        (PORT ena (1566:1566:1566) (1391:1391:1391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1302:1302:1302))
        (PORT datab (347:347:347) (403:403:403))
        (PORT datac (305:305:305) (370:370:370))
        (PORT datad (874:874:874) (813:813:813))
        (IOPATH dataa combout (420:420:420) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2024:2024:2024))
        (PORT ena (1566:1566:1566) (1391:1391:1391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2024:2024:2024))
        (PORT ena (1566:1566:1566) (1391:1391:1391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (829:829:829))
        (PORT datab (347:347:347) (404:404:404))
        (PORT datac (869:869:869) (806:806:806))
        (PORT datad (816:816:816) (723:723:723))
        (IOPATH dataa combout (420:420:420) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (806:806:806))
        (PORT datab (268:268:268) (274:274:274))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (437:437:437) (373:373:373))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (871:871:871))
        (PORT datab (912:912:912) (818:818:818))
        (PORT datac (1218:1218:1218) (1001:1001:1001))
        (PORT datad (883:883:883) (764:764:764))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (451:451:451))
        (PORT datac (876:876:876) (754:754:754))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT asdata (873:873:873) (822:822:822))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1855:1855:1855) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (399:399:399))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (796:796:796))
        (PORT datac (450:450:450) (384:384:384))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT asdata (1113:1113:1113) (980:980:980))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1855:1855:1855) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (392:392:392))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (417:417:417))
        (PORT datac (882:882:882) (756:756:756))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT asdata (921:921:921) (849:849:849))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1855:1855:1855) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (447:447:447))
        (PORT datac (865:865:865) (745:745:745))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT asdata (1884:1884:1884) (1594:1594:1594))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1855:1855:1855) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (452:452:452))
        (PORT datab (744:744:744) (623:623:623))
        (PORT datac (452:452:452) (387:387:387))
        (PORT datad (442:442:442) (375:375:375))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (234:234:234) (253:253:253))
        (PORT datad (777:777:777) (650:650:650))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT asdata (671:671:671) (685:685:685))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1855:1855:1855) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (523:523:523))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (428:428:428))
        (PORT datac (868:868:868) (748:748:748))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT asdata (1136:1136:1136) (996:996:996))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1855:1855:1855) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (392:392:392))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (790:790:790))
        (PORT datac (450:450:450) (388:388:388))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT asdata (1451:1451:1451) (1228:1228:1228))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1855:1855:1855) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (419:419:419))
        (PORT datac (881:881:881) (756:756:756))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT asdata (1148:1148:1148) (1009:1009:1009))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1855:1855:1855) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (393:393:393))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (539:539:539) (446:446:446))
        (PORT datac (875:875:875) (753:753:753))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT asdata (923:923:923) (853:853:853))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1855:1855:1855) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (722:722:722))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (236:236:236) (255:255:255))
        (PORT datad (780:780:780) (655:655:655))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT asdata (917:917:917) (844:844:844))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1855:1855:1855) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (532:532:532))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (286:286:286))
        (PORT datad (780:780:780) (652:652:652))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT asdata (674:674:674) (687:687:687))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1855:1855:1855) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (893:893:893) (768:768:768))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (462:462:462))
        (PORT datac (874:874:874) (754:754:754))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT asdata (918:918:918) (849:849:849))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1855:1855:1855) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (476:476:476))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (295:295:295))
        (PORT datab (279:279:279) (290:290:290))
        (PORT datac (236:236:236) (254:254:254))
        (PORT datad (251:251:251) (260:260:260))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (427:427:427))
        (PORT datab (540:540:540) (445:445:445))
        (PORT datac (451:451:451) (386:386:386))
        (PORT datad (444:444:444) (378:378:378))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (680:680:680))
        (PORT datab (914:914:914) (823:823:823))
        (PORT datac (805:805:805) (646:646:646))
        (PORT datad (938:938:938) (821:821:821))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (862:862:862))
        (PORT datab (915:915:915) (819:819:819))
        (PORT datac (1222:1222:1222) (1003:1003:1003))
        (PORT datad (886:886:886) (765:765:765))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (639:639:639))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datad (233:233:233) (243:243:243))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (1544:1544:1544) (1385:1385:1385))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (549:549:549) (531:531:531))
        (PORT datac (885:885:885) (823:823:823))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2084:2084:2084) (2019:2019:2019))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1943:1943:1943) (1643:1643:1643))
        (PORT datab (334:334:334) (393:393:393))
        (PORT datad (289:289:289) (350:350:350))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (803:803:803) (712:712:712))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (406:406:406))
        (PORT datab (1201:1201:1201) (1057:1057:1057))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (418:418:418))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datad (297:297:297) (352:352:352))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (538:538:538) (528:528:528))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_283\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2066:2066:2066))
        (PORT asdata (1741:1741:1741) (1601:1601:1601))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (398:398:398))
        (PORT datab (2021:2021:2021) (1752:1752:1752))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1124:1124:1124) (980:980:980))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_277\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT asdata (749:749:749) (821:821:821))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (434:434:434))
        (PORT datab (547:547:547) (527:527:527))
        (PORT datad (297:297:297) (352:352:352))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (770:770:770))
        (PORT datab (547:547:547) (530:530:530))
        (PORT datad (1826:1826:1826) (1543:1543:1543))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~188)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (276:276:276))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (407:407:407))
        (PORT datab (1292:1292:1292) (1157:1157:1157))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (284:284:284))
        (PORT datab (877:877:877) (719:719:719))
        (PORT datad (224:224:224) (232:232:232))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1941:1941:1941) (1641:1641:1641))
        (PORT datab (333:333:333) (392:392:392))
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (537:537:537))
        (PORT datab (367:367:367) (429:429:429))
        (PORT datad (290:290:290) (350:350:350))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (666:666:666))
        (PORT datab (536:536:536) (443:443:443))
        (PORT datad (298:298:298) (353:353:353))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (399:399:399))
        (PORT datab (917:917:917) (811:811:811))
        (PORT datad (853:853:853) (763:763:763))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (876:876:876))
        (PORT datab (1628:1628:1628) (1400:1400:1400))
        (PORT datad (1220:1220:1220) (1075:1075:1075))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (854:854:854))
        (PORT datab (1231:1231:1231) (1051:1051:1051))
        (PORT datad (842:842:842) (796:796:796))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (873:873:873))
        (PORT datab (1628:1628:1628) (1400:1400:1400))
        (PORT datad (1219:1219:1219) (1073:1073:1073))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (811:811:811))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1092:1092:1092))
        (PORT datab (334:334:334) (393:393:393))
        (PORT datad (512:512:512) (485:485:485))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1861:1861:1861) (1586:1586:1586))
        (PORT datab (632:632:632) (597:597:597))
        (PORT datad (1141:1141:1141) (1037:1037:1037))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (416:416:416))
        (PORT datab (756:756:756) (639:639:639))
        (PORT datad (297:297:297) (352:352:352))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~177)
    (DELAY
      (ABSOLUTE
        (PORT datab (1248:1248:1248) (1089:1089:1089))
        (PORT datad (507:507:507) (494:494:494))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (526:526:526))
        (PORT datab (1248:1248:1248) (1089:1089:1089))
        (PORT datad (508:508:508) (495:495:495))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (PORT datab (268:268:268) (274:274:274))
        (PORT datad (688:688:688) (565:565:565))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (760:760:760))
        (PORT datab (907:907:907) (744:744:744))
        (PORT datac (1077:1077:1077) (879:879:879))
        (PORT datad (817:817:817) (680:680:680))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1104:1104:1104))
        (PORT datab (482:482:482) (416:416:416))
        (PORT datac (1502:1502:1502) (1232:1232:1232))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3843:3843:3843) (3311:3311:3311))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (402:402:402))
        (PORT datab (1897:1897:1897) (1595:1595:1595))
        (PORT datad (845:845:845) (768:768:768))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (1690:1690:1690) (1571:1571:1571))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_238\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT asdata (2120:2120:2120) (1944:1944:1944))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (404:404:404))
        (PORT datab (1725:1725:1725) (1551:1551:1551))
        (PORT datad (291:291:291) (353:353:353))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (641:641:641))
        (PORT datab (323:323:323) (380:380:380))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2008:2008:2008) (1801:1801:1801))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1310:1310:1310))
        (PORT datad (306:306:306) (364:364:364))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_232\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2060:2060:2060))
        (PORT asdata (1831:1831:1831) (1697:1697:1697))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1314:1314:1314))
        (PORT datab (563:563:563) (537:537:537))
        (PORT datad (513:513:513) (500:500:500))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (PORT datab (1092:1092:1092) (876:876:876))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3582:3582:3582) (3091:3091:3091))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (1520:1520:1520))
        (PORT datab (553:553:553) (536:536:536))
        (PORT datad (288:288:288) (349:349:349))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT asdata (2994:2994:2994) (2661:2661:2661))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2030:2030:2030) (1707:1707:1707))
        (PORT datab (335:335:335) (395:395:395))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (425:425:425))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datad (490:490:490) (478:478:478))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_226\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT asdata (2180:2180:2180) (1908:1908:1908))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (413:413:413))
        (PORT datab (1871:1871:1871) (1565:1565:1565))
        (PORT datad (290:290:290) (352:352:352))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT asdata (1736:1736:1736) (1640:1640:1640))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1515:1515:1515))
        (PORT datab (1626:1626:1626) (1446:1446:1446))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (535:535:535) (519:519:519))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (694:694:694))
        (PORT datab (878:878:878) (752:752:752))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (437:437:437) (372:372:372))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1522:1522:1522) (1300:1300:1300))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_247\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2060:2060:2060))
        (PORT asdata (1966:1966:1966) (1782:1782:1782))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1396:1396:1396))
        (PORT datab (550:550:550) (532:532:532))
        (PORT datad (291:291:291) (353:353:353))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1603:1603:1603) (1349:1349:1349))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1063:1063:1063))
        (PORT datab (336:336:336) (396:396:396))
        (PORT datad (852:852:852) (765:765:765))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (401:401:401))
        (PORT datab (1725:1725:1725) (1552:1552:1552))
        (PORT datad (290:290:290) (350:350:350))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datad (726:726:726) (582:582:582))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (409:409:409))
        (PORT datab (1573:1573:1573) (1389:1389:1389))
        (PORT datad (290:290:290) (350:350:350))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (636:636:636))
        (PORT datab (882:882:882) (756:756:756))
        (PORT datad (728:728:728) (584:584:584))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1219:1219:1219) (1059:1059:1059))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (541:541:541))
        (PORT datab (558:558:558) (542:542:542))
        (PORT datad (875:875:875) (794:794:794))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1095:1095:1095))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (512:512:512) (487:487:487))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT asdata (1291:1291:1291) (1220:1220:1220))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_253\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT asdata (1948:1948:1948) (1688:1688:1688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1301:1301:1301))
        (PORT datab (547:547:547) (531:531:531))
        (PORT datad (292:292:292) (355:355:355))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (410:410:410))
        (PORT datab (1558:1558:1558) (1282:1282:1282))
        (PORT datad (291:291:291) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (730:730:730))
        (PORT datab (468:468:468) (399:399:399))
        (PORT datac (832:832:832) (693:693:693))
        (PORT datad (1110:1110:1110) (898:898:898))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2470:2470:2470) (2139:2139:2139))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (559:559:559))
        (PORT datab (334:334:334) (394:394:394))
        (PORT datad (322:322:322) (386:386:386))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1538:1538:1538) (1359:1359:1359))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (538:538:538))
        (PORT datab (571:571:571) (555:555:555))
        (PORT datad (291:291:291) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1226:1226:1226) (1153:1153:1153))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1308:1308:1308))
        (PORT datab (952:952:952) (893:893:893))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (535:535:535) (523:523:523))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_202\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT asdata (955:955:955) (938:938:938))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (554:554:554))
        (PORT datab (334:334:334) (393:393:393))
        (PORT datad (326:326:326) (390:390:390))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (619:619:619))
        (PORT datab (914:914:914) (763:763:763))
        (PORT datad (775:775:775) (645:645:645))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1929:1929:1929) (1715:1715:1715))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (806:806:806))
        (PORT datab (332:332:332) (392:392:392))
        (PORT datad (511:511:511) (500:500:500))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_196\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2058:2058:2058))
        (PORT asdata (959:959:959) (948:948:948))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (538:538:538))
        (PORT datab (574:574:574) (555:555:555))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1926:1926:1926) (1742:1742:1742))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1047:1047:1047))
        (PORT datab (1321:1321:1321) (1150:1150:1150))
        (PORT datad (306:306:306) (365:365:365))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datad (440:440:440) (363:363:363))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_190\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT asdata (951:951:951) (945:945:945))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (849:849:849))
        (PORT datab (334:334:334) (393:393:393))
        (PORT datad (847:847:847) (762:762:762))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (808:808:808) (676:676:676))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1885:1885:1885) (1669:1669:1669))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_220\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT asdata (2243:2243:2243) (1982:1982:1982))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (832:832:832))
        (PORT datab (1859:1859:1859) (1590:1590:1590))
        (PORT datad (561:561:561) (541:541:541))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1942:1942:1942) (1757:1757:1757))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (555:555:555))
        (PORT datab (365:365:365) (427:427:427))
        (PORT datad (885:885:885) (786:786:786))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_214\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT asdata (943:943:943) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (550:550:550))
        (PORT datab (363:363:363) (425:425:425))
        (PORT datad (881:881:881) (782:782:782))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datad (436:436:436) (374:374:374))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1423:1423:1423))
        (PORT datab (620:620:620) (582:582:582))
        (PORT datad (875:875:875) (782:782:782))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (429:429:429))
        (PORT datab (1126:1126:1126) (925:925:925))
        (PORT datad (730:730:730) (591:591:591))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1282:1282:1282) (1192:1192:1192))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (398:398:398))
        (PORT datab (553:553:553) (526:526:526))
        (PORT datad (1783:1783:1783) (1521:1521:1521))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1263:1263:1263) (1109:1109:1109))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1441:1441:1441))
        (PORT datab (346:346:346) (402:402:402))
        (PORT datad (292:292:292) (355:355:355))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (539:539:539) (448:448:448))
        (PORT datad (1147:1147:1147) (1026:1026:1026))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1275:1275:1275) (1171:1171:1171))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (563:563:563))
        (PORT datab (1586:1586:1586) (1378:1378:1378))
        (PORT datad (291:291:291) (351:351:351))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_208\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2045:2045:2045))
        (PORT asdata (2294:2294:2294) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (565:565:565))
        (PORT datab (1850:1850:1850) (1576:1576:1576))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (412:412:412))
        (PORT datab (269:269:269) (275:275:275))
        (PORT datad (796:796:796) (646:646:646))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (822:822:822) (728:728:728))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (766:766:766) (603:603:603))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1615:1615:1615) (1500:1500:1500))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (552:552:552))
        (PORT datab (336:336:336) (397:397:397))
        (PORT datad (344:344:344) (407:407:407))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_172\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT asdata (976:976:976) (955:955:955))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (553:553:553))
        (PORT datab (336:336:336) (396:396:396))
        (PORT datad (346:346:346) (410:410:410))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~111)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (406:406:406))
        (PORT datad (224:224:224) (232:232:232))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2093:2093:2093))
        (PORT asdata (1304:1304:1304) (1224:1224:1224))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (411:411:411))
        (PORT datab (336:336:336) (396:396:396))
        (PORT datad (1201:1201:1201) (1104:1104:1104))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2081:2081:2081))
        (PORT asdata (1307:1307:1307) (1263:1263:1263))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_178\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2064:2064:2064))
        (PORT asdata (1315:1315:1315) (1289:1289:1289))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (902:902:902))
        (PORT datab (331:331:331) (390:390:390))
        (PORT datad (304:304:304) (363:363:363))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (836:836:836))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT asdata (2397:2397:2397) (2208:2208:2208))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_160\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT asdata (1320:1320:1320) (1232:1232:1232))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (847:847:847))
        (PORT datab (333:333:333) (392:392:392))
        (PORT datad (504:504:504) (477:477:477))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (393:393:393))
        (PORT datad (521:521:521) (521:521:521))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (415:415:415))
        (PORT datab (268:268:268) (274:274:274))
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1713:1713:1713) (1553:1553:1553))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_166\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT asdata (2037:2037:2037) (1885:1885:1885))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1498:1498:1498))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (505:505:505) (493:493:493))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1684:1684:1684) (1562:1562:1562))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1070:1070:1070))
        (PORT datab (334:334:334) (393:393:393))
        (PORT datad (847:847:847) (761:761:761))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (536:536:536) (525:525:525))
        (PORT datad (1068:1068:1068) (856:856:856))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2046:2046:2046))
        (PORT asdata (2730:2730:2730) (2498:2498:2498))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_154\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2046:2046:2046))
        (PORT asdata (2312:2312:2312) (2026:2026:2026))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2526:2526:2526) (2091:2091:2091))
        (PORT datab (1538:1538:1538) (1310:1310:1310))
        (PORT datad (522:522:522) (514:514:514))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (790:790:790))
        (PORT datab (1538:1538:1538) (1311:1311:1311))
        (PORT datad (520:520:520) (512:512:512))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (828:828:828) (660:660:660))
        (PORT datad (793:793:793) (646:646:646))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1495:1495:1495))
        (PORT datab (336:336:336) (395:395:395))
        (PORT datad (505:505:505) (490:490:490))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1704:1704:1704) (1561:1561:1561))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (812:812:812))
        (PORT datab (869:869:869) (776:776:776))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (996:996:996))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datad (438:438:438) (378:378:378))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (985:985:985))
        (PORT datab (842:842:842) (664:664:664))
        (PORT datac (1584:1584:1584) (1351:1351:1351))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2060:2060:2060))
        (PORT asdata (3493:3493:3493) (3148:3148:3148))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_184\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2060:2060:2060))
        (PORT asdata (1292:1292:1292) (1228:1228:1228))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (842:842:842))
        (PORT datab (337:337:337) (396:396:396))
        (PORT datad (522:522:522) (504:504:504))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (845:845:845))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (521:521:521) (502:502:502))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1568:1568:1568) (1432:1432:1432))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (413:413:413))
        (PORT datab (631:631:631) (582:582:582))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (901:901:901))
        (PORT datab (333:333:333) (392:392:392))
        (PORT datad (305:305:305) (364:364:364))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datab (489:489:489) (416:416:416))
        (PORT datad (850:850:850) (706:706:706))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (417:417:417))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (726:726:726))
        (PORT datab (1591:1591:1591) (1375:1375:1375))
        (PORT datac (1181:1181:1181) (994:994:994))
        (PORT datad (1153:1153:1153) (1010:1010:1010))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (1226:1226:1226) (1044:1044:1044))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4563:4563:4563) (4641:4641:4641))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_49\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2044:2044:2044))
        (PORT asdata (1227:1227:1227) (1143:1143:1143))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~424)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (408:408:408))
        (PORT datab (1824:1824:1824) (1461:1461:1461))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2561:2561:2561) (2210:2210:2210))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_43\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2065:2065:2065))
        (PORT asdata (737:737:737) (811:811:811))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~421)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (404:404:404))
        (PORT datab (355:355:355) (419:419:419))
        (PORT datad (1762:1762:1762) (1494:1494:1494))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~420)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (403:403:403))
        (PORT datab (353:353:353) (418:418:418))
        (PORT datad (1762:1762:1762) (1494:1494:1494))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~422)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (424:424:424))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~423)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (404:404:404))
        (PORT datab (871:871:871) (755:755:755))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~425)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (450:450:450))
        (PORT datab (926:926:926) (788:788:788))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT asdata (4684:4684:4684) (4730:4730:4730))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_55\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT asdata (760:760:760) (838:838:838))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~430)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (451:451:451))
        (PORT datab (332:332:332) (392:392:392))
        (PORT datad (811:811:811) (741:741:741))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2044:2044:2044))
        (PORT asdata (5118:5118:5118) (5153:5153:5153))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_52\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2044:2044:2044))
        (PORT asdata (725:725:725) (786:786:786))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~427)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1475:1475:1475) (1225:1225:1225))
        (PORT datab (559:559:559) (544:544:544))
        (PORT datad (305:305:305) (363:363:363))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~426)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1139:1139:1139))
        (PORT datab (562:562:562) (545:545:545))
        (PORT datad (523:523:523) (521:521:521))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~428)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (273:273:273))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~429)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (452:452:452))
        (PORT datab (336:336:336) (395:395:395))
        (PORT datad (815:815:815) (746:746:746))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~431)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1451:1451:1451) (1166:1166:1166))
        (PORT datab (1162:1162:1162) (1014:1014:1014))
        (PORT datad (1099:1099:1099) (877:877:877))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (749:749:749))
        (PORT datab (929:929:929) (829:829:829))
        (PORT datad (802:802:802) (676:676:676))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (833:833:833) (728:728:728))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (854:854:854) (715:715:715))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~417)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (405:405:405))
        (PORT datab (2487:2487:2487) (1990:1990:1990))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_40\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2065:2065:2065))
        (PORT asdata (1799:1799:1799) (1545:1545:1545))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~418)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (403:403:403))
        (PORT datab (2487:2487:2487) (1991:1991:1991))
        (PORT datad (290:290:290) (352:352:352))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1138:1138:1138) (976:976:976))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_37\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT asdata (2542:2542:2542) (2214:2214:2214))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~415)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2159:2159:2159) (1829:1829:1829))
        (PORT datab (334:334:334) (394:394:394))
        (PORT datad (297:297:297) (352:352:352))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~414)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (766:766:766))
        (PORT datab (2246:2246:2246) (1883:1883:1883))
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~416)
    (DELAY
      (ABSOLUTE
        (PORT datab (886:886:886) (781:781:781))
        (PORT datad (1083:1083:1083) (893:893:893))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~419)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (268:268:268) (274:274:274))
        (PORT datad (438:438:438) (371:371:371))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1866:1866:1866) (1801:1801:1801))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2052:2052:2052))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_28\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2052:2052:2052))
        (PORT asdata (751:751:751) (821:821:821))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~409)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (541:541:541))
        (PORT datab (367:367:367) (429:429:429))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~408)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (537:537:537))
        (PORT datab (349:349:349) (405:405:405))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~410)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (418:418:418))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (880:880:880) (773:773:773))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2459:2459:2459) (2083:2083:2083))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_34\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT asdata (733:733:733) (805:805:805))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~412)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (542:542:542))
        (PORT datab (351:351:351) (413:413:413))
        (PORT datad (527:527:527) (498:498:498))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~411)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (546:546:546))
        (PORT datab (354:354:354) (416:416:416))
        (PORT datad (525:525:525) (500:500:500))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~413)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1310:1310:1310))
        (PORT datab (494:494:494) (421:421:421))
        (PORT datad (821:821:821) (672:672:672))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~432)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (414:414:414))
        (PORT datab (1264:1264:1264) (1075:1075:1075))
        (PORT datac (829:829:829) (723:723:723))
        (PORT datad (479:479:479) (407:407:407))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4093:4093:4093) (4137:4137:4137))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~454)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (552:552:552))
        (PORT datab (1188:1188:1188) (1031:1031:1031))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4196:4196:4196) (4262:4262:4262))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~451)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1409:1409:1409))
        (PORT datab (559:559:559) (544:544:544))
        (PORT datad (801:801:801) (717:717:717))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_79\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2051:2051:2051))
        (PORT asdata (991:991:991) (962:962:962))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~452)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (578:578:578))
        (PORT datab (347:347:347) (403:403:403))
        (PORT datad (517:517:517) (503:503:503))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~453)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datad (438:438:438) (372:372:372))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_82\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2051:2051:2051))
        (PORT asdata (1933:1933:1933) (1728:1728:1728))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~455)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (554:554:554))
        (PORT datab (1188:1188:1188) (1034:1034:1034))
        (PORT datad (291:291:291) (353:353:353))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~456)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1246:1246:1246))
        (PORT datab (480:480:480) (417:417:417))
        (PORT datad (1021:1021:1021) (804:804:804))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4469:4469:4469) (4509:4509:4509))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~439)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (564:564:564))
        (PORT datab (355:355:355) (414:414:414))
        (PORT datad (508:508:508) (487:487:487))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_67\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2057:2057:2057))
        (PORT asdata (952:952:952) (948:948:948))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~440)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (569:569:569))
        (PORT datab (356:356:356) (415:415:415))
        (PORT datad (509:509:509) (489:489:489))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~441)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (416:416:416))
        (PORT datad (435:435:435) (367:367:367))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (4992:4992:4992) (5049:5049:5049))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_70\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2058:2058:2058))
        (PORT asdata (2563:2563:2563) (2217:2217:2217))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~443)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2193:2193:2193) (1833:1833:1833))
        (PORT datab (804:804:804) (727:727:727))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~442)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (410:410:410))
        (PORT datab (2468:2468:2468) (2038:2038:2038))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~444)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1053:1053:1053))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datad (224:224:224) (232:232:232))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4044:4044:4044) (4119:4119:4119))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_73\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2058:2058:2058))
        (PORT asdata (961:961:961) (949:949:949))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~446)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (562:562:562))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~445)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (563:563:563))
        (PORT datab (336:336:336) (395:395:395))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~447)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (274:274:274))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2058:2058:2058))
        (PORT asdata (4463:4463:4463) (4520:4520:4520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~448)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (550:550:550))
        (PORT datab (373:373:373) (437:437:437))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_76\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2058:2058:2058))
        (PORT asdata (759:759:759) (833:833:833))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~449)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (554:554:554))
        (PORT datab (377:377:377) (441:441:441))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~450)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (443:443:443))
        (PORT datab (269:269:269) (275:275:275))
        (PORT datad (698:698:698) (574:574:574))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4169:4169:4169) (4218:4218:4218))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_61\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT asdata (741:741:741) (809:809:809))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~437)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2715:2715:2715) (2201:2201:2201))
        (PORT datab (335:335:335) (395:395:395))
        (PORT datad (517:517:517) (501:501:501))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4468:4468:4468) (4515:4515:4515))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~433)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1105:1105:1105))
        (PORT datab (916:916:916) (812:812:812))
        (PORT datad (796:796:796) (707:707:707))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_58\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT asdata (1634:1634:1634) (1500:1500:1500))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~434)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1113:1113:1113))
        (PORT datab (918:918:918) (815:815:815))
        (PORT datad (792:792:792) (702:702:702))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~435)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (630:630:630))
        (PORT datab (543:543:543) (453:453:453))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~436)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2715:2715:2715) (2201:2201:2201))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (517:517:517) (502:502:502))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~438)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (617:617:617))
        (PORT datab (480:480:480) (419:419:419))
        (PORT datad (1361:1361:1361) (1076:1076:1076))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~457)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1133:1133:1133))
        (PORT datab (1550:1550:1550) (1237:1237:1237))
        (PORT datac (827:827:827) (715:715:715))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT asdata (4512:4512:4512) (4550:4550:4550))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~492)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (427:427:427))
        (PORT datab (334:334:334) (393:393:393))
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_121\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT asdata (742:742:742) (812:812:812))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~493)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (425:425:425))
        (PORT datab (337:337:337) (396:396:396))
        (PORT datad (289:289:289) (350:350:350))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT asdata (4620:4620:4620) (4707:4707:4707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_118\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT asdata (1258:1258:1258) (1201:1201:1201))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~490)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (401:401:401))
        (PORT datab (874:874:874) (809:809:809))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~489)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (403:403:403))
        (PORT datab (873:873:873) (808:808:808))
        (PORT datad (288:288:288) (350:350:350))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~491)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datad (728:728:728) (584:584:584))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~494)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (852:852:852))
        (PORT datab (481:481:481) (420:420:420))
        (PORT datad (734:734:734) (581:581:581))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2051:2051:2051))
        (PORT asdata (4513:4513:4513) (4577:4577:4577))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~495)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (403:403:403))
        (PORT datab (881:881:881) (765:765:765))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_127\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT asdata (1021:1021:1021) (991:991:991))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~496)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (403:403:403))
        (PORT datab (2109:2109:2109) (1895:1895:1895))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~497)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (275:275:275))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT asdata (2683:2683:2683) (2387:2387:2387))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_403\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2052:2052:2052))
        (PORT asdata (1612:1612:1612) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~498)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1069:1069:1069))
        (PORT datab (335:335:335) (395:395:395))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (2405:2405:2405) (2124:2124:2124))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_394\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2052:2052:2052))
        (PORT asdata (1969:1969:1969) (1788:1788:1788))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~499)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (572:572:572))
        (PORT datab (1585:1585:1585) (1396:1396:1396))
        (PORT datad (289:289:289) (350:350:350))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~500)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3660:3660:3660) (3788:3788:3788))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_112\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT asdata (1274:1274:1274) (1204:1204:1204))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~484)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (817:817:817))
        (PORT datab (336:336:336) (396:396:396))
        (PORT datad (291:291:291) (353:353:353))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~483)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (817:817:817))
        (PORT datab (335:335:335) (393:393:393))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~485)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (422:422:422))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4141:4141:4141) (4215:4215:4215))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_115\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT asdata (1206:1206:1206) (1125:1125:1125))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~487)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (546:546:546))
        (PORT datab (821:821:821) (732:732:732))
        (PORT datad (291:291:291) (351:351:351))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~486)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (549:549:549))
        (PORT datab (338:338:338) (393:393:393))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~488)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (669:669:669))
        (PORT datab (788:788:788) (625:625:625))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~501)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (279:279:279))
        (PORT datab (483:483:483) (418:418:418))
        (PORT datac (1034:1034:1034) (861:861:861))
        (PORT datad (480:480:480) (408:408:408))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT asdata (4505:4505:4505) (4597:4597:4597))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_85\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT asdata (967:967:967) (947:947:947))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~459)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (790:790:790))
        (PORT datab (552:552:552) (538:538:538))
        (PORT datad (328:328:328) (386:386:386))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~458)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (789:789:789))
        (PORT datab (550:550:550) (535:535:535))
        (PORT datad (328:328:328) (386:386:386))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~460)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (273:273:273))
        (PORT datad (436:436:436) (368:368:368))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3765:3765:3765) (3912:3912:3912))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~461)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (411:411:411))
        (PORT datab (347:347:347) (403:403:403))
        (PORT datad (289:289:289) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_88\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT asdata (967:967:967) (956:956:956))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~462)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (569:569:569))
        (PORT datab (549:549:549) (532:532:532))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~463)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datad (748:748:748) (603:603:603))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3581:3581:3581) (3630:3630:3630))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_103\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT asdata (1225:1225:1225) (1149:1149:1149))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~474)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (763:763:763))
        (PORT datab (347:347:347) (405:405:405))
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~473)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (538:538:538))
        (PORT datab (613:613:613) (579:579:579))
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT asdata (5060:5060:5060) (5138:5138:5138))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_100\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2059:2059:2059))
        (PORT asdata (1314:1314:1314) (1254:1254:1254))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~471)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (867:867:867))
        (PORT datab (561:561:561) (546:546:546))
        (PORT datad (290:290:290) (352:352:352))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~470)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (863:863:863))
        (PORT datab (559:559:559) (543:543:543))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~472)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (413:413:413))
        (PORT datad (437:437:437) (372:372:372))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~475)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (684:684:684))
        (PORT datab (268:268:268) (274:274:274))
        (PORT datad (775:775:775) (649:649:649))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4071:4071:4071) (4069:4069:4069))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_109\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2051:2051:2051))
        (PORT asdata (1202:1202:1202) (1122:1122:1122))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~480)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (772:772:772))
        (PORT datab (1902:1902:1902) (1612:1612:1612))
        (PORT datad (1558:1558:1558) (1359:1359:1359))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT asdata (4097:4097:4097) (4164:4164:4164))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~476)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (401:401:401))
        (PORT datab (332:332:332) (391:391:391))
        (PORT datad (515:515:515) (507:507:507))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_106\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT asdata (2640:2640:2640) (2246:2246:2246))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~477)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2257:2257:2257) (1860:1860:1860))
        (PORT datab (565:565:565) (537:537:537))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~478)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (424:424:424))
        (PORT datad (477:477:477) (404:404:404))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~479)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (771:771:771))
        (PORT datab (1902:1902:1902) (1610:1610:1610))
        (PORT datad (1559:1559:1559) (1361:1361:1361))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~481)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (800:800:800) (627:627:627))
        (PORT datad (716:716:716) (567:567:567))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4137:4137:4137) (4210:4210:4210))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~464)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (552:552:552))
        (PORT datab (357:357:357) (416:416:416))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_91\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2044:2044:2044))
        (PORT asdata (740:740:740) (807:807:807))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~465)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (552:552:552))
        (PORT datab (356:356:356) (414:414:414))
        (PORT datad (294:294:294) (356:356:356))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~466)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4634:4634:4634) (4656:4656:4656))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~467)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2280:2280:2280) (2022:2022:2022))
        (PORT datab (607:607:607) (571:571:571))
        (PORT datad (555:555:555) (535:535:535))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_97\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2059:2059:2059))
        (PORT asdata (2424:2424:2424) (2226:2226:2226))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~468)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2281:2281:2281) (2019:2019:2019))
        (PORT datab (607:607:607) (571:571:571))
        (PORT datad (555:555:555) (532:532:532))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~469)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (696:696:696))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~482)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1524:1524:1524))
        (PORT datab (924:924:924) (778:778:778))
        (PORT datac (1161:1161:1161) (994:994:994))
        (PORT datad (785:785:785) (693:693:693))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~502)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (1528:1528:1528) (1287:1287:1287))
        (PORT datac (1422:1422:1422) (1189:1189:1189))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[125\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (279:279:279))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_376\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2084:2084:2084))
        (PORT asdata (1213:1213:1213) (1115:1115:1115))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~373)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (541:541:541))
        (PORT datab (828:828:828) (722:722:722))
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~372)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (752:752:752))
        (PORT datab (347:347:347) (404:404:404))
        (PORT datad (289:289:289) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[104\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1949:1949:1949) (1677:1677:1677))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_346\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2086:2086:2086))
        (PORT asdata (1823:1823:1823) (1587:1587:1587))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~370)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1201:1201:1201))
        (PORT datab (339:339:339) (392:392:392))
        (PORT datad (289:289:289) (351:351:351))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~369)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (547:547:547))
        (PORT datab (1268:1268:1268) (1053:1053:1053))
        (PORT datad (290:290:290) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~371)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~374)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (419:419:419))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datad (742:742:742) (592:592:592))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[128\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (933:933:933) (818:818:818))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_409\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT asdata (2213:2213:2213) (1970:1970:1970))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~376)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (882:882:882))
        (PORT datab (1829:1829:1829) (1578:1578:1578))
        (PORT datad (847:847:847) (785:785:785))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~375)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (885:885:885))
        (PORT datab (893:893:893) (830:830:830))
        (PORT datad (1506:1506:1506) (1321:1321:1321))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~377)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (273:273:273))
        (PORT datad (224:224:224) (232:232:232))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (970:970:970) (1103:1103:1103))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_1\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT asdata (1693:1693:1693) (1612:1612:1612))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~379)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1225:1225:1225))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~378)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1227:1227:1227))
        (PORT datab (335:335:335) (395:395:395))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~380)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (942:942:942))
        (PORT datab (807:807:807) (657:657:657))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT asdata (1596:1596:1596) (1429:1429:1429))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~363)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1059:1059:1059))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_280\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT asdata (1599:1599:1599) (1447:1447:1447))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~364)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1064:1064:1064))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (290:290:290) (352:352:352))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~365)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (423:423:423))
        (PORT datab (485:485:485) (413:413:413))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (3267:3267:3267) (2958:2958:2958))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~366)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (404:404:404))
        (PORT datab (901:901:901) (797:797:797))
        (PORT datad (1929:1929:1929) (1651:1651:1651))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_316\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT asdata (2340:2340:2340) (2075:2075:2075))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~367)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (403:403:403))
        (PORT datab (1963:1963:1963) (1683:1683:1683))
        (PORT datad (841:841:841) (757:757:757))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~368)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1076:1076:1076))
        (PORT datab (475:475:475) (410:410:410))
        (PORT datad (431:431:431) (363:363:363))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (307:307:307) (366:366:366))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~360)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1981:1981:1981) (1715:1715:1715))
        (PORT datab (336:336:336) (396:396:396))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_250\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2037:2037:2037))
        (PORT asdata (2365:2365:2365) (2102:2102:2102))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~361)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1983:1983:1983) (1716:1716:1716))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2002:2002:2002) (1843:1843:1843))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2037:2037:2037))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~357)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (802:802:802))
        (PORT datab (335:335:335) (393:393:393))
        (PORT datad (291:291:291) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_217\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2037:2037:2037))
        (PORT asdata (743:743:743) (810:810:810))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~358)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (802:802:802))
        (PORT datab (337:337:337) (396:396:396))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~359)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~362)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (279:279:279))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~381)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1372:1372:1372))
        (PORT datab (1806:1806:1806) (1411:1411:1411))
        (PORT datac (1854:1854:1854) (1564:1564:1564))
        (PORT datad (842:842:842) (707:707:707))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~327)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (414:414:414))
        (PORT datab (366:366:366) (428:428:428))
        (PORT datad (827:827:827) (751:751:751))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~326)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1139:1139:1139))
        (PORT datab (334:334:334) (394:394:394))
        (PORT datad (288:288:288) (349:349:349))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~328)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (654:654:654))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT asdata (3069:3069:3069) (2683:2683:2683))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_328\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2104:2104:2104))
        (PORT asdata (1534:1534:1534) (1383:1383:1383))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~320)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (554:554:554))
        (PORT datab (1149:1149:1149) (990:990:990))
        (PORT datad (2241:2241:2241) (1954:1954:1954))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[113\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2663:2663:2663) (2280:2280:2280))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_322\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2104:2104:2104))
        (PORT asdata (1908:1908:1908) (1694:1694:1694))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~321)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1308:1308:1308))
        (PORT datab (549:549:549) (533:533:533))
        (PORT datad (290:290:290) (350:350:350))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~322)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (281:281:281))
        (PORT datab (1150:1150:1150) (1003:1003:1003))
        (PORT datad (1076:1076:1076) (862:862:862))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2083:2083:2083))
        (PORT asdata (1300:1300:1300) (1199:1199:1199))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_340\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2086:2086:2086))
        (PORT asdata (1608:1608:1608) (1446:1446:1446))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~323)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (544:544:544))
        (PORT datab (1224:1224:1224) (1054:1054:1054))
        (PORT datad (1859:1859:1859) (1552:1552:1552))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2085:2085:2085))
        (PORT asdata (1996:1996:1996) (1798:1798:1798))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_334\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2085:2085:2085))
        (PORT asdata (2004:2004:2004) (1796:1796:1796))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~324)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1413:1413:1413))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (516:516:516) (501:501:501))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~325)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datab (537:537:537) (446:446:446))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[117\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (866:866:866) (743:743:743))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_310\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2097:2097:2097))
        (PORT asdata (1588:1588:1588) (1462:1462:1462))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~317)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1075:1075:1075))
        (PORT datab (551:551:551) (533:533:533))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2098:2098:2098))
        (PORT asdata (2375:2375:2375) (2146:2146:2146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_304\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2097:2097:2097))
        (PORT asdata (1028:1028:1028) (1000:1000:1000))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~318)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (408:408:408))
        (PORT datab (650:650:650) (607:607:607))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~319)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~329)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1217:1217:1217))
        (PORT datab (1885:1885:1885) (1605:1605:1605))
        (PORT datac (1557:1557:1557) (1311:1311:1311))
        (PORT datad (1194:1194:1194) (1028:1028:1028))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~311)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (802:802:802))
        (PORT datab (916:916:916) (812:812:812))
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~310)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (858:858:858))
        (PORT datab (1233:1233:1233) (1051:1051:1051))
        (PORT datad (841:841:841) (793:793:793))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~312)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (323:323:323) (380:380:380))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_256\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2066:2066:2066))
        (PORT asdata (1606:1606:1606) (1441:1441:1441))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~308)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1057:1057:1057))
        (PORT datab (559:559:559) (545:545:545))
        (PORT datad (874:874:874) (793:793:793))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~307)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1861:1861:1861) (1582:1582:1582))
        (PORT datab (633:633:633) (599:599:599))
        (PORT datad (1143:1143:1143) (1040:1040:1040))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~309)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_286\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2051:2051:2051))
        (PORT asdata (1575:1575:1575) (1424:1424:1424))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~314)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (402:402:402))
        (PORT datab (2310:2310:2310) (1991:1991:1991))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~313)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (539:539:539))
        (PORT datab (367:367:367) (429:429:429))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~315)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (325:325:325) (381:381:381))
        (PORT datad (480:480:480) (409:409:409))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_235\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT asdata (1207:1207:1207) (1120:1120:1120))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~305)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (404:404:404))
        (PORT datab (1897:1897:1897) (1598:1598:1598))
        (PORT datad (847:847:847) (770:770:770))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_241\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT asdata (1593:1593:1593) (1454:1454:1454))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~304)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1067:1067:1067))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (850:850:850) (762:762:762))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~306)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (413:413:413))
        (PORT datab (328:328:328) (385:385:385))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~316)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1072:1072:1072))
        (PORT datab (1245:1245:1245) (1024:1024:1024))
        (PORT datac (1240:1240:1240) (1024:1024:1024))
        (PORT datad (812:812:812) (712:712:712))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT asdata (2764:2764:2764) (2463:2463:2463))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_382\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT asdata (1255:1255:1255) (1156:1156:1156))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~334)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1858:1858:1858) (1634:1634:1634))
        (PORT datab (864:864:864) (751:751:751))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[121\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2325:2325:2325) (2026:2026:2026))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_388\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT asdata (742:742:742) (810:810:810))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~333)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (560:560:560))
        (PORT datab (358:358:358) (417:417:417))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~335)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (443:443:443))
        (PORT datab (539:539:539) (513:513:513))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~331)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2402:2402:2402) (1944:1944:1944))
        (PORT datab (1212:1212:1212) (1044:1044:1044))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2083:2083:2083))
        (PORT asdata (1300:1300:1300) (1198:1198:1198))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_370\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT asdata (1257:1257:1257) (1169:1169:1169))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~330)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (938:938:938))
        (PORT datab (873:873:873) (777:777:777))
        (PORT datad (828:828:828) (744:744:744))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~332)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (661:661:661))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (439:439:439) (365:365:365))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1886:1886:1886) (1820:1820:1820))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~336)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3544:3544:3544) (2968:2968:2968))
        (PORT datab (337:337:337) (397:397:397))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_31\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2046:2046:2046))
        (PORT asdata (3912:3912:3912) (3353:3353:3353))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~337)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3544:3544:3544) (2971:2971:2971))
        (PORT datab (335:335:335) (395:395:395))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~338)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (272:272:272))
        (PORT datad (446:446:446) (372:372:372))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT asdata (4462:4462:4462) (4517:4517:4517))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_64\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT asdata (961:961:961) (941:941:941))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~339)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (420:420:420))
        (PORT datab (323:323:323) (379:379:379))
        (PORT datad (293:293:293) (353:353:353))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~340)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (395:395:395))
        (PORT datad (317:317:317) (381:381:381))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~341)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (623:623:623))
        (PORT datab (479:479:479) (410:410:410))
        (PORT datad (298:298:298) (353:353:353))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~342)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (999:999:999))
        (PORT datab (1249:1249:1249) (1063:1063:1063))
        (PORT datac (481:481:481) (403:403:403))
        (PORT datad (773:773:773) (619:619:619))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT asdata (2750:2750:2750) (2507:2507:2507))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~349)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (546:546:546))
        (PORT datab (549:549:549) (530:530:530))
        (PORT datad (288:288:288) (349:349:349))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_157\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT asdata (1258:1258:1258) (1164:1164:1164))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~350)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (411:411:411))
        (PORT datab (873:873:873) (771:771:771))
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~351)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (274:274:274))
        (PORT datad (442:442:442) (379:379:379))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1634:1634:1634) (1504:1504:1504))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_187\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT asdata (762:762:762) (840:840:840))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~352)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (454:454:454))
        (PORT datab (552:552:552) (526:526:526))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~353)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (456:456:456))
        (PORT datad (291:291:291) (353:353:353))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~354)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (414:414:414))
        (PORT datab (535:535:535) (523:523:523))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3975:3975:3975) (3972:3972:3972))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~347)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (423:423:423))
        (PORT datad (305:305:305) (363:363:363))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_124\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT asdata (744:744:744) (815:815:815))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~346)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (428:428:428))
        (PORT datab (559:559:559) (528:528:528))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~348)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (630:630:630))
        (PORT datab (542:542:542) (521:521:521))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4101:4101:4101) (4187:4187:4187))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~343)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (404:404:404))
        (PORT datab (807:807:807) (734:734:734))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_94\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2044:2044:2044))
        (PORT asdata (948:948:948) (932:932:932))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~344)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (404:404:404))
        (PORT datab (563:563:563) (540:540:540))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~345)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (413:413:413))
        (PORT datad (697:697:697) (572:572:572))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~355)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (413:413:413))
        (PORT datab (1589:1589:1589) (1289:1289:1289))
        (PORT datac (1204:1204:1204) (1037:1037:1037))
        (PORT datad (1112:1112:1112) (927:927:927))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~356)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (223:223:223) (239:239:239))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~242)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (751:751:751))
        (PORT datab (349:349:349) (406:406:406))
        (PORT datad (1218:1218:1218) (1036:1036:1036))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~241)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1138:1138:1138))
        (PORT datab (333:333:333) (392:392:392))
        (PORT datad (289:289:289) (349:349:349))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~243)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1848:1848:1848) (1512:1512:1512))
        (PORT datab (1588:1588:1588) (1356:1356:1356))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1593:1593:1593) (1338:1338:1338))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~235)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (555:555:555))
        (PORT datab (550:550:550) (548:548:548))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_349\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT asdata (935:935:935) (941:941:941))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~234)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (556:556:556))
        (PORT datab (550:550:550) (549:549:549))
        (PORT datad (290:290:290) (352:352:352))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~236)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (273:273:273))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (935:935:935) (818:818:818))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~232)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (550:550:550))
        (PORT datab (1242:1242:1242) (1084:1084:1084))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_343\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2086:2086:2086))
        (PORT asdata (1619:1619:1619) (1477:1477:1477))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~231)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (552:552:552))
        (PORT datab (1242:1242:1242) (1084:1084:1084))
        (PORT datad (289:289:289) (350:350:350))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~233)
    (DELAY
      (ABSOLUTE
        (PORT datab (724:724:724) (589:589:589))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1038:1038:1038))
        (PORT datab (590:590:590) (553:553:553))
        (PORT datad (516:516:516) (489:489:489))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1149:1149:1149) (952:952:952))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~229)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1294:1294:1294))
        (PORT datab (1957:1957:1957) (1704:1704:1704))
        (PORT datad (1283:1283:1283) (1180:1180:1180))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~230)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1303:1303:1303))
        (PORT datab (266:266:266) (272:272:272))
        (PORT datad (297:297:297) (351:351:351))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~226)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1536:1536:1536))
        (PORT datab (332:332:332) (392:392:392))
        (PORT datad (517:517:517) (500:500:500))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_337\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2085:2085:2085))
        (PORT asdata (1932:1932:1932) (1686:1686:1686))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1299:1299:1299))
        (PORT datab (1955:1955:1955) (1700:1700:1700))
        (PORT datad (1287:1287:1287) (1182:1182:1182))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~227)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (889:889:889))
        (PORT datab (327:327:327) (385:385:385))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~237)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (709:709:709))
        (PORT datab (1598:1598:1598) (1308:1308:1308))
        (PORT datac (1908:1908:1908) (1567:1567:1567))
        (PORT datad (833:833:833) (728:728:728))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~245)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (411:411:411))
        (PORT datab (2320:2320:2320) (1876:1876:1876))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~244)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (739:739:739))
        (PORT datab (1195:1195:1195) (1074:1074:1074))
        (PORT datad (518:518:518) (499:499:499))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~246)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (390:390:390))
        (PORT datab (1566:1566:1566) (1262:1262:1262))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~248)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (422:422:422))
        (PORT datab (347:347:347) (403:403:403))
        (PORT datad (290:290:290) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~247)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (537:537:537))
        (PORT datab (1297:1297:1297) (1095:1095:1095))
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~249)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (418:418:418))
        (PORT datab (737:737:737) (611:611:611))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~238)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (539:539:539))
        (PORT datab (1887:1887:1887) (1565:1565:1565))
        (PORT datad (306:306:306) (364:364:364))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~239)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (413:413:413))
        (PORT datab (365:365:365) (426:426:426))
        (PORT datad (826:826:826) (749:749:749))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~240)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (389:389:389))
        (PORT datab (806:806:806) (653:653:653))
        (PORT datad (475:475:475) (400:400:400))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~250)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1897:1897:1897) (1530:1530:1530))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (1140:1140:1140) (937:937:937))
        (PORT datad (775:775:775) (639:639:639))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (551:551:551))
        (PORT datab (1151:1151:1151) (987:987:987))
        (PORT datad (2242:2242:2242) (1954:1954:1954))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[112\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (866:866:866) (743:743:743))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1533:1533:1533))
        (PORT datab (607:607:607) (564:564:564))
        (PORT datad (1567:1567:1567) (1452:1452:1452))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (451:451:451))
        (PORT datab (266:266:266) (272:272:272))
        (PORT datad (296:296:296) (350:350:350))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2105:2105:2105))
        (PORT asdata (1326:1326:1326) (1186:1186:1186))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_331\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2105:2105:2105))
        (PORT asdata (1287:1287:1287) (1187:1187:1187))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (800:800:800))
        (PORT datab (832:832:832) (740:740:740))
        (PORT datad (833:833:833) (738:738:738))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (574:574:574))
        (PORT datab (834:834:834) (743:743:743))
        (PORT datad (834:834:834) (741:741:741))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (648:648:648))
        (PORT datab (480:480:480) (414:414:414))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT asdata (3245:3245:3245) (2957:2957:2957))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1499:1499:1499))
        (PORT datab (336:336:336) (396:396:396))
        (PORT datad (289:289:289) (350:350:350))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2097:2097:2097))
        (PORT asdata (2619:2619:2619) (2334:2334:2334))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (566:566:566))
        (PORT datab (333:333:333) (393:393:393))
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (411:411:411))
        (PORT datab (1234:1234:1234) (1082:1082:1082))
        (PORT datad (290:290:290) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~208)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (452:452:452))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datad (790:790:790) (716:716:716))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_313\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT asdata (2043:2043:2043) (1892:1892:1892))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1506:1506:1506))
        (PORT datab (334:334:334) (393:393:393))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (279:279:279))
        (PORT datab (826:826:826) (704:704:704))
        (PORT datad (694:694:694) (569:569:569))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2102:2102:2102))
        (PORT asdata (2354:2354:2354) (2094:2094:2094))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_319\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2102:2102:2102))
        (PORT asdata (3296:3296:3296) (2785:2785:2785))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2927:2927:2927) (2402:2402:2402))
        (PORT datab (886:886:886) (807:807:807))
        (PORT datad (290:290:290) (352:352:352))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (1593:1593:1593))
        (PORT datab (888:888:888) (808:808:808))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (411:411:411))
        (PORT datab (1464:1464:1464) (1266:1266:1266))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_325\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2104:2104:2104))
        (PORT asdata (1232:1232:1232) (1141:1141:1141))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (754:754:754))
        (PORT datab (1973:1973:1973) (1769:1769:1769))
        (PORT datad (1567:1567:1567) (1453:1453:1453))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (412:412:412))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (474:474:474) (409:409:409))
        (PORT datad (721:721:721) (570:570:570))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_307\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2097:2097:2097))
        (PORT asdata (948:948:948) (951:951:951))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (563:563:563))
        (PORT datab (334:334:334) (394:394:394))
        (PORT datad (291:291:291) (351:351:351))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (406:406:406))
        (PORT datab (649:649:649) (608:608:608))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (388:388:388))
        (PORT datab (266:266:266) (272:272:272))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (550:550:550))
        (PORT datab (374:374:374) (438:438:438))
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (551:551:551))
        (PORT datab (376:376:376) (440:440:440))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (945:945:945))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (962:962:962))
        (PORT datab (884:884:884) (760:760:760))
        (PORT datac (1520:1520:1520) (1263:1263:1263))
        (PORT datad (795:795:795) (701:701:701))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT asdata (2765:2765:2765) (2466:2466:2466))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1366:1366:1366))
        (PORT datad (1142:1142:1142) (963:963:963))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_379\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT asdata (2247:2247:2247) (1950:1950:1950))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1368:1368:1368))
        (PORT datab (536:536:536) (519:519:519))
        (PORT datad (1140:1140:1140) (962:962:962))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (639:639:639))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datad (508:508:508) (490:490:490))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2302:2302:2302) (1988:1988:1988))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_373\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT asdata (1207:1207:1207) (1125:1125:1125))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (557:557:557))
        (PORT datab (2029:2029:2029) (1740:1740:1740))
        (PORT datad (291:291:291) (351:351:351))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (556:556:556))
        (PORT datab (573:573:573) (559:559:559))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (739:739:739))
        (PORT datab (1195:1195:1195) (1074:1074:1074))
        (PORT datad (518:518:518) (500:500:500))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (557:557:557))
        (PORT datab (888:888:888) (788:788:788))
        (PORT datad (932:932:932) (870:870:870))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (691:691:691))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datad (296:296:296) (352:352:352))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (415:415:415))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datad (793:793:793) (661:661:661))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (555:555:555))
        (PORT datab (862:862:862) (746:746:746))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2322:2322:2322) (2024:2024:2024))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_385\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT asdata (992:992:992) (976:976:976))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (588:588:588))
        (PORT datab (333:333:333) (392:392:392))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (612:612:612) (568:568:568))
        (PORT datad (441:441:441) (381:381:381))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (569:569:569))
        (PORT datab (1583:1583:1583) (1392:1392:1392))
        (PORT datad (291:291:291) (353:353:353))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2652:2652:2652) (2374:2374:2374))
        (PORT datab (559:559:559) (544:544:544))
        (PORT datad (507:507:507) (493:493:493))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (324:324:324) (381:381:381))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2651:2651:2651) (2373:2373:2373))
        (PORT datab (557:557:557) (541:541:541))
        (PORT datad (506:506:506) (491:491:491))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1065:1065:1065))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1161:1161:1161))
        (PORT datab (337:337:337) (391:391:391))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (2404:2404:2404) (2122:2122:2122))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (413:413:413))
        (PORT datab (374:374:374) (438:438:438))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_391\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (758:758:758) (832:832:832))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (414:414:414))
        (PORT datab (375:375:375) (440:440:440))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~268)
    (DELAY
      (ABSOLUTE
        (PORT datab (912:912:912) (781:781:781))
        (PORT datad (1406:1406:1406) (1166:1166:1166))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (591:591:591))
        (PORT datab (334:334:334) (394:394:394))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (558:558:558))
        (PORT datab (357:357:357) (416:416:416))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (640:640:640))
        (PORT datab (339:339:339) (392:392:392))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (946:946:946))
        (PORT datab (1140:1140:1140) (938:938:938))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (1175:1175:1175) (1015:1015:1015))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1022:1022:1022))
        (PORT datab (2453:2453:2453) (1988:1988:1988))
        (PORT datac (1873:1873:1873) (1553:1553:1553))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT asdata (4197:4197:4197) (4315:4315:4315))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_142\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT asdata (1611:1611:1611) (1489:1489:1489))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1904:1904:1904) (1684:1684:1684))
        (PORT datab (1227:1227:1227) (1096:1096:1096))
        (PORT datad (289:289:289) (350:350:350))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2389:2389:2389) (2088:2088:2088))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_151\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT asdata (1368:1368:1368) (1317:1317:1317))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (933:933:933))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datad (509:509:509) (494:494:494))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_169\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT asdata (1253:1253:1253) (1168:1168:1168))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (810:810:810))
        (PORT datab (868:868:868) (775:775:775))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_163\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT asdata (1613:1613:1613) (1457:1457:1457))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1071:1071:1071))
        (PORT datab (333:333:333) (392:392:392))
        (PORT datad (849:849:849) (762:762:762))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (325:325:325) (383:383:383))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_223\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT asdata (2079:2079:2079) (1902:1902:1902))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1697:1697:1697) (1515:1515:1515))
        (PORT datab (1625:1625:1625) (1445:1445:1445))
        (PORT datad (291:291:291) (351:351:351))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_229\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT asdata (2403:2403:2403) (2093:2093:2093))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2034:2034:2034) (1709:1709:1709))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~300)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_175\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2064:2064:2064))
        (PORT asdata (1981:1981:1981) (1811:1811:1811))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1611:1611:1611) (1427:1427:1427))
        (PORT datab (336:336:336) (396:396:396))
        (PORT datad (504:504:504) (487:487:487))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_181\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2060:2060:2060))
        (PORT asdata (1286:1286:1286) (1205:1205:1205))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (818:818:818))
        (PORT datab (548:548:548) (530:530:530))
        (PORT datad (289:289:289) (350:350:350))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (829:829:829))
        (PORT datab (842:842:842) (708:708:708))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_193\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT asdata (1670:1670:1670) (1526:1526:1526))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~293)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1139:1139:1139))
        (PORT datab (348:348:348) (405:405:405))
        (PORT datad (1171:1171:1171) (1004:1004:1004))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_199\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2058:2058:2058))
        (PORT asdata (1337:1337:1337) (1286:1286:1286))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1308:1308:1308))
        (PORT datab (953:953:953) (893:893:893))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (559:559:559))
        (PORT datab (529:529:529) (433:433:433))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_205\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT asdata (1956:1956:1956) (1758:1758:1758))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (755:755:755))
        (PORT datab (1572:1572:1572) (1366:1366:1366))
        (PORT datad (291:291:291) (353:353:353))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_211\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2045:2045:2045))
        (PORT asdata (1980:1980:1980) (1784:1784:1784))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (400:400:400))
        (PORT datab (1596:1596:1596) (1392:1392:1392))
        (PORT datad (308:308:308) (366:366:366))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (983:983:983))
        (PORT datab (1304:1304:1304) (1125:1125:1125))
        (PORT datad (1142:1142:1142) (939:939:939))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~301)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1077:1077:1077))
        (PORT datab (1646:1646:1646) (1402:1402:1402))
        (PORT datac (1187:1187:1187) (1030:1030:1030))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT asdata (4594:4594:4594) (4645:4645:4645))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_130\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT asdata (741:741:741) (811:811:811))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (424:424:424))
        (PORT datab (337:337:337) (396:396:396))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4532:4532:4532) (4599:4599:4599))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_136\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT asdata (1970:1970:1970) (1775:1775:1775))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1388:1388:1388))
        (PORT datab (334:334:334) (395:395:395))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (719:719:719))
        (PORT datab (269:269:269) (276:276:276))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2098:2098:2098))
        (PORT asdata (2373:2373:2373) (2146:2146:2146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (401:401:401))
        (PORT datab (349:349:349) (406:406:406))
        (PORT datad (1252:1252:1252) (1158:1158:1158))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_406\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT asdata (2112:2112:2112) (1919:1919:1919))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (537:537:537))
        (PORT datab (1728:1728:1728) (1527:1527:1527))
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1427:1427:1427))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~302)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1287:1287:1287))
        (PORT datab (1580:1580:1580) (1300:1300:1300))
        (PORT datac (225:225:225) (239:239:239))
        (PORT datad (440:440:440) (367:367:367))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~303)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (431:431:431) (378:378:378))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1121:1121:1121) (902:902:902))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~388)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (767:767:767))
        (PORT datab (559:559:559) (543:543:543))
        (PORT datad (292:292:292) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_10\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2058:2058:2058))
        (PORT asdata (1251:1251:1251) (1157:1157:1157))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~389)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (769:769:769))
        (PORT datab (562:562:562) (545:545:545))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~390)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT asdata (676:676:676) (690:690:690))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~391)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (884:884:884))
        (PORT datab (561:561:561) (545:545:545))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_13\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2058:2058:2058))
        (PORT asdata (1345:1345:1345) (1269:1269:1269))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~392)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (886:886:886))
        (PORT datab (562:562:562) (548:548:548))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~393)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (420:420:420))
        (PORT datab (266:266:266) (272:272:272))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_CTL5\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (835:835:835) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5107:5107:5107) (5206:5206:5206))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~403)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (553:553:553))
        (PORT datab (348:348:348) (404:404:404))
        (PORT datad (828:828:828) (733:733:733))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_25\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT asdata (739:739:739) (805:805:805))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~404)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (538:538:538))
        (PORT datab (355:355:355) (413:413:413))
        (PORT datad (830:830:830) (734:734:734))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3877:3877:3877) (3988:3988:3988))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~400)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (404:404:404))
        (PORT datab (578:578:578) (553:553:553))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_22\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT asdata (963:963:963) (945:945:945))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~401)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (403:403:403))
        (PORT datab (578:578:578) (552:552:552))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~402)
    (DELAY
      (ABSOLUTE
        (PORT datab (858:858:858) (686:686:686))
        (PORT datad (448:448:448) (375:375:375))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~405)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (656:656:656))
        (PORT datab (737:737:737) (592:592:592))
        (PORT datad (804:804:804) (681:681:681))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|SLRD\~_wirecell)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (829:829:829) (688:688:688))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_19\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2060:2060:2060))
        (PORT asdata (1644:1644:1644) (1485:1485:1485))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~398)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (593:593:593))
        (PORT datab (1261:1261:1261) (1093:1093:1093))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|SLOE\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (493:493:493) (478:478:478))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (251:251:251) (259:259:259))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_16\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2060:2060:2060))
        (PORT asdata (1589:1589:1589) (1546:1546:1546))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~395)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1162:1162:1162))
        (PORT datab (888:888:888) (789:789:789))
        (PORT datad (291:291:291) (351:351:351))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~394)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1165:1165:1165))
        (PORT datab (890:890:890) (790:790:790))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~396)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datad (447:447:447) (373:373:373))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~397)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1066:1066:1066))
        (PORT datab (349:349:349) (406:406:406))
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~399)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (475:475:475))
        (PORT datab (483:483:483) (419:419:419))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (811:811:811) (677:677:677))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~385)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (556:556:556))
        (PORT datab (357:357:357) (422:422:422))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_7\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT asdata (736:736:736) (809:809:809))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~386)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (553:553:553))
        (PORT datab (354:354:354) (417:417:417))
        (PORT datad (291:291:291) (351:351:351))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|SLCS\~_wirecell)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT asdata (1585:1585:1585) (1384:1384:1384))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_4\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT asdata (1597:1597:1597) (1446:1446:1446))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~383)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (549:549:549))
        (PORT datab (1213:1213:1213) (1054:1054:1054))
        (PORT datad (308:308:308) (367:367:367))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~382)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (549:549:549))
        (PORT datab (349:349:349) (406:406:406))
        (PORT datad (904:904:904) (810:810:810))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~384)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (441:441:441))
        (PORT datad (439:439:439) (377:377:377))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~387)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (479:479:479) (414:414:414))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~406)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (900:900:900))
        (PORT datab (1961:1961:1961) (1625:1625:1625))
        (PORT datac (1088:1088:1088) (879:879:879))
        (PORT datad (1133:1133:1133) (914:914:914))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~407)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (269:269:269) (275:275:275))
        (PORT datac (1151:1151:1151) (975:975:975))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1383:1383:1383))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datad (839:839:839) (772:772:772))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1776:1776:1776) (1562:1562:1562))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1086:1086:1086))
        (PORT datab (2240:2240:2240) (1822:1822:1822))
        (PORT datad (780:780:780) (705:705:705))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (387:387:387))
        (PORT datab (2107:2107:2107) (1843:1843:1843))
        (PORT datad (1209:1209:1209) (1044:1044:1044))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (857:857:857))
        (PORT datab (327:327:327) (385:385:385))
        (PORT datad (1524:1524:1524) (1305:1305:1305))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (447:447:447) (381:381:381))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1172:1172:1172))
        (PORT datab (324:324:324) (380:380:380))
        (PORT datad (1275:1275:1275) (1148:1148:1148))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (830:830:830))
        (PORT datab (1624:1624:1624) (1360:1360:1360))
        (PORT datad (832:832:832) (762:762:762))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (896:896:896))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datad (1494:1494:1494) (1255:1255:1255))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (PORT datab (926:926:926) (855:855:855))
        (PORT datad (879:879:879) (791:791:791))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (1826:1826:1826) (1442:1442:1442))
        (PORT datac (445:445:445) (379:379:379))
        (PORT datad (1663:1663:1663) (1328:1328:1328))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1132:1132:1132))
        (PORT datab (324:324:324) (381:381:381))
        (PORT datad (1543:1543:1543) (1388:1388:1388))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (558:558:558))
        (PORT datab (2009:2009:2009) (1702:1702:1702))
        (PORT datad (2080:2080:2080) (1711:1711:1711))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1121:1121:1121))
        (PORT datab (324:324:324) (381:381:381))
        (PORT datad (908:908:908) (818:818:818))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1428:1428:1428))
        (PORT datab (2818:2818:2818) (2264:2264:2264))
        (PORT datad (1191:1191:1191) (1090:1090:1090))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (784:784:784) (635:635:635))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (1235:1235:1235) (1073:1073:1073))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (808:808:808))
        (PORT datab (896:896:896) (768:768:768))
        (PORT datad (845:845:845) (773:773:773))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (596:596:596))
        (PORT datab (1969:1969:1969) (1664:1664:1664))
        (PORT datad (829:829:829) (755:755:755))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (PORT datab (1613:1613:1613) (1446:1446:1446))
        (PORT datad (900:900:900) (839:839:839))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (840:840:840))
        (PORT datab (1227:1227:1227) (1073:1073:1073))
        (PORT datad (886:886:886) (806:806:806))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (424:424:424))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (830:830:830) (705:705:705))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (740:740:740))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (780:780:780) (695:695:695))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (803:803:803))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datad (798:798:798) (711:711:711))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (388:388:388))
        (PORT datab (1257:1257:1257) (1069:1069:1069))
        (PORT datad (1244:1244:1244) (1056:1056:1056))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (PORT datab (549:549:549) (525:525:525))
        (PORT datad (1171:1171:1171) (1011:1011:1011))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1497:1497:1497))
        (PORT datab (323:323:323) (378:378:378))
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (269:269:269) (275:275:275))
        (PORT datac (440:440:440) (373:373:373))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1053:1053:1053))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (868:868:868) (781:781:781))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (532:532:532))
        (PORT datab (327:327:327) (384:384:384))
        (PORT datad (810:810:810) (721:721:721))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1166:1166:1166))
        (PORT datab (1204:1204:1204) (1039:1039:1039))
        (PORT datad (1289:1289:1289) (1131:1131:1131))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1045:1045:1045))
        (PORT datab (324:324:324) (382:382:382))
        (PORT datad (1133:1133:1133) (968:968:968))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (414:414:414))
        (PORT datab (266:266:266) (272:272:272))
        (PORT datac (830:830:830) (732:732:732))
        (PORT datad (786:786:786) (668:668:668))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (805:805:805))
        (PORT datab (361:361:361) (415:415:415))
        (PORT datad (1158:1158:1158) (1031:1031:1031))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4583:4583:4583) (4654:4654:4654))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1740:1740:1740) (1429:1429:1429))
        (PORT datab (1496:1496:1496) (1298:1298:1298))
        (PORT datad (1183:1183:1183) (1032:1032:1032))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4051:4051:4051) (4112:4112:4112))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (384:384:384))
        (PORT datab (840:840:840) (750:750:750))
        (PORT datad (1558:1558:1558) (1340:1340:1340))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (532:532:532))
        (PORT datab (946:946:946) (853:853:853))
        (PORT datad (557:557:557) (535:535:535))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (2183:2183:2183) (1821:1821:1821))
        (PORT datad (1201:1201:1201) (1025:1025:1025))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (PORT datab (922:922:922) (834:834:834))
        (PORT datad (1204:1204:1204) (1054:1054:1054))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (909:909:909))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (2029:2029:2029) (1756:1756:1756))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (387:387:387))
        (PORT datab (1245:1245:1245) (1114:1114:1114))
        (PORT datad (783:783:783) (701:701:701))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (449:449:449))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (738:738:738) (595:595:595))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1250:1250:1250))
        (PORT datab (1515:1515:1515) (1240:1240:1240))
        (PORT datac (434:434:434) (382:382:382))
        (PORT datad (1470:1470:1470) (1222:1222:1222))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (708:708:708))
        (PORT datab (339:339:339) (393:393:393))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (423:423:423))
        (PORT datab (334:334:334) (394:394:394))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (411:411:411))
        (PORT datab (1234:1234:1234) (1069:1069:1069))
        (PORT datad (291:291:291) (351:351:351))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1390:1390:1390))
        (PORT datab (332:332:332) (395:395:395))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (414:414:414))
        (PORT datab (339:339:339) (393:393:393))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_139\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2065:2065:2065))
        (PORT asdata (746:746:746) (816:816:816))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (429:429:429))
        (PORT datab (334:334:334) (393:393:393))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (1111:1111:1111) (894:894:894))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (406:406:406))
        (PORT datab (1301:1301:1301) (1150:1150:1150))
        (PORT datad (1162:1162:1162) (1003:1003:1003))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (933:933:933))
        (PORT datab (335:335:335) (394:394:394))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (340:340:340) (395:395:395))
        (PORT datad (699:699:699) (575:575:575))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (523:523:523))
        (PORT datab (941:941:941) (845:845:845))
        (PORT datad (877:877:877) (812:812:812))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1100:1100:1100))
        (PORT datab (1542:1542:1542) (1365:1365:1365))
        (PORT datad (1135:1135:1135) (986:986:986))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (750:750:750))
        (PORT datab (2342:2342:2342) (1980:1980:1980))
        (PORT datad (523:523:523) (494:494:494))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1052:1052:1052))
        (PORT datab (1221:1221:1221) (1073:1073:1073))
        (PORT datad (890:890:890) (807:807:807))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (1651:1651:1651))
        (PORT datab (322:322:322) (377:377:377))
        (PORT datad (1188:1188:1188) (1007:1007:1007))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (PORT datab (1193:1193:1193) (1011:1011:1011))
        (PORT datad (872:872:872) (788:788:788))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (810:810:810))
        (PORT datab (1636:1636:1636) (1468:1468:1468))
        (PORT datad (1230:1230:1230) (1048:1048:1048))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (698:698:698))
        (PORT datab (265:265:265) (271:271:271))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (426:426:426))
        (PORT datab (334:334:334) (393:393:393))
        (PORT datad (290:290:290) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_133\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT asdata (1936:1936:1936) (1684:1684:1684))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1300:1300:1300))
        (PORT datab (548:548:548) (532:532:532))
        (PORT datad (291:291:291) (353:353:353))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (652:652:652))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (563:563:563))
        (PORT datab (1249:1249:1249) (1064:1064:1064))
        (PORT datad (2159:2159:2159) (1833:1833:1833))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (401:401:401))
        (PORT datad (324:324:324) (389:389:389))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1950:1950:1950) (1721:1721:1721))
        (PORT datab (558:558:558) (529:529:529))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1180:1180:1180))
        (PORT datab (2231:2231:2231) (1810:1810:1810))
        (PORT datad (1183:1183:1183) (1034:1034:1034))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (780:780:780) (625:625:625))
        (PORT datac (1391:1391:1391) (1123:1123:1123))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1439:1439:1439))
        (PORT datab (1474:1474:1474) (1250:1250:1250))
        (PORT datac (1084:1084:1084) (890:890:890))
        (PORT datad (824:824:824) (713:713:713))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1906:1906:1906) (1687:1687:1687))
        (PORT datab (1228:1228:1228) (1098:1098:1098))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_148\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT asdata (1325:1325:1325) (1247:1247:1247))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (402:402:402))
        (PORT datab (1485:1485:1485) (1269:1269:1269))
        (PORT datad (1239:1239:1239) (1106:1106:1106))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (565:565:565))
        (PORT datab (789:789:789) (635:635:635))
        (PORT datad (433:433:433) (366:366:366))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (719:719:719))
        (PORT datab (270:270:270) (276:276:276))
        (PORT datac (702:702:702) (561:561:561))
        (PORT datad (224:224:224) (232:232:232))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1225:1225:1225))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datad (1205:1205:1205) (1062:1062:1062))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1440:1440:1440))
        (PORT datab (2116:2116:2116) (1751:1751:1751))
        (PORT datad (1151:1151:1151) (1021:1021:1021))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (PORT datab (1268:1268:1268) (1055:1055:1055))
        (PORT datad (890:890:890) (834:834:834))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (977:977:977))
        (PORT datab (978:978:978) (878:878:878))
        (PORT datad (1121:1121:1121) (966:966:966))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (696:696:696))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (1506:1506:1506) (1240:1240:1240))
        (PORT datad (1434:1434:1434) (1219:1219:1219))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (826:826:826))
        (PORT datab (594:594:594) (550:550:550))
        (PORT datad (901:901:901) (828:828:828))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (1911:1911:1911))
        (PORT datab (1503:1503:1503) (1292:1292:1292))
        (PORT datad (297:297:297) (353:353:353))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (545:545:545))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (883:883:883) (816:816:816))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (389:389:389))
        (PORT datab (920:920:920) (839:839:839))
        (PORT datad (802:802:802) (708:708:708))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (1454:1454:1454) (1192:1192:1192))
        (PORT datad (441:441:441) (383:383:383))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1916:1916:1916) (1594:1594:1594))
        (PORT datab (597:597:597) (555:555:555))
        (PORT datad (1884:1884:1884) (1624:1624:1624))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1293:1293:1293))
        (PORT datab (326:326:326) (382:382:382))
        (PORT datad (830:830:830) (740:740:740))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (390:390:390))
        (PORT datab (1602:1602:1602) (1439:1439:1439))
        (PORT datad (852:852:852) (741:741:741))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (882:882:882))
        (PORT datab (327:327:327) (385:385:385))
        (PORT datad (880:880:880) (792:792:792))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (437:437:437) (384:384:384))
        (PORT datad (478:478:478) (405:405:405))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (389:389:389))
        (PORT datab (2472:2472:2472) (1977:1977:1977))
        (PORT datad (1155:1155:1155) (1024:1024:1024))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (390:390:390))
        (PORT datab (1010:1010:1010) (890:890:890))
        (PORT datad (1545:1545:1545) (1313:1313:1313))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (799:799:799))
        (PORT datab (869:869:869) (758:758:758))
        (PORT datad (844:844:844) (732:732:732))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1172:1172:1172))
        (PORT datab (583:583:583) (565:565:565))
        (PORT datad (554:554:554) (535:535:535))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (1310:1310:1310) (1092:1092:1092))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (1174:1174:1174) (1000:1000:1000))
        (PORT datac (1144:1144:1144) (1030:1030:1030))
        (PORT datad (1076:1076:1076) (906:906:906))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1228:1228:1228))
        (PORT datab (1534:1534:1534) (1266:1266:1266))
        (PORT datad (1503:1503:1503) (1205:1205:1205))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~503)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (949:949:949))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (1094:1094:1094) (870:870:870))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1259:1259:1259) (1098:1098:1098))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:129\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (393:393:393))
        (PORT datab (1318:1318:1318) (1206:1206:1206))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:129\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (456:456:456))
        (PORT datab (1318:1318:1318) (1207:1207:1207))
        (PORT datac (749:749:749) (667:667:667))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:129\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:128\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (391:391:391))
        (PORT datab (1566:1566:1566) (1360:1360:1360))
        (PORT datad (299:299:299) (354:354:354))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:128\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (520:520:520))
        (PORT datab (1566:1566:1566) (1365:1365:1365))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (503:503:503) (489:489:489))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:128\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:127\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datab (876:876:876) (777:777:777))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:127\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (792:792:792))
        (PORT datab (837:837:837) (682:682:682))
        (PORT datac (277:277:277) (340:340:340))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:127\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:130\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (771:771:771))
        (PORT datab (328:328:328) (385:385:385))
        (PORT datad (306:306:306) (364:364:364))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:130\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1037:1037:1037))
        (PORT datab (795:795:795) (634:634:634))
        (PORT datac (285:285:285) (351:351:351))
        (PORT datad (308:308:308) (367:367:367))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:130\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1122:1122:1122))
        (PORT datab (1281:1281:1281) (1168:1168:1168))
        (PORT datac (1595:1595:1595) (1424:1424:1424))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (783:783:783))
        (PORT datab (1257:1257:1257) (1095:1095:1095))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:123\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (556:556:556))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:123\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datab (836:836:836) (665:665:665))
        (PORT datac (830:830:830) (733:733:733))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:123\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:126\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (533:533:533) (522:522:522))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:126\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (393:393:393))
        (PORT datab (1766:1766:1766) (1405:1405:1405))
        (PORT datac (277:277:277) (341:341:341))
        (PORT datad (535:535:535) (524:524:524))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:126\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:125\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (757:757:757))
        (PORT datab (329:329:329) (386:386:386))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:125\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (759:759:759))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (436:436:436) (384:384:384))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:125\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:124\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (402:402:402))
        (PORT datab (923:923:923) (845:845:845))
        (PORT datad (498:498:498) (483:483:483))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:124\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (415:415:415))
        (PORT datab (926:926:926) (848:848:848))
        (PORT datac (882:882:882) (787:787:787))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:124\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1116:1116:1116))
        (PORT datab (865:865:865) (769:769:769))
        (PORT datac (881:881:881) (800:800:800))
        (PORT datad (907:907:907) (821:821:821))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:120\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (576:576:576))
        (PORT datab (328:328:328) (385:385:385))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:120\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (770:770:770))
        (PORT datab (269:269:269) (276:276:276))
        (PORT datac (324:324:324) (387:387:387))
        (PORT datad (793:793:793) (700:700:700))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:120\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:119\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (550:550:550))
        (PORT datab (552:552:552) (537:537:537))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:119\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (515:515:515))
        (PORT datab (554:554:554) (536:536:536))
        (PORT datac (436:436:436) (382:382:382))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:119\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:122\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (562:562:562))
        (PORT datab (372:372:372) (430:430:430))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:122\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (385:385:385))
        (PORT datab (374:374:374) (432:432:432))
        (PORT datac (285:285:285) (352:352:352))
        (PORT datad (439:439:439) (379:379:379))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:122\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:121\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (391:391:391))
        (PORT datab (1269:1269:1269) (1097:1097:1097))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:121\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (640:640:640))
        (PORT datab (1271:1271:1271) (1099:1099:1099))
        (PORT datac (895:895:895) (804:804:804))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:121\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (380:380:380))
        (PORT datab (318:318:318) (372:372:372))
        (PORT datac (532:532:532) (504:504:504))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:104\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (394:394:394))
        (PORT datab (327:327:327) (385:385:385))
        (PORT datad (1214:1214:1214) (1017:1017:1017))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:104\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1204:1204:1204))
        (PORT datab (541:541:541) (510:510:510))
        (PORT datac (447:447:447) (381:381:381))
        (PORT datad (283:283:283) (342:342:342))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:104\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:105\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (539:539:539))
        (PORT datab (1245:1245:1245) (1087:1087:1087))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:105\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (283:283:283))
        (PORT datab (1246:1246:1246) (1084:1084:1084))
        (PORT datac (497:497:497) (491:491:491))
        (PORT datad (491:491:491) (474:474:474))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:105\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:103\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (391:391:391))
        (PORT datab (935:935:935) (868:868:868))
        (PORT datad (496:496:496) (481:481:481))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:103\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (887:887:887))
        (PORT datab (930:930:930) (848:848:848))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (498:498:498) (482:482:482))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:103\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:106\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datab (1225:1225:1225) (1055:1055:1055))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:106\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (459:459:459))
        (PORT datab (1229:1229:1229) (1059:1059:1059))
        (PORT datac (278:278:278) (342:342:342))
        (PORT datad (287:287:287) (347:347:347))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:106\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (556:556:556))
        (PORT datab (319:319:319) (373:373:373))
        (PORT datac (542:542:542) (519:519:519))
        (PORT datad (274:274:274) (330:330:330))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:110\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (576:576:576))
        (PORT datab (913:913:913) (789:789:789))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:110\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (580:580:580))
        (PORT datab (328:328:328) (387:387:387))
        (PORT datac (279:279:279) (343:343:343))
        (PORT datad (796:796:796) (643:643:643))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:110\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2105:2105:2105))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:108\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (395:395:395))
        (PORT datab (351:351:351) (409:409:409))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:108\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (451:451:451))
        (PORT datab (352:352:352) (408:408:408))
        (PORT datac (835:835:835) (749:749:749))
        (PORT datad (283:283:283) (342:342:342))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:108\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:107\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (402:402:402))
        (PORT datab (1255:1255:1255) (1081:1081:1081))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:107\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (420:420:420))
        (PORT datab (1254:1254:1254) (1081:1081:1081))
        (PORT datac (285:285:285) (352:352:352))
        (PORT datad (1228:1228:1228) (1105:1105:1105))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:107\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2082:2082:2082))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:109\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1757:1757:1757) (1544:1544:1544))
        (PORT datab (343:343:343) (398:398:398))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:109\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1757:1757:1757) (1545:1545:1545))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (486:486:486) (481:481:481))
        (PORT datad (752:752:752) (679:679:679))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:109\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1009:1009:1009))
        (PORT datab (316:316:316) (370:370:370))
        (PORT datac (275:275:275) (337:337:337))
        (PORT datad (893:893:893) (788:788:788))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:115\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1973:1973:1973) (1696:1696:1696))
        (PORT datab (343:343:343) (398:398:398))
        (PORT datad (1276:1276:1276) (1154:1154:1154))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:115\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1973:1973:1973) (1695:1695:1695))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (551:551:551) (524:524:524))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:115\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:116\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1505:1505:1505))
        (PORT datab (552:552:552) (534:534:534))
        (PORT datad (494:494:494) (481:481:481))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:116\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (394:394:394))
        (PORT datab (749:749:749) (624:624:624))
        (PORT datac (1619:1619:1619) (1470:1470:1470))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:116\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:118\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (407:407:407))
        (PORT datab (378:378:378) (442:442:442))
        (PORT datad (1102:1102:1102) (946:946:946))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:118\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (568:568:568))
        (PORT datab (383:383:383) (447:447:447))
        (PORT datac (278:278:278) (341:341:341))
        (PORT datad (230:230:230) (237:237:237))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:118\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:117\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datab (564:564:564) (553:553:553))
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:117\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (406:406:406))
        (PORT datab (775:775:775) (635:635:635))
        (PORT datac (1471:1471:1471) (1228:1228:1228))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:117\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (759:759:759))
        (PORT datab (786:786:786) (692:692:692))
        (PORT datac (1115:1115:1115) (962:962:962))
        (PORT datad (276:276:276) (331:331:331))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:114\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1917:1917:1917) (1597:1597:1597))
        (PORT datab (914:914:914) (782:782:782))
        (PORT datad (510:510:510) (494:494:494))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:114\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (706:706:706))
        (PORT datab (269:269:269) (275:275:275))
        (PORT datac (2873:2873:2873) (2364:2364:2364))
        (PORT datad (1160:1160:1160) (984:984:984))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:114\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2102:2102:2102))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:113\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (PORT datab (327:327:327) (384:384:384))
        (PORT datad (1425:1425:1425) (1229:1229:1229))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:113\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (665:665:665))
        (PORT datab (319:319:319) (375:375:375))
        (PORT datac (1482:1482:1482) (1274:1274:1274))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:113\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:112\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (757:757:757))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (299:299:299) (354:354:354))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:112\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (728:728:728))
        (PORT datab (781:781:781) (639:639:639))
        (PORT datac (805:805:805) (718:718:718))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:112\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:111\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (391:391:391))
        (PORT datab (539:539:539) (520:520:520))
        (PORT datad (1123:1123:1123) (968:968:968))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:111\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2064:2064:2064) (1802:1802:1802))
        (PORT datab (886:886:886) (774:774:774))
        (PORT datac (817:817:817) (680:680:680))
        (PORT datad (1124:1124:1124) (967:967:967))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:111\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2105:2105:2105))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (695:695:695))
        (PORT datab (520:520:520) (499:499:499))
        (PORT datac (274:274:274) (337:337:337))
        (PORT datad (527:527:527) (504:504:504))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (678:678:678))
        (PORT datab (867:867:867) (714:714:714))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1348:1348:1348))
        (PORT datab (270:270:270) (277:277:277))
        (PORT datac (1218:1218:1218) (1039:1039:1039))
        (PORT datad (1053:1053:1053) (875:875:875))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:82\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (388:388:388))
        (PORT datab (340:340:340) (394:394:394))
        (PORT datad (1152:1152:1152) (986:986:986))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:82\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1082:1082:1082))
        (PORT datab (743:743:743) (599:599:599))
        (PORT datac (286:286:286) (352:352:352))
        (PORT datad (1152:1152:1152) (989:989:989))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:82\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:80\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datab (351:351:351) (409:409:409))
        (PORT datad (287:287:287) (345:345:345))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:80\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (422:422:422))
        (PORT datab (328:328:328) (385:385:385))
        (PORT datac (310:310:310) (376:376:376))
        (PORT datad (529:529:529) (504:504:504))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:80\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:79\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (1203:1203:1203) (1059:1059:1059))
        (PORT datad (516:516:516) (504:504:504))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:79\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (995:995:995))
        (PORT datab (1202:1202:1202) (1058:1058:1058))
        (PORT datac (508:508:508) (490:490:490))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:79\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:81\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1304:1304:1304))
        (PORT datab (329:329:329) (385:385:385))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:81\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1049:1049:1049))
        (PORT datab (1563:1563:1563) (1287:1287:1287))
        (PORT datac (287:287:287) (354:354:354))
        (PORT datad (437:437:437) (370:370:370))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:81\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1150:1150:1150))
        (PORT datab (316:316:316) (371:371:371))
        (PORT datac (923:923:923) (825:825:825))
        (PORT datad (275:275:275) (331:331:331))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:74\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (531:531:531))
        (PORT datab (3474:3474:3474) (2931:2931:2931))
        (PORT datad (297:297:297) (352:352:352))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:74\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (452:452:452))
        (PORT datab (3473:3473:3473) (2931:2931:2931))
        (PORT datac (278:278:278) (341:341:341))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:74\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:73\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (567:567:567))
        (PORT datab (368:368:368) (430:430:430))
        (PORT datad (495:495:495) (481:481:481))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:73\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (542:542:542) (530:530:530))
        (PORT datac (279:279:279) (342:342:342))
        (PORT datad (328:328:328) (393:393:393))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:73\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:71\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1428:1428:1428))
        (PORT datab (1865:1865:1865) (1556:1556:1556))
        (PORT datad (299:299:299) (354:354:354))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:71\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1429:1429:1429))
        (PORT datab (329:329:329) (387:387:387))
        (PORT datac (825:825:825) (685:685:685))
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:71\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:72\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (387:387:387))
        (PORT datab (357:357:357) (416:416:416))
        (PORT datad (297:297:297) (353:353:353))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:72\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (701:701:701))
        (PORT datab (1205:1205:1205) (1009:1009:1009))
        (PORT datac (318:318:318) (388:388:388))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:72\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2037:2037:2037))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (800:800:800))
        (PORT datab (581:581:581) (530:530:530))
        (PORT datac (845:845:845) (766:766:766))
        (PORT datad (275:275:275) (330:330:330))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:78\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (739:739:739))
        (PORT datab (355:355:355) (420:420:420))
        (PORT datad (845:845:845) (747:747:747))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:78\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (682:682:682))
        (PORT datab (321:321:321) (377:377:377))
        (PORT datac (311:311:311) (387:387:387))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:78\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:75\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (403:403:403))
        (PORT datab (353:353:353) (417:417:417))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:75\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (396:396:396))
        (PORT datab (492:492:492) (418:418:418))
        (PORT datac (313:313:313) (388:388:388))
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:75\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:77\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (532:532:532))
        (PORT datab (1473:1473:1473) (1196:1196:1196))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:77\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (753:753:753))
        (PORT datab (1473:1473:1473) (1194:1194:1194))
        (PORT datac (435:435:435) (383:383:383))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:77\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:76\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (803:803:803))
        (PORT datab (2245:2245:2245) (1881:1881:1881))
        (PORT datad (511:511:511) (492:492:492))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:76\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datab (2245:2245:2245) (1882:1882:1882))
        (PORT datac (503:503:503) (492:492:492))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:76\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (537:537:537))
        (PORT datab (921:921:921) (858:858:858))
        (PORT datac (272:272:272) (335:335:335))
        (PORT datad (911:911:911) (838:838:838))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:86\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (440:440:440))
        (PORT datab (1926:1926:1926) (1600:1600:1600))
        (PORT datad (299:299:299) (354:354:354))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:86\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (888:888:888) (787:787:787))
        (PORT datac (327:327:327) (402:402:402))
        (PORT datad (797:797:797) (704:704:704))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:86\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:85\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datab (938:938:938) (828:828:828))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:85\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1063:1063:1063))
        (PORT datab (541:541:541) (523:523:523))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:85\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:83\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (539:539:539))
        (PORT datab (1575:1575:1575) (1392:1392:1392))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:83\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (738:738:738))
        (PORT datab (269:269:269) (275:275:275))
        (PORT datac (500:500:500) (483:483:483))
        (PORT datad (809:809:809) (736:736:736))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:83\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:84\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1222:1222:1222))
        (PORT datab (327:327:327) (385:385:385))
        (PORT datad (507:507:507) (497:497:497))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:84\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (734:734:734))
        (PORT datab (488:488:488) (415:415:415))
        (PORT datac (1315:1315:1315) (1179:1179:1179))
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:84\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (790:790:790))
        (PORT datab (318:318:318) (373:373:373))
        (PORT datac (901:901:901) (794:794:794))
        (PORT datad (527:527:527) (501:501:501))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1234:1234:1234))
        (PORT datab (901:901:901) (768:768:768))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (411:411:411))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (1165:1165:1165) (949:949:949))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (756:756:756))
        (PORT datab (890:890:890) (768:768:768))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (529:529:529))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (812:812:812) (717:717:717))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (893:893:893))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (897:897:897))
        (PORT datab (1265:1265:1265) (1072:1072:1072))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (1888:1888:1888) (1557:1557:1557))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (572:572:572))
        (PORT datab (340:340:340) (395:395:395))
        (PORT datad (309:309:309) (368:368:368))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (282:282:282))
        (PORT datab (351:351:351) (409:409:409))
        (PORT datac (835:835:835) (747:747:747))
        (PORT datad (498:498:498) (480:480:480))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1194:1194:1194))
        (PORT datab (349:349:349) (406:406:406))
        (PORT datad (817:817:817) (741:741:741))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (665:665:665))
        (PORT datab (353:353:353) (410:410:410))
        (PORT datac (287:287:287) (354:354:354))
        (PORT datad (1829:1829:1829) (1525:1525:1525))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (825:825:825))
        (PORT datab (820:820:820) (726:726:726))
        (PORT datac (1534:1534:1534) (1320:1320:1320))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (626:626:626) (582:582:582))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (515:515:515))
        (PORT datab (629:629:629) (584:584:584))
        (PORT datac (286:286:286) (352:352:352))
        (PORT datad (440:440:440) (373:373:373))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (747:747:747))
        (PORT datab (2472:2472:2472) (2041:2041:2041))
        (PORT datad (510:510:510) (492:492:492))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (419:419:419))
        (PORT datab (2472:2472:2472) (2044:2044:2044))
        (PORT datac (496:496:496) (478:478:478))
        (PORT datad (1077:1077:1077) (901:901:901))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (402:402:402))
        (PORT datab (376:376:376) (440:440:440))
        (PORT datad (495:495:495) (477:477:477))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (419:419:419))
        (PORT datab (329:329:329) (387:387:387))
        (PORT datac (335:335:335) (410:410:410))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (564:564:564))
        (PORT datab (326:326:326) (384:384:384))
        (PORT datad (492:492:492) (478:478:478))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (418:418:418))
        (PORT datab (362:362:362) (422:422:422))
        (PORT datac (277:277:277) (341:341:341))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (523:523:523))
        (PORT datab (316:316:316) (371:371:371))
        (PORT datac (537:537:537) (507:507:507))
        (PORT datad (518:518:518) (484:484:484))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (405:405:405))
        (PORT datab (362:362:362) (421:421:421))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (531:531:531))
        (PORT datab (361:361:361) (421:421:421))
        (PORT datac (494:494:494) (476:476:476))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (455:455:455))
        (PORT datab (341:341:341) (395:395:395))
        (PORT datad (1090:1090:1090) (937:937:937))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (460:460:460))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (812:812:812) (750:750:750))
        (PORT datad (1073:1073:1073) (846:846:846))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (546:546:546))
        (PORT datab (326:326:326) (384:384:384))
        (PORT datad (319:319:319) (383:383:383))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (384:384:384))
        (PORT datab (579:579:579) (553:553:553))
        (PORT datac (228:228:228) (243:243:243))
        (PORT datad (806:806:806) (698:698:698))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (857:857:857))
        (PORT datab (1172:1172:1172) (1007:1007:1007))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (615:615:615))
        (PORT datab (971:971:971) (866:866:866))
        (PORT datac (515:515:515) (495:495:495))
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (540:540:540))
        (PORT datab (524:524:524) (511:511:511))
        (PORT datac (1150:1150:1150) (1024:1024:1024))
        (PORT datad (275:275:275) (331:331:331))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (936:936:936))
        (PORT datab (340:340:340) (394:394:394))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (884:884:884))
        (PORT datab (884:884:884) (834:834:834))
        (PORT datac (968:968:968) (898:898:898))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2154:2154:2154) (1941:1941:1941))
        (PORT datab (549:549:549) (533:533:533))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (612:612:612))
        (PORT datab (986:986:986) (858:858:858))
        (PORT datac (780:780:780) (647:647:647))
        (PORT datad (820:820:820) (721:721:721))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (PORT datab (570:570:570) (557:557:557))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (454:454:454))
        (PORT datab (571:571:571) (557:557:557))
        (PORT datac (277:277:277) (340:340:340))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datab (941:941:941) (818:818:818))
        (PORT datad (528:528:528) (513:513:513))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (680:680:680))
        (PORT datab (573:573:573) (556:556:556))
        (PORT datac (1897:1897:1897) (1564:1564:1564))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1322:1322:1322))
        (PORT datab (1148:1148:1148) (995:995:995))
        (PORT datac (1504:1504:1504) (1273:1273:1273))
        (PORT datad (1131:1131:1131) (967:967:967))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (1172:1172:1172) (971:971:971))
        (PORT datac (1142:1142:1142) (1029:1029:1029))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (388:388:388))
        (PORT datab (339:339:339) (394:394:394))
        (PORT datad (310:310:310) (370:370:370))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (453:453:453))
        (PORT datab (331:331:331) (388:388:388))
        (PORT datac (543:543:543) (531:531:531))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (405:405:405))
        (PORT datab (327:327:327) (384:384:384))
        (PORT datad (771:771:771) (698:698:698))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (466:466:466))
        (PORT datab (320:320:320) (376:376:376))
        (PORT datac (525:525:525) (508:508:508))
        (PORT datad (288:288:288) (347:347:347))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (531:531:531))
        (PORT datab (849:849:849) (754:754:754))
        (PORT datad (1650:1650:1650) (1527:1527:1527))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (1709:1709:1709) (1568:1568:1568))
        (PORT datac (494:494:494) (478:478:478))
        (PORT datad (793:793:793) (700:700:700))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2059:2059:2059))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (390:390:390))
        (PORT datab (536:536:536) (522:522:522))
        (PORT datad (898:898:898) (807:807:807))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (852:852:852))
        (PORT datab (924:924:924) (813:813:813))
        (PORT datac (451:451:451) (385:385:385))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (814:814:814))
        (PORT datab (517:517:517) (494:494:494))
        (PORT datac (876:876:876) (794:794:794))
        (PORT datad (875:875:875) (773:773:773))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (418:418:418))
        (PORT datab (340:340:340) (395:395:395))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (417:417:417))
        (PORT datab (481:481:481) (412:412:412))
        (PORT datac (277:277:277) (340:340:340))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (405:405:405))
        (PORT datab (358:358:358) (416:416:416))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (556:556:556))
        (PORT datab (322:322:322) (378:378:378))
        (PORT datac (495:495:495) (492:492:492))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (403:403:403))
        (PORT datab (339:339:339) (394:394:394))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (284:284:284))
        (PORT datab (929:929:929) (832:832:832))
        (PORT datac (509:509:509) (489:489:489))
        (PORT datad (520:520:520) (510:510:510))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (818:818:818))
        (PORT datab (327:327:327) (383:383:383))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (824:824:824))
        (PORT datab (328:328:328) (386:386:386))
        (PORT datac (437:437:437) (379:379:379))
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1027:1027:1027))
        (PORT datab (1161:1161:1161) (1013:1013:1013))
        (PORT datac (273:273:273) (336:336:336))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (548:548:548))
        (PORT datab (1903:1903:1903) (1609:1609:1609))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (740:740:740))
        (PORT datab (792:792:792) (636:636:636))
        (PORT datac (499:499:499) (476:476:476))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (538:538:538))
        (PORT datab (554:554:554) (529:529:529))
        (PORT datad (518:518:518) (510:510:510))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (528:528:528))
        (PORT datab (1949:1949:1949) (1623:1623:1623))
        (PORT datac (278:278:278) (341:341:341))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (391:391:391))
        (PORT datab (613:613:613) (578:578:578))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datab (323:323:323) (378:378:378))
        (PORT datac (789:789:789) (723:723:723))
        (PORT datad (436:436:436) (368:368:368))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (869:869:869))
        (PORT datab (340:340:340) (395:395:395))
        (PORT datad (1170:1170:1170) (985:985:985))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (426:426:426))
        (PORT datab (329:329:329) (385:385:385))
        (PORT datac (891:891:891) (831:831:831))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2059:2059:2059))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (838:838:838))
        (PORT datab (969:969:969) (841:841:841))
        (PORT datac (532:532:532) (502:502:502))
        (PORT datad (830:830:830) (767:767:767))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (531:531:531))
        (PORT datab (572:572:572) (555:555:555))
        (PORT datad (283:283:283) (342:342:342))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (551:551:551))
        (PORT datab (569:569:569) (554:554:554))
        (PORT datac (286:286:286) (352:352:352))
        (PORT datad (438:438:438) (375:375:375))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (759:759:759))
        (PORT datab (1190:1190:1190) (1033:1033:1033))
        (PORT datad (767:767:767) (676:676:676))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (945:945:945))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (1510:1510:1510) (1304:1304:1304))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (586:586:586))
        (PORT datab (326:326:326) (384:384:384))
        (PORT datad (493:493:493) (479:479:479))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (650:650:650))
        (PORT datab (329:329:329) (386:386:386))
        (PORT datac (574:574:574) (544:544:544))
        (PORT datad (796:796:796) (691:691:691))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (902:902:902))
        (PORT datab (341:341:341) (395:395:395))
        (PORT datad (498:498:498) (483:483:483))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (861:861:861))
        (PORT datab (330:330:330) (387:387:387))
        (PORT datac (910:910:910) (866:866:866))
        (PORT datad (729:729:729) (583:583:583))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (515:515:515))
        (PORT datab (1261:1261:1261) (1165:1165:1165))
        (PORT datac (1549:1549:1549) (1357:1357:1357))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (422:422:422))
        (PORT datab (1185:1185:1185) (988:988:988))
        (PORT datac (744:744:744) (602:602:602))
        (PORT datad (819:819:819) (713:713:713))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (403:403:403))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (343:343:343) (407:407:407))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (527:527:527))
        (PORT datab (545:545:545) (523:523:523))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (346:346:346) (410:410:410))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (529:529:529))
        (PORT datab (1245:1245:1245) (1146:1146:1146))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datab (539:539:539) (527:527:527))
        (PORT datac (1557:1557:1557) (1389:1389:1389))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (898:898:898))
        (PORT datab (966:966:966) (860:860:860))
        (PORT datad (497:497:497) (487:487:487))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (529:529:529))
        (PORT datab (268:268:268) (274:274:274))
        (PORT datac (886:886:886) (859:859:859))
        (PORT datad (839:839:839) (724:724:724))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (402:402:402))
        (PORT datab (371:371:371) (428:428:428))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (424:424:424))
        (PORT datab (375:375:375) (433:433:433))
        (PORT datac (286:286:286) (352:352:352))
        (PORT datad (530:530:530) (505:505:505))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (826:826:826))
        (PORT datab (975:975:975) (885:885:885))
        (PORT datac (926:926:926) (851:851:851))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1726:1726:1726) (1535:1535:1535))
        (PORT datab (327:327:327) (384:384:384))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1534:1534:1534))
        (PORT datab (840:840:840) (689:689:689))
        (PORT datac (494:494:494) (486:486:486))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (570:570:570))
        (PORT datab (1529:1529:1529) (1307:1307:1307))
        (PORT datad (302:302:302) (357:357:357))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (570:570:570))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (502:502:502) (488:488:488))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (552:552:552))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (299:299:299) (354:354:354))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (430:430:430))
        (PORT datab (867:867:867) (768:768:768))
        (PORT datac (280:280:280) (343:343:343))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (886:886:886))
        (PORT datab (326:326:326) (384:384:384))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (889:889:889))
        (PORT datab (328:328:328) (385:385:385))
        (PORT datac (702:702:702) (572:572:572))
        (PORT datad (495:495:495) (480:480:480))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (379:379:379))
        (PORT datab (1193:1193:1193) (1043:1043:1043))
        (PORT datac (1204:1204:1204) (1043:1043:1043))
        (PORT datad (276:276:276) (331:331:331))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (823:823:823))
        (PORT datab (341:341:341) (395:395:395))
        (PORT datad (501:501:501) (488:488:488))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (823:823:823))
        (PORT datab (913:913:913) (829:829:829))
        (PORT datac (762:762:762) (683:683:683))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (390:390:390))
        (PORT datab (1239:1239:1239) (1116:1116:1116))
        (PORT datad (1785:1785:1785) (1507:1507:1507))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (1827:1827:1827) (1546:1546:1546))
        (PORT datac (508:508:508) (487:487:487))
        (PORT datad (906:906:906) (821:821:821))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (805:805:805))
        (PORT datab (327:327:327) (384:384:384))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (396:396:396))
        (PORT datab (367:367:367) (422:422:422))
        (PORT datac (1557:1557:1557) (1382:1382:1382))
        (PORT datad (436:436:436) (369:369:369))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:70\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (396:396:396))
        (PORT datab (1643:1643:1643) (1441:1441:1441))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:70\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (833:833:833))
        (PORT datab (270:270:270) (277:277:277))
        (PORT datac (1288:1288:1288) (1167:1167:1167))
        (PORT datad (761:761:761) (685:685:685))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:70\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (380:380:380))
        (PORT datab (318:318:318) (373:373:373))
        (PORT datac (921:921:921) (815:815:815))
        (PORT datad (274:274:274) (330:330:330))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (1790:1790:1790) (1513:1513:1513))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (781:781:781))
        (PORT datab (491:491:491) (417:417:417))
        (PORT datac (1903:1903:1903) (1611:1611:1611))
        (PORT datad (1220:1220:1220) (1091:1091:1091))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (527:527:527))
        (PORT datab (567:567:567) (539:539:539))
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (560:560:560))
        (PORT datab (329:329:329) (386:386:386))
        (PORT datac (1508:1508:1508) (1282:1282:1282))
        (PORT datad (780:780:780) (649:649:649))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (788:788:788))
        (PORT datab (1662:1662:1662) (1417:1417:1417))
        (PORT datad (502:502:502) (483:483:483))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (793:793:793))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (487:487:487) (410:410:410))
        (PORT datad (288:288:288) (346:346:346))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1181:1181:1181))
        (PORT datab (1366:1366:1366) (1238:1238:1238))
        (PORT datad (1276:1276:1276) (1172:1172:1172))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (541:541:541))
        (PORT datab (1006:1006:1006) (925:925:925))
        (PORT datac (227:227:227) (241:241:241))
        (PORT datad (1156:1156:1156) (1011:1011:1011))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (797:797:797))
        (PORT datab (317:317:317) (372:372:372))
        (PORT datac (834:834:834) (766:766:766))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (268:268:268) (274:274:274))
        (PORT datac (484:484:484) (407:407:407))
        (PORT datad (827:827:827) (701:701:701))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1137:1137:1137))
        (PORT datab (327:327:327) (384:384:384))
        (PORT datad (283:283:283) (342:342:342))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (706:706:706))
        (PORT datab (1322:1322:1322) (1151:1151:1151))
        (PORT datac (493:493:493) (476:476:476))
        (PORT datad (498:498:498) (480:480:480))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (911:911:911))
        (PORT datab (542:542:542) (523:523:523))
        (PORT datad (508:508:508) (496:496:496))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (917:917:917))
        (PORT datab (489:489:489) (414:414:414))
        (PORT datac (1161:1161:1161) (1008:1008:1008))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (846:846:846))
        (PORT datab (834:834:834) (762:762:762))
        (PORT datad (1552:1552:1552) (1318:1318:1318))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (710:710:710))
        (PORT datab (270:270:270) (277:277:277))
        (PORT datac (511:511:511) (493:493:493))
        (PORT datad (845:845:845) (805:805:805))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (533:533:533))
        (PORT datab (341:341:341) (396:396:396))
        (PORT datad (515:515:515) (511:511:511))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datab (944:944:944) (812:812:812))
        (PORT datac (434:434:434) (379:379:379))
        (PORT datad (517:517:517) (512:512:512))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (377:377:377))
        (PORT datab (318:318:318) (373:373:373))
        (PORT datac (489:489:489) (483:483:483))
        (PORT datad (275:275:275) (330:330:330))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (456:456:456))
        (PORT datab (553:553:553) (535:535:535))
        (PORT datad (1080:1080:1080) (923:923:923))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (460:460:460))
        (PORT datab (321:321:321) (377:377:377))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (507:507:507) (481:481:481))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (563:563:563))
        (PORT datab (327:327:327) (385:385:385))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (531:531:531))
        (PORT datab (328:328:328) (386:386:386))
        (PORT datac (440:440:440) (374:374:374))
        (PORT datad (322:322:322) (378:378:378))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (391:391:391))
        (PORT datab (1392:1392:1392) (1261:1261:1261))
        (PORT datad (298:298:298) (353:353:353))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (452:452:452))
        (PORT datab (931:931:931) (832:832:832))
        (PORT datac (1272:1272:1272) (1172:1172:1172))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (848:848:848))
        (PORT datab (540:540:540) (526:526:526))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (454:454:454))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (867:867:867) (810:810:810))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1030:1030:1030))
        (PORT datab (316:316:316) (371:371:371))
        (PORT datac (275:275:275) (338:338:338))
        (PORT datad (527:527:527) (503:503:503))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (527:527:527))
        (PORT datab (326:326:326) (384:384:384))
        (PORT datad (512:512:512) (507:507:507))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (518:518:518))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (781:781:781) (705:705:705))
        (PORT datad (497:497:497) (479:479:479))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (562:562:562))
        (PORT datab (329:329:329) (385:385:385))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (417:417:417))
        (PORT datab (328:328:328) (385:385:385))
        (PORT datac (322:322:322) (385:385:385))
        (PORT datad (530:530:530) (503:503:503))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (549:549:549))
        (PORT datab (370:370:370) (432:432:432))
        (PORT datad (298:298:298) (353:353:353))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datab (368:368:368) (430:430:430))
        (PORT datac (509:509:509) (488:488:488))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2052:2052:2052))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1945:1945:1945) (1618:1618:1618))
        (PORT datab (549:549:549) (521:521:521))
        (PORT datad (285:285:285) (345:345:345))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (1622:1622:1622) (1384:1384:1384))
        (PORT datac (1524:1524:1524) (1262:1262:1262))
        (PORT datad (788:788:788) (696:696:696))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2052:2052:2052))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (547:547:547))
        (PORT datab (934:934:934) (814:814:814))
        (PORT datac (275:275:275) (337:337:337))
        (PORT datad (275:275:275) (330:330:330))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1369:1369:1369))
        (PORT datab (369:369:369) (430:430:430))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (368:368:368) (430:430:430))
        (PORT datac (499:499:499) (482:482:482))
        (PORT datad (1144:1144:1144) (961:961:961))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1911:1911:1911) (1629:1629:1629))
        (PORT datab (328:328:328) (385:385:385))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (385:385:385))
        (PORT datab (1588:1588:1588) (1380:1380:1380))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (498:498:498) (479:479:479))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2045:2045:2045))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1665:1665:1665) (1446:1446:1446))
        (PORT datab (342:342:342) (396:396:396))
        (PORT datad (896:896:896) (798:798:798))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1665:1665:1665) (1446:1446:1446))
        (PORT datab (320:320:320) (376:376:376))
        (PORT datac (285:285:285) (352:352:352))
        (PORT datad (437:437:437) (370:370:370))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2045:2045:2045))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (727:727:727))
        (PORT datab (1575:1575:1575) (1368:1368:1368))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (566:566:566))
        (PORT datab (1576:1576:1576) (1369:1369:1369))
        (PORT datac (276:276:276) (339:339:339))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (378:378:378))
        (PORT datab (876:876:876) (737:737:737))
        (PORT datac (764:764:764) (665:665:665))
        (PORT datad (490:490:490) (475:475:475))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1050:1050:1050))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (1386:1386:1386) (1144:1144:1144))
        (PORT datad (1175:1175:1175) (1014:1014:1014))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (1525:1525:1525) (1246:1246:1246))
        (PORT datad (820:820:820) (693:693:693))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (402:402:402))
        (PORT datab (356:356:356) (420:420:420))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (422:422:422))
        (PORT datab (357:357:357) (422:422:422))
        (PORT datac (278:278:278) (342:342:342))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (887:887:887))
        (PORT datab (326:326:326) (382:382:382))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (616:616:616))
        (PORT datab (872:872:872) (784:784:784))
        (PORT datac (920:920:920) (849:849:849))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (774:774:774))
        (PORT datab (1149:1149:1149) (994:994:994))
        (PORT datad (872:872:872) (779:779:779))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (518:518:518))
        (PORT datab (270:270:270) (277:277:277))
        (PORT datac (548:548:548) (520:520:520))
        (PORT datad (781:781:781) (684:684:684))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1164:1164:1164))
        (PORT datab (1170:1170:1170) (1024:1024:1024))
        (PORT datad (1158:1158:1158) (991:991:991))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (728:728:728))
        (PORT datab (1152:1152:1152) (977:977:977))
        (PORT datac (1167:1167:1167) (1124:1124:1124))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (558:558:558))
        (PORT datab (1261:1261:1261) (1092:1092:1092))
        (PORT datad (285:285:285) (345:345:345))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (1220:1220:1220) (1062:1062:1062))
        (PORT datad (785:785:785) (709:709:709))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2060:2060:2060))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (517:517:517))
        (PORT datab (584:584:584) (533:533:533))
        (PORT datac (805:805:805) (693:693:693))
        (PORT datad (902:902:902) (812:812:812))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1228:1228:1228))
        (PORT datab (327:327:327) (384:384:384))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1230:1230:1230))
        (PORT datab (775:775:775) (635:635:635))
        (PORT datac (287:287:287) (353:353:353))
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (391:391:391))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (905:905:905) (808:808:808))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (859:859:859))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (226:226:226) (240:240:240))
        (PORT datad (497:497:497) (480:480:480))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (383:383:383))
        (PORT datab (271:271:271) (278:278:278))
        (PORT datac (538:538:538) (511:511:511))
        (PORT datad (525:525:525) (499:499:499))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (980:980:980))
        (PORT datab (1480:1480:1480) (1232:1232:1232))
        (PORT datad (434:434:434) (367:367:367))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2086:2086:2086) (2020:2020:2020))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|cascade_drop\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (785:785:785))
        (PORT datab (1259:1259:1259) (1097:1097:1097))
        (PORT datad (297:297:297) (352:352:352))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|cascade_drop\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1882:1882:1882) (1657:1657:1657))
        (PORT datad (831:831:831) (727:727:727))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim3\|output1a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (917:917:917))
        (PORT datab (925:925:925) (836:836:836))
        (PORT datac (1622:1622:1622) (1435:1435:1435))
        (PORT datad (1207:1207:1207) (1057:1057:1057))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim3\|output1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (817:817:817))
        (PORT datab (547:547:547) (527:527:527))
        (PORT datad (1198:1198:1198) (1057:1057:1057))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1028:1028:1028))
        (PORT datab (297:297:297) (306:306:306))
        (PORT datad (926:926:926) (859:859:859))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (414:414:414))
        (PORT datab (773:773:773) (623:623:623))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (1848:1848:1848) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (917:917:917) (826:826:826))
        (PORT datad (935:935:935) (817:817:817))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (1544:1544:1544) (1385:1385:1385))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (428:428:428))
        (PORT datab (914:914:914) (823:823:823))
        (PORT datac (1102:1102:1102) (923:923:923))
        (PORT datad (804:804:804) (684:684:684))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (1544:1544:1544) (1385:1385:1385))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (246:246:246))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (425:425:425))
        (PORT datab (269:269:269) (276:276:276))
        (PORT datad (250:250:250) (259:259:259))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (996:996:996) (872:872:872))
        (PORT datad (293:293:293) (355:355:355))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT asdata (1185:1185:1185) (1038:1038:1038))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (PORT ena (1788:1788:1788) (1520:1520:1520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (747:747:747) (597:597:597))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (PORT ena (1788:1788:1788) (1520:1520:1520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (779:779:779) (623:623:623))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (PORT ena (1788:1788:1788) (1520:1520:1520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT asdata (1143:1143:1143) (1009:1009:1009))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (PORT ena (1788:1788:1788) (1520:1520:1520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT asdata (1152:1152:1152) (1014:1014:1014))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (PORT ena (1788:1788:1788) (1520:1520:1520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (767:767:767) (626:626:626))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (PORT ena (1788:1788:1788) (1520:1520:1520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (1848:1848:1848) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (1848:1848:1848) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (1848:1848:1848) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (1848:1848:1848) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (1848:1848:1848) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (1848:1848:1848) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1936:1936:1936) (1692:1692:1692))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1936:1936:1936) (1692:1692:1692))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2005:2005:2005))
        (PORT ena (1936:1936:1936) (1692:1692:1692))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (320:320:320) (384:384:384))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (968:968:968) (1104:1104:1104))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2055:2055:2055))
        (PORT asdata (1286:1286:1286) (1225:1225:1225))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT asdata (992:992:992) (963:963:963))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT asdata (941:941:941) (929:929:929))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT asdata (989:989:989) (958:958:958))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT asdata (971:971:971) (941:941:941))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (514:514:514) (500:500:500))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (551:551:551) (525:525:525))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT asdata (938:938:938) (930:930:930))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (536:536:536) (513:513:513))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT asdata (1243:1243:1243) (1145:1145:1145))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (536:536:536) (512:512:512))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (490:490:490))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1450:1450:1450))
        (PORT datab (953:953:953) (863:863:863))
        (PORT datac (1285:1285:1285) (1154:1154:1154))
        (PORT datad (1751:1751:1751) (1463:1463:1463))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (391:391:391))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (382:382:382))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1578:1578:1578) (1382:1382:1382))
        (PORT sload (956:956:956) (1018:1018:1018))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita7\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (292:292:292) (361:361:361))
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (949:949:949) (895:895:895))
        (PORT datac (1903:1903:1903) (1620:1620:1620))
        (PORT datad (234:234:234) (244:244:244))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (249:249:249) (256:256:256))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1582:1582:1582) (1388:1388:1388))
        (PORT sload (956:956:956) (1018:1018:1018))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (393:393:393))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1567:1567:1567) (1391:1391:1391))
        (PORT sload (956:956:956) (1018:1018:1018))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1568:1568:1568) (1382:1382:1382))
        (PORT sload (956:956:956) (1018:1018:1018))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (382:382:382))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1569:1569:1569) (1384:1384:1384))
        (PORT sload (956:956:956) (1018:1018:1018))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1570:1570:1570) (1389:1389:1389))
        (PORT sload (956:956:956) (1018:1018:1018))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (380:380:380))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1572:1572:1572) (1388:1388:1388))
        (PORT sload (956:956:956) (1018:1018:1018))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1573:1573:1573) (1382:1382:1382))
        (PORT sload (956:956:956) (1018:1018:1018))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (394:394:394))
        (PORT datab (327:327:327) (385:385:385))
        (PORT datac (285:285:285) (352:352:352))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (271:271:271))
        (PORT datac (508:508:508) (500:500:500))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (947:947:947))
        (PORT datab (276:276:276) (285:285:285))
        (PORT datac (294:294:294) (363:363:363))
        (PORT datad (294:294:294) (356:356:356))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1012:1012:1012) (976:976:976))
        (PORT sload (979:979:979) (1042:1042:1042))
        (PORT ena (1562:1562:1562) (1372:1372:1372))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1013:1013:1013) (977:977:977))
        (PORT sload (979:979:979) (1042:1042:1042))
        (PORT ena (1562:1562:1562) (1372:1372:1372))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1015:1015:1015) (979:979:979))
        (PORT sload (979:979:979) (1042:1042:1042))
        (PORT ena (1562:1562:1562) (1372:1372:1372))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1017:1017:1017) (981:981:981))
        (PORT sload (979:979:979) (1042:1042:1042))
        (PORT ena (1562:1562:1562) (1372:1372:1372))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1018:1018:1018) (983:983:983))
        (PORT sload (979:979:979) (1042:1042:1042))
        (PORT ena (1562:1562:1562) (1372:1372:1372))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1019:1019:1019) (984:984:984))
        (PORT sload (979:979:979) (1042:1042:1042))
        (PORT ena (1562:1562:1562) (1372:1372:1372))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1019:1019:1019) (986:986:986))
        (PORT sload (979:979:979) (1042:1042:1042))
        (PORT ena (1562:1562:1562) (1372:1372:1372))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1020:1020:1020) (987:987:987))
        (PORT sload (979:979:979) (1042:1042:1042))
        (PORT ena (1562:1562:1562) (1372:1372:1372))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita8)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1021:1021:1021) (987:987:987))
        (PORT sload (979:979:979) (1042:1042:1042))
        (PORT ena (1562:1562:1562) (1372:1372:1372))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (746:746:746))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1022:1022:1022) (988:988:988))
        (PORT sload (979:979:979) (1042:1042:1042))
        (PORT ena (1562:1562:1562) (1372:1372:1372))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita10)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1023:1023:1023) (988:988:988))
        (PORT sload (979:979:979) (1042:1042:1042))
        (PORT ena (1562:1562:1562) (1372:1372:1372))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1024:1024:1024) (989:989:989))
        (PORT sload (979:979:979) (1042:1042:1042))
        (PORT ena (1562:1562:1562) (1372:1372:1372))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT asdata (1586:1586:1586) (1386:1386:1386))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT asdata (703:703:703) (765:765:765))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1417:1417:1417))
        (PORT d[1] (1368:1368:1368) (1240:1240:1240))
        (PORT clk (2422:2422:2422) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4477:4477:4477) (4145:4145:4145))
        (PORT d[1] (4453:4453:4453) (4138:4138:4138))
        (PORT d[2] (5359:5359:5359) (4750:4750:4750))
        (PORT d[3] (5024:5024:5024) (4563:4563:4563))
        (PORT d[4] (5434:5434:5434) (4825:4825:4825))
        (PORT d[5] (5728:5728:5728) (4993:4993:4993))
        (PORT d[6] (4900:4900:4900) (4579:4579:4579))
        (PORT d[7] (5378:5378:5378) (4818:4818:4818))
        (PORT d[8] (4878:4878:4878) (4471:4471:4471))
        (PORT d[9] (3546:3546:3546) (2932:2932:2932))
        (PORT d[10] (4296:4296:4296) (3969:3969:3969))
        (PORT d[11] (5822:5822:5822) (5087:5087:5087))
        (PORT clk (2419:2419:2419) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5586:5586:5586) (4962:4962:4962))
        (PORT clk (2419:2419:2419) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2446:2446:2446))
        (PORT d[0] (6208:6208:6208) (5594:5594:5594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3013:3013:3013))
        (PORT d[1] (2898:2898:2898) (2465:2465:2465))
        (PORT d[2] (1766:1766:1766) (1665:1665:1665))
        (PORT d[3] (3576:3576:3576) (3211:3211:3211))
        (PORT d[4] (3402:3402:3402) (3140:3140:3140))
        (PORT d[5] (3957:3957:3957) (3601:3601:3601))
        (PORT d[6] (5786:5786:5786) (4991:4991:4991))
        (PORT d[7] (4361:4361:4361) (4032:4032:4032))
        (PORT d[8] (2483:2483:2483) (2219:2219:2219))
        (PORT d[9] (4316:4316:4316) (3653:3653:3653))
        (PORT d[10] (3786:3786:3786) (3513:3513:3513))
        (PORT d[11] (4751:4751:4751) (4202:4202:4202))
        (PORT clk (2390:2390:2390) (2372:2372:2372))
        (PORT ena (4417:4417:4417) (3905:3905:3905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2372:2372:2372))
        (PORT d[0] (4417:4417:4417) (3905:3905:3905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (482:482:482) (421:421:421))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT asdata (700:700:700) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (482:482:482) (421:421:421))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (871:871:871) (782:782:782))
        (PORT d[1] (866:866:866) (772:772:772))
        (PORT clk (2429:2429:2429) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (3815:3815:3815))
        (PORT d[1] (3750:3750:3750) (3546:3546:3546))
        (PORT d[2] (5706:5706:5706) (5088:5088:5088))
        (PORT d[3] (4637:4637:4637) (4203:4203:4203))
        (PORT d[4] (5137:5137:5137) (4534:4534:4534))
        (PORT d[5] (5655:5655:5655) (4933:4933:4933))
        (PORT d[6] (4861:4861:4861) (4546:4546:4546))
        (PORT d[7] (4961:4961:4961) (4428:4428:4428))
        (PORT d[8] (4416:4416:4416) (4056:4056:4056))
        (PORT d[9] (3785:3785:3785) (3176:3176:3176))
        (PORT d[10] (3925:3925:3925) (3641:3641:3641))
        (PORT d[11] (5404:5404:5404) (4704:4704:4704))
        (PORT clk (2426:2426:2426) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5550:5550:5550) (4910:4910:4910))
        (PORT clk (2426:2426:2426) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2453:2453:2453))
        (PORT d[0] (6172:6172:6172) (5542:5542:5542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (3595:3595:3595))
        (PORT d[1] (3218:3218:3218) (2731:2731:2731))
        (PORT d[2] (1727:1727:1727) (1592:1592:1592))
        (PORT d[3] (3954:3954:3954) (3555:3555:3555))
        (PORT d[4] (4502:4502:4502) (4069:4069:4069))
        (PORT d[5] (3607:3607:3607) (3250:3250:3250))
        (PORT d[6] (5443:5443:5443) (4688:4688:4688))
        (PORT d[7] (4964:4964:4964) (4276:4276:4276))
        (PORT d[8] (2085:2085:2085) (1864:1864:1864))
        (PORT d[9] (4369:4369:4369) (3764:3764:3764))
        (PORT d[10] (3283:3283:3283) (3038:3038:3038))
        (PORT d[11] (4732:4732:4732) (4212:4212:4212))
        (PORT clk (2397:2397:2397) (2379:2379:2379))
        (PORT ena (3728:3728:3728) (3292:3292:3292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2379:2379:2379))
        (PORT d[0] (3728:3728:3728) (3292:3292:3292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (481:481:481) (421:421:421))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (531:531:531) (470:470:470))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (275:275:275) (331:331:331))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (1669:1669:1669))
        (PORT d[1] (1973:1973:1973) (1766:1766:1766))
        (PORT clk (2463:2463:2463) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2419:2419:2419))
        (PORT d[1] (3648:3648:3648) (3373:3373:3373))
        (PORT d[2] (4357:4357:4357) (3710:3710:3710))
        (PORT d[3] (3373:3373:3373) (3013:3013:3013))
        (PORT d[4] (3278:3278:3278) (2959:2959:2959))
        (PORT d[5] (3635:3635:3635) (3215:3215:3215))
        (PORT d[6] (4137:4137:4137) (3878:3878:3878))
        (PORT d[7] (3741:3741:3741) (3300:3300:3300))
        (PORT d[8] (2967:2967:2967) (2770:2770:2770))
        (PORT d[9] (2682:2682:2682) (2519:2519:2519))
        (PORT d[10] (3477:3477:3477) (3207:3207:3207))
        (PORT d[11] (3489:3489:3489) (3080:3080:3080))
        (PORT clk (2460:2460:2460) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (2717:2717:2717))
        (PORT clk (2460:2460:2460) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (PORT d[0] (3660:3660:3660) (3349:3349:3349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (2885:2885:2885))
        (PORT d[1] (3863:3863:3863) (3365:3365:3365))
        (PORT d[2] (1905:1905:1905) (1674:1674:1674))
        (PORT d[3] (3128:3128:3128) (2688:2688:2688))
        (PORT d[4] (2643:2643:2643) (2287:2287:2287))
        (PORT d[5] (3025:3025:3025) (2659:2659:2659))
        (PORT d[6] (4119:4119:4119) (3577:3577:3577))
        (PORT d[7] (3005:3005:3005) (2636:2636:2636))
        (PORT d[8] (3755:3755:3755) (3452:3452:3452))
        (PORT d[9] (2646:2646:2646) (2336:2336:2336))
        (PORT d[10] (3287:3287:3287) (3052:3052:3052))
        (PORT d[11] (3044:3044:3044) (2647:2647:2647))
        (PORT clk (2431:2431:2431) (2418:2418:2418))
        (PORT ena (6103:6103:6103) (5544:5544:5544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2418:2418:2418))
        (PORT d[0] (6103:6103:6103) (5544:5544:5544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (827:827:827) (685:685:685))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3878:3878:3878) (3986:3986:3986))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT asdata (702:702:702) (764:764:764))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (909:909:909) (828:828:828))
        (PORT d[1] (1606:1606:1606) (1432:1432:1432))
        (PORT clk (2422:2422:2422) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4513:4513:4513) (4159:4159:4159))
        (PORT d[1] (4059:4059:4059) (3814:3814:3814))
        (PORT d[2] (4949:4949:4949) (4375:4375:4375))
        (PORT d[3] (4702:4702:4702) (4260:4260:4260))
        (PORT d[4] (5103:5103:5103) (4517:4517:4517))
        (PORT d[5] (5388:5388:5388) (4682:4682:4682))
        (PORT d[6] (4908:4908:4908) (4585:4585:4585))
        (PORT d[7] (4920:4920:4920) (4396:4396:4396))
        (PORT d[8] (4465:4465:4465) (4120:4120:4120))
        (PORT d[9] (2646:2646:2646) (2465:2465:2465))
        (PORT d[10] (3898:3898:3898) (3619:3619:3619))
        (PORT d[11] (5408:5408:5408) (4710:4710:4710))
        (PORT clk (2419:2419:2419) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5196:5196:5196) (4620:4620:4620))
        (PORT clk (2419:2419:2419) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2446:2446:2446))
        (PORT d[0] (5818:5818:5818) (5252:5252:5252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3896:3896:3896) (3336:3336:3336))
        (PORT d[1] (3209:3209:3209) (2711:2711:2711))
        (PORT d[2] (1785:1785:1785) (1653:1653:1653))
        (PORT d[3] (3946:3946:3946) (3548:3548:3548))
        (PORT d[4] (4495:4495:4495) (4041:4041:4041))
        (PORT d[5] (4043:4043:4043) (3699:3699:3699))
        (PORT d[6] (5450:5450:5450) (4701:4701:4701))
        (PORT d[7] (4679:4679:4679) (4305:4305:4305))
        (PORT d[8] (2349:2349:2349) (2076:2076:2076))
        (PORT d[9] (4706:4706:4706) (4042:4042:4042))
        (PORT d[10] (2978:2978:2978) (2787:2787:2787))
        (PORT d[11] (4774:4774:4774) (4244:4244:4244))
        (PORT clk (2390:2390:2390) (2372:2372:2372))
        (PORT ena (4066:4066:4066) (3582:3582:3582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2372:2372:2372))
        (PORT d[0] (4066:4066:4066) (3582:3582:3582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4576:4576:4576) (4666:4666:4666))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2106:2106:2106))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2106:2106:2106))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2106:2106:2106))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2106:2106:2106))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2106:2106:2106))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3720:3720:3720) (3815:3815:3815))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2106:2106:2106))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2106:2106:2106))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2106:2106:2106))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2106:2106:2106))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2106:2106:2106))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (919:919:919) (865:865:865))
        (PORT d[1] (976:976:976) (902:902:902))
        (PORT clk (2468:2468:2468) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3094:3094:3094))
        (PORT d[1] (3300:3300:3300) (3131:3131:3131))
        (PORT d[2] (4979:4979:4979) (4432:4432:4432))
        (PORT d[3] (4168:4168:4168) (3737:3737:3737))
        (PORT d[4] (4260:4260:4260) (3743:3743:3743))
        (PORT d[5] (4977:4977:4977) (4284:4284:4284))
        (PORT d[6] (3729:3729:3729) (3503:3503:3503))
        (PORT d[7] (4177:4177:4177) (3702:3702:3702))
        (PORT d[8] (3001:3001:3001) (2790:2790:2790))
        (PORT d[9] (3253:3253:3253) (2884:2884:2884))
        (PORT d[10] (3182:3182:3182) (2954:2954:2954))
        (PORT d[11] (4723:4723:4723) (4094:4094:4094))
        (PORT clk (2465:2465:2465) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4693:4693:4693) (4129:4129:4129))
        (PORT clk (2465:2465:2465) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2492:2492:2492))
        (PORT d[0] (5315:5315:5315) (4761:4761:4761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4330:4330:4330) (3654:3654:3654))
        (PORT d[1] (3758:3758:3758) (3330:3330:3330))
        (PORT d[2] (2189:2189:2189) (2030:2030:2030))
        (PORT d[3] (4384:4384:4384) (3952:3952:3952))
        (PORT d[4] (4014:4014:4014) (3605:3605:3605))
        (PORT d[5] (3938:3938:3938) (3597:3597:3597))
        (PORT d[6] (4606:4606:4606) (3865:3865:3865))
        (PORT d[7] (3940:3940:3940) (3391:3391:3391))
        (PORT d[8] (2486:2486:2486) (2262:2262:2262))
        (PORT d[9] (3585:3585:3585) (3123:3123:3123))
        (PORT d[10] (2922:2922:2922) (2722:2722:2722))
        (PORT d[11] (3872:3872:3872) (3451:3451:3451))
        (PORT clk (2436:2436:2436) (2418:2418:2418))
        (PORT ena (4463:4463:4463) (3971:3971:3971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2418:2418:2418))
        (PORT d[0] (4463:4463:4463) (3971:3971:3971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4063:4063:4063) (4072:4072:4072))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3738:3738:3738) (3874:3874:3874))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (912:912:912) (857:857:857))
        (PORT d[1] (979:979:979) (898:898:898))
        (PORT clk (2443:2443:2443) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (2794:2794:2794))
        (PORT d[1] (3280:3280:3280) (3082:3082:3082))
        (PORT d[2] (4159:4159:4159) (3612:3612:3612))
        (PORT d[3] (3796:3796:3796) (3393:3393:3393))
        (PORT d[4] (3693:3693:3693) (3335:3335:3335))
        (PORT d[5] (4049:4049:4049) (3597:3597:3597))
        (PORT d[6] (4556:4556:4556) (4259:4259:4259))
        (PORT d[7] (4119:4119:4119) (3648:3648:3648))
        (PORT d[8] (3325:3325:3325) (3073:3073:3073))
        (PORT d[9] (2614:2614:2614) (2474:2474:2474))
        (PORT d[10] (3895:3895:3895) (3587:3587:3587))
        (PORT d[11] (3873:3873:3873) (3436:3436:3436))
        (PORT clk (2440:2440:2440) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2420:2420:2420))
        (PORT clk (2440:2440:2440) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2467:2467:2467))
        (PORT d[0] (3339:3339:3339) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (2923:2923:2923))
        (PORT d[1] (3811:3811:3811) (3352:3352:3352))
        (PORT d[2] (3399:3399:3399) (2977:2977:2977))
        (PORT d[3] (3452:3452:3452) (2977:2977:2977))
        (PORT d[4] (2955:2955:2955) (2518:2518:2518))
        (PORT d[5] (3046:3046:3046) (2716:2716:2716))
        (PORT d[6] (1925:1925:1925) (1673:1673:1673))
        (PORT d[7] (3824:3824:3824) (3382:3382:3382))
        (PORT d[8] (4130:4130:4130) (3799:3799:3799))
        (PORT d[9] (2720:2720:2720) (2375:2375:2375))
        (PORT d[10] (3243:3243:3243) (3015:3015:3015))
        (PORT d[11] (1977:1977:1977) (1719:1719:1719))
        (PORT clk (2411:2411:2411) (2393:2393:2393))
        (PORT ena (4894:4894:4894) (4503:4503:4503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2393:2393:2393))
        (PORT d[0] (4894:4894:4894) (4503:4503:4503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4070:4070:4070) (4080:4080:4080))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2092:2092:2092))
        (PORT asdata (4576:4576:4576) (4614:4614:4614))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (1949:1949:1949))
        (PORT d[1] (972:972:972) (896:896:896))
        (PORT clk (2458:2458:2458) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2418:2418:2418))
        (PORT d[1] (3274:3274:3274) (3106:3106:3106))
        (PORT d[2] (4041:4041:4041) (3475:3475:3475))
        (PORT d[3] (3371:3371:3371) (3010:3010:3010))
        (PORT d[4] (3314:3314:3314) (2984:2984:2984))
        (PORT d[5] (4006:4006:4006) (3532:3532:3532))
        (PORT d[6] (3660:3660:3660) (3443:3443:3443))
        (PORT d[7] (4133:4133:4133) (3626:3626:3626))
        (PORT d[8] (2923:2923:2923) (2716:2716:2716))
        (PORT d[9] (2243:2243:2243) (2132:2132:2132))
        (PORT d[10] (4259:4259:4259) (3815:3815:3815))
        (PORT d[11] (3472:3472:3472) (3061:3061:3061))
        (PORT clk (2455:2455:2455) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (2763:2763:2763))
        (PORT clk (2455:2455:2455) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2482:2482:2482))
        (PORT d[0] (3723:3723:3723) (3395:3395:3395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (2571:2571:2571))
        (PORT d[1] (3402:3402:3402) (2992:2992:2992))
        (PORT d[2] (3017:3017:3017) (2620:2620:2620))
        (PORT d[3] (3082:3082:3082) (2658:2658:2658))
        (PORT d[4] (2651:2651:2651) (2304:2304:2304))
        (PORT d[5] (3021:3021:3021) (2654:2654:2654))
        (PORT d[6] (4112:4112:4112) (3549:3549:3549))
        (PORT d[7] (3443:3443:3443) (3007:3007:3007))
        (PORT d[8] (3721:3721:3721) (3431:3431:3431))
        (PORT d[9] (2653:2653:2653) (2364:2364:2364))
        (PORT d[10] (2842:2842:2842) (2656:2656:2656))
        (PORT d[11] (2358:2358:2358) (2076:2076:2076))
        (PORT clk (2426:2426:2426) (2408:2408:2408))
        (PORT ena (5702:5702:5702) (5229:5229:5229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2408:2408:2408))
        (PORT d[0] (5702:5702:5702) (5229:5229:5229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2092:2092:2092))
        (PORT asdata (4575:4575:4575) (4680:4680:4680))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2092:2092:2092))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4636:4636:4636) (4658:4658:4658))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (275:275:275) (331:331:331))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (983:983:983) (913:913:913))
        (PORT d[1] (1274:1274:1274) (1150:1150:1150))
        (PORT clk (2461:2461:2461) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (2399:2399:2399))
        (PORT d[1] (3282:3282:3282) (3117:3117:3117))
        (PORT d[2] (3728:3728:3728) (3185:3185:3185))
        (PORT d[3] (3719:3719:3719) (3266:3266:3266))
        (PORT d[4] (3265:3265:3265) (2921:2921:2921))
        (PORT d[5] (3304:3304:3304) (2910:2910:2910))
        (PORT d[6] (4166:4166:4166) (3873:3873:3873))
        (PORT d[7] (3728:3728:3728) (3259:3259:3259))
        (PORT d[8] (2675:2675:2675) (2548:2548:2548))
        (PORT d[9] (2242:2242:2242) (2131:2131:2131))
        (PORT d[10] (3505:3505:3505) (3201:3201:3201))
        (PORT d[11] (3434:3434:3434) (3005:3005:3005))
        (PORT clk (2458:2458:2458) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3433:3433:3433) (3053:3053:3053))
        (PORT clk (2458:2458:2458) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2485:2485:2485))
        (PORT d[0] (4055:4055:4055) (3685:3685:3685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (2566:2566:2566))
        (PORT d[1] (3813:3813:3813) (3340:3340:3340))
        (PORT d[2] (3010:3010:3010) (2587:2587:2587))
        (PORT d[3] (2714:2714:2714) (2317:2317:2317))
        (PORT d[4] (3301:3301:3301) (3007:3007:3007))
        (PORT d[5] (3056:3056:3056) (2657:2657:2657))
        (PORT d[6] (3398:3398:3398) (2906:2906:2906))
        (PORT d[7] (2992:2992:2992) (2624:2624:2624))
        (PORT d[8] (3720:3720:3720) (3430:3430:3430))
        (PORT d[9] (2660:2660:2660) (2375:2375:2375))
        (PORT d[10] (2872:2872:2872) (2682:2682:2682))
        (PORT d[11] (2705:2705:2705) (2349:2349:2349))
        (PORT clk (2429:2429:2429) (2411:2411:2411))
        (PORT ena (5701:5701:5701) (5228:5228:5228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2411:2411:2411))
        (PORT d[0] (5701:5701:5701) (5228:5228:5228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2412:2412:2412))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2412:2412:2412))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2412:2412:2412))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT asdata (4581:4581:4581) (4622:4622:4622))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT asdata (4560:4560:4560) (4626:4626:4626))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (953:953:953) (864:864:864))
        (PORT d[1] (873:873:873) (785:785:785))
        (PORT clk (2437:2437:2437) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3139:3139:3139) (2791:2791:2791))
        (PORT d[1] (4029:4029:4029) (3734:3734:3734))
        (PORT d[2] (4113:4113:4113) (3555:3555:3555))
        (PORT d[3] (4130:4130:4130) (3680:3680:3680))
        (PORT d[4] (3736:3736:3736) (3369:3369:3369))
        (PORT d[5] (3982:3982:3982) (3528:3528:3528))
        (PORT d[6] (4557:4557:4557) (4260:4260:4260))
        (PORT d[7] (4120:4120:4120) (3649:3649:3649))
        (PORT d[8] (3341:3341:3341) (3110:3110:3110))
        (PORT d[9] (3005:3005:3005) (2810:2810:2810))
        (PORT d[10] (3838:3838:3838) (3537:3537:3537))
        (PORT d[11] (3874:3874:3874) (3437:3437:3437))
        (PORT clk (2434:2434:2434) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2370:2370:2370))
        (PORT clk (2434:2434:2434) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2462:2462:2462))
        (PORT d[0] (3284:3284:3284) (3002:3002:3002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2463:2463:2463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3695:3695:3695) (3223:3223:3223))
        (PORT d[1] (3025:3025:3025) (2644:2644:2644))
        (PORT d[2] (2074:2074:2074) (1803:1803:1803))
        (PORT d[3] (3421:3421:3421) (2950:2950:2950))
        (PORT d[4] (2981:2981:2981) (2548:2548:2548))
        (PORT d[5] (2708:2708:2708) (2336:2336:2336))
        (PORT d[6] (4490:4490:4490) (3921:3921:3921))
        (PORT d[7] (3831:3831:3831) (3396:3396:3396))
        (PORT d[8] (4131:4131:4131) (3800:3800:3800))
        (PORT d[9] (2768:2768:2768) (2419:2419:2419))
        (PORT d[10] (3678:3678:3678) (3422:3422:3422))
        (PORT d[11] (1976:1976:1976) (1718:1718:1718))
        (PORT clk (2405:2405:2405) (2388:2388:2388))
        (PORT ena (3160:3160:3160) (2818:2818:2818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2388:2388:2388))
        (PORT d[0] (3160:3160:3160) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4151:4151:4151) (4233:4233:4233))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4143:4143:4143) (4246:4246:4246))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2090:2090:2090))
        (PORT asdata (701:701:701) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1038:1038:1038))
        (PORT d[1] (1250:1250:1250) (1149:1149:1149))
        (PORT clk (2468:2468:2468) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2045:2045:2045))
        (PORT d[1] (3684:3684:3684) (3472:3472:3472))
        (PORT d[2] (3668:3668:3668) (3123:3123:3123))
        (PORT d[3] (3296:3296:3296) (2886:2886:2886))
        (PORT d[4] (3289:3289:3289) (2935:2935:2935))
        (PORT d[5] (3287:3287:3287) (2881:2881:2881))
        (PORT d[6] (4137:4137:4137) (3845:3845:3845))
        (PORT d[7] (3760:3760:3760) (3263:3263:3263))
        (PORT d[8] (3017:3017:3017) (2866:2866:2866))
        (PORT d[9] (2158:2158:2158) (2005:2005:2005))
        (PORT d[10] (3887:3887:3887) (3487:3487:3487))
        (PORT d[11] (3394:3394:3394) (3002:3002:3002))
        (PORT clk (2465:2465:2465) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3077:3077:3077))
        (PORT clk (2465:2465:2465) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2491:2491:2491))
        (PORT d[0] (4054:4054:4054) (3709:3709:3709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (2509:2509:2509))
        (PORT d[1] (3826:3826:3826) (3379:3379:3379))
        (PORT d[2] (3060:3060:3060) (2619:2619:2619))
        (PORT d[3] (3012:3012:3012) (2550:2550:2550))
        (PORT d[4] (3246:3246:3246) (2936:2936:2936))
        (PORT d[5] (3007:3007:3007) (2620:2620:2620))
        (PORT d[6] (3328:3328:3328) (2867:2867:2867))
        (PORT d[7] (2886:2886:2886) (2529:2529:2529))
        (PORT d[8] (3383:3383:3383) (3113:3113:3113))
        (PORT d[9] (3056:3056:3056) (2725:2725:2725))
        (PORT d[10] (2484:2484:2484) (2301:2301:2301))
        (PORT d[11] (3420:3420:3420) (2950:2950:2950))
        (PORT clk (2436:2436:2436) (2417:2417:2417))
        (PORT ena (5329:5329:5329) (4892:4892:4892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2417:2417:2417))
        (PORT d[0] (5329:5329:5329) (4892:4892:4892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4586:4586:4586) (4640:4640:4640))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2086:2086:2086))
        (PORT asdata (4978:4978:4978) (5040:5040:5040))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2086:2086:2086))
        (PORT asdata (700:700:700) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1206:1206:1206) (1068:1068:1068))
        (PORT d[1] (1250:1250:1250) (1105:1105:1105))
        (PORT clk (2465:2465:2465) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (2608:2608:2608))
        (PORT d[1] (3604:3604:3604) (3353:3353:3353))
        (PORT d[2] (5057:5057:5057) (4501:4501:4501))
        (PORT d[3] (3858:3858:3858) (3300:3300:3300))
        (PORT d[4] (4194:4194:4194) (3523:3523:3523))
        (PORT d[5] (3831:3831:3831) (3223:3223:3223))
        (PORT d[6] (3924:3924:3924) (3603:3603:3603))
        (PORT d[7] (2760:2760:2760) (2522:2522:2522))
        (PORT d[8] (2967:2967:2967) (2767:2767:2767))
        (PORT d[9] (2514:2514:2514) (2351:2351:2351))
        (PORT d[10] (4128:4128:4128) (3481:3481:3481))
        (PORT d[11] (4859:4859:4859) (4195:4195:4195))
        (PORT clk (2462:2462:2462) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (3467:3467:3467))
        (PORT clk (2462:2462:2462) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2494:2494:2494))
        (PORT d[0] (4556:4556:4556) (4099:4099:4099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (2708:2708:2708))
        (PORT d[1] (4205:4205:4205) (3735:3735:3735))
        (PORT d[2] (4152:4152:4152) (3473:3473:3473))
        (PORT d[3] (3591:3591:3591) (3254:3254:3254))
        (PORT d[4] (2561:2561:2561) (2373:2373:2373))
        (PORT d[5] (4279:4279:4279) (3873:3873:3873))
        (PORT d[6] (3464:3464:3464) (2901:2901:2901))
        (PORT d[7] (3825:3825:3825) (3445:3445:3445))
        (PORT d[8] (2362:2362:2362) (2144:2144:2144))
        (PORT d[9] (3459:3459:3459) (2915:2915:2915))
        (PORT d[10] (3504:3504:3504) (2942:2942:2942))
        (PORT d[11] (3699:3699:3699) (3059:3059:3059))
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (PORT ena (5207:5207:5207) (4742:4742:4742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (PORT d[0] (5207:5207:5207) (4742:4742:4742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5422:5422:5422) (5438:5438:5438))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (4144:4144:4144) (4245:4245:4245))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2070:2070:2070))
        (PORT asdata (700:700:700) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (916:916:916) (855:855:855))
        (PORT d[1] (940:940:940) (874:874:874))
        (PORT clk (2438:2438:2438) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2607:2607:2607))
        (PORT d[1] (4007:4007:4007) (3683:3683:3683))
        (PORT d[2] (4643:4643:4643) (4097:4097:4097))
        (PORT d[3] (2742:2742:2742) (2443:2443:2443))
        (PORT d[4] (2652:2652:2652) (2367:2367:2367))
        (PORT d[5] (1963:1963:1963) (1784:1784:1784))
        (PORT d[6] (2792:2792:2792) (2495:2495:2495))
        (PORT d[7] (1990:1990:1990) (1814:1814:1814))
        (PORT d[8] (1984:1984:1984) (1811:1811:1811))
        (PORT d[9] (2398:2398:2398) (2187:2187:2187))
        (PORT d[10] (2677:2677:2677) (2390:2390:2390))
        (PORT d[11] (2037:2037:2037) (1837:1837:1837))
        (PORT clk (2435:2435:2435) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2643:2643:2643))
        (PORT clk (2435:2435:2435) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2466:2466:2466))
        (PORT d[0] (3595:3595:3595) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2305:2305:2305))
        (PORT d[1] (3729:3729:3729) (3263:3263:3263))
        (PORT d[2] (2839:2839:2839) (2475:2475:2475))
        (PORT d[3] (3163:3163:3163) (2832:2832:2832))
        (PORT d[4] (2464:2464:2464) (2190:2190:2190))
        (PORT d[5] (3849:3849:3849) (3466:3466:3466))
        (PORT d[6] (1998:1998:1998) (1774:1774:1774))
        (PORT d[7] (2328:2328:2328) (2088:2088:2088))
        (PORT d[8] (2444:2444:2444) (2253:2253:2253))
        (PORT d[9] (2000:2000:2000) (1782:1782:1782))
        (PORT d[10] (2038:2038:2038) (1822:1822:1822))
        (PORT d[11] (2043:2043:2043) (1822:1822:1822))
        (PORT clk (2406:2406:2406) (2392:2392:2392))
        (PORT ena (3371:3371:3371) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2392:2392:2392))
        (PORT d[0] (3371:3371:3371) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4350:4350:4350) (4267:4267:4267))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT asdata (4989:4989:4989) (5046:5046:5046))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (942:942:942) (863:863:863))
        (PORT d[1] (935:935:935) (858:858:858))
        (PORT clk (2442:2442:2442) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2272:2272:2272))
        (PORT d[1] (3587:3587:3587) (3330:3330:3330))
        (PORT d[2] (4646:4646:4646) (4119:4119:4119))
        (PORT d[3] (2376:2376:2376) (2138:2138:2138))
        (PORT d[4] (2347:2347:2347) (2109:2109:2109))
        (PORT d[5] (2309:2309:2309) (2062:2062:2062))
        (PORT d[6] (2398:2398:2398) (2148:2148:2148))
        (PORT d[7] (2013:2013:2013) (1846:1846:1846))
        (PORT d[8] (2441:2441:2441) (2244:2244:2244))
        (PORT d[9] (2048:2048:2048) (1855:1855:1855))
        (PORT d[10] (2614:2614:2614) (2341:2341:2341))
        (PORT d[11] (2365:2365:2365) (2123:2123:2123))
        (PORT clk (2439:2439:2439) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4393:4393:4393) (3878:3878:3878))
        (PORT clk (2439:2439:2439) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2470:2470:2470))
        (PORT d[0] (5015:5015:5015) (4510:4510:4510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2117:2117:2117))
        (PORT d[1] (3730:3730:3730) (3263:3263:3263))
        (PORT d[2] (2435:2435:2435) (2139:2139:2139))
        (PORT d[3] (3185:3185:3185) (2882:2882:2882))
        (PORT d[4] (2426:2426:2426) (2180:2180:2180))
        (PORT d[5] (3884:3884:3884) (3515:3515:3515))
        (PORT d[6] (2001:2001:2001) (1796:1796:1796))
        (PORT d[7] (2039:2039:2039) (1833:1833:1833))
        (PORT d[8] (2443:2443:2443) (2253:2253:2253))
        (PORT d[9] (2090:2090:2090) (1869:1869:1869))
        (PORT d[10] (2046:2046:2046) (1837:1837:1837))
        (PORT d[11] (2079:2079:2079) (1856:1856:1856))
        (PORT clk (2410:2410:2410) (2396:2396:2396))
        (PORT ena (3391:3391:3391) (3088:3088:3088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2396:2396:2396))
        (PORT d[0] (3391:3391:3391) (3088:3088:3088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4469:4469:4469) (4507:4507:4507))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2057:2057:2057))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2057:2057:2057))
        (PORT asdata (919:919:919) (899:899:899))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4048:4048:4048) (4130:4130:4130))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1054:1054:1054))
        (PORT d[1] (1320:1320:1320) (1162:1162:1162))
        (PORT clk (2432:2432:2432) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (1768:1768:1768))
        (PORT d[1] (4393:4393:4393) (4066:4066:4066))
        (PORT d[2] (4108:4108:4108) (3554:3554:3554))
        (PORT d[3] (4212:4212:4212) (3762:3762:3762))
        (PORT d[4] (4411:4411:4411) (3956:3956:3956))
        (PORT d[5] (3683:3683:3683) (3285:3285:3285))
        (PORT d[6] (3282:3282:3282) (3101:3101:3101))
        (PORT d[7] (4524:4524:4524) (4015:4015:4015))
        (PORT d[8] (3452:3452:3452) (3252:3252:3252))
        (PORT d[9] (2982:2982:2982) (2815:2815:2815))
        (PORT d[10] (3839:3839:3839) (3538:3538:3538))
        (PORT d[11] (3859:3859:3859) (3414:3414:3414))
        (PORT clk (2429:2429:2429) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2366:2366:2366))
        (PORT clk (2429:2429:2429) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2456:2456:2456))
        (PORT d[0] (3284:3284:3284) (2998:2998:2998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (2902:2902:2902))
        (PORT d[1] (2969:2969:2969) (2566:2566:2566))
        (PORT d[2] (3405:3405:3405) (2984:2984:2984))
        (PORT d[3] (3223:3223:3223) (2890:2890:2890))
        (PORT d[4] (3465:3465:3465) (3082:3082:3082))
        (PORT d[5] (2678:2678:2678) (2326:2326:2326))
        (PORT d[6] (1951:1951:1951) (1693:1693:1693))
        (PORT d[7] (3863:3863:3863) (3424:3424:3424))
        (PORT d[8] (3429:3429:3429) (3056:3056:3056))
        (PORT d[9] (3174:3174:3174) (2753:2753:2753))
        (PORT d[10] (3686:3686:3686) (3433:3433:3433))
        (PORT d[11] (1926:1926:1926) (1669:1669:1669))
        (PORT clk (2400:2400:2400) (2382:2382:2382))
        (PORT ena (4885:4885:4885) (4471:4471:4471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2382:2382:2382))
        (PORT d[0] (4885:4885:4885) (4471:4471:4471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2064:2064:2064))
        (PORT asdata (5024:5024:5024) (4970:4970:4970))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2064:2064:2064))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4468:4468:4468) (4515:4515:4515))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2064:2064:2064))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2064:2064:2064))
        (PORT asdata (700:700:700) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2064:2064:2064))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1154:1154:1154))
        (PORT d[1] (1278:1278:1278) (1169:1169:1169))
        (PORT clk (2460:2460:2460) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (2756:2756:2756))
        (PORT d[1] (3321:3321:3321) (3126:3126:3126))
        (PORT d[2] (3726:3726:3726) (3200:3200:3200))
        (PORT d[3] (3752:3752:3752) (3323:3323:3323))
        (PORT d[4] (3670:3670:3670) (3303:3303:3303))
        (PORT d[5] (3715:3715:3715) (3280:3280:3280))
        (PORT d[6] (4138:4138:4138) (3879:3879:3879))
        (PORT d[7] (4106:4106:4106) (3610:3610:3610))
        (PORT d[8] (3341:3341:3341) (3081:3081:3081))
        (PORT d[9] (2658:2658:2658) (2504:2504:2504))
        (PORT d[10] (3923:3923:3923) (3576:3576:3576))
        (PORT d[11] (3860:3860:3860) (3397:3397:3397))
        (PORT clk (2457:2457:2457) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (2718:2718:2718))
        (PORT clk (2457:2457:2457) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2488:2488:2488))
        (PORT d[0] (3664:3664:3664) (3350:3350:3350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2557:2557:2557))
        (PORT d[1] (3836:3836:3836) (3370:3370:3370))
        (PORT d[2] (3022:3022:3022) (2629:2629:2629))
        (PORT d[3] (2696:2696:2696) (2333:2333:2333))
        (PORT d[4] (2687:2687:2687) (2301:2301:2301))
        (PORT d[5] (3068:3068:3068) (2693:2693:2693))
        (PORT d[6] (4126:4126:4126) (3590:3590:3590))
        (PORT d[7] (3417:3417:3417) (3022:3022:3022))
        (PORT d[8] (4559:4559:4559) (4177:4177:4177))
        (PORT d[9] (2298:2298:2298) (2002:2002:2002))
        (PORT d[10] (3294:3294:3294) (3065:3065:3065))
        (PORT d[11] (2345:2345:2345) (2050:2050:2050))
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (PORT ena (6152:6152:6152) (5613:5613:5613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (PORT d[0] (6152:6152:6152) (5613:5613:5613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4306:4306:4306) (4354:4354:4354))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4515:4515:4515) (4581:4581:4581))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (840:840:840))
        (PORT d[1] (959:959:959) (873:873:873))
        (PORT clk (2448:2448:2448) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3130:3130:3130) (2766:2766:2766))
        (PORT d[1] (3243:3243:3243) (3036:3036:3036))
        (PORT d[2] (4123:4123:4123) (3574:3574:3574))
        (PORT d[3] (4153:4153:4153) (3676:3676:3676))
        (PORT d[4] (4814:4814:4814) (4312:4312:4312))
        (PORT d[5] (3671:3671:3671) (3250:3250:3250))
        (PORT d[6] (4559:4559:4559) (4250:4250:4250))
        (PORT d[7] (4155:4155:4155) (3673:3673:3673))
        (PORT d[8] (2970:2970:2970) (2785:2785:2785))
        (PORT d[9] (2648:2648:2648) (2499:2499:2499))
        (PORT d[10] (4235:4235:4235) (3831:3831:3831))
        (PORT d[11] (3806:3806:3806) (3343:3343:3343))
        (PORT clk (2445:2445:2445) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (2702:2702:2702))
        (PORT clk (2445:2445:2445) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2470:2470:2470))
        (PORT d[0] (3678:3678:3678) (3333:3333:3333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (2920:2920:2920))
        (PORT d[1] (3874:3874:3874) (3406:3406:3406))
        (PORT d[2] (3392:3392:3392) (2945:2945:2945))
        (PORT d[3] (3447:3447:3447) (2970:2970:2970))
        (PORT d[4] (2325:2325:2325) (1998:1998:1998))
        (PORT d[5] (2234:2234:2234) (1916:1916:1916))
        (PORT d[6] (4168:4168:4168) (3624:3624:3624))
        (PORT d[7] (3449:3449:3449) (3050:3050:3050))
        (PORT d[8] (4123:4123:4123) (3787:3787:3787))
        (PORT d[9] (2713:2713:2713) (2346:2346:2346))
        (PORT d[10] (3295:3295:3295) (3066:3066:3066))
        (PORT d[11] (2372:2372:2372) (2055:2055:2055))
        (PORT clk (2416:2416:2416) (2396:2396:2396))
        (PORT ena (6106:6106:6106) (5590:5590:5590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2396:2396:2396))
        (PORT d[0] (6106:6106:6106) (5590:5590:5590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4177:4177:4177) (4171:4171:4171))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2103:2103:2103))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2103:2103:2103))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2103:2103:2103))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2103:2103:2103))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2103:2103:2103))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4279:4279:4279) (4234:4234:4234))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2103:2103:2103))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2103:2103:2103))
        (PORT asdata (703:703:703) (765:765:765))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2103:2103:2103))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2103:2103:2103))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2103:2103:2103))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (971:971:971) (901:901:901))
        (PORT d[1] (953:953:953) (880:880:880))
        (PORT clk (2461:2461:2461) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2601:2601:2601))
        (PORT d[1] (4216:4216:4216) (3850:3850:3850))
        (PORT d[2] (5054:5054:5054) (4477:4477:4477))
        (PORT d[3] (4209:4209:4209) (3582:3582:3582))
        (PORT d[4] (4918:4918:4918) (4121:4121:4121))
        (PORT d[5] (4638:4638:4638) (3862:3862:3862))
        (PORT d[6] (3966:3966:3966) (3635:3635:3635))
        (PORT d[7] (3109:3109:3109) (2808:2808:2808))
        (PORT d[8] (3241:3241:3241) (3022:3022:3022))
        (PORT d[9] (2539:2539:2539) (2340:2340:2340))
        (PORT d[10] (4505:4505:4505) (3782:3782:3782))
        (PORT d[11] (4479:4479:4479) (3887:3887:3887))
        (PORT clk (2458:2458:2458) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4309:4309:4309) (3759:3759:3759))
        (PORT clk (2458:2458:2458) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2489:2489:2489))
        (PORT d[0] (4896:4896:4896) (4360:4360:4360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (2685:2685:2685))
        (PORT d[1] (4130:4130:4130) (3679:3679:3679))
        (PORT d[2] (4505:4505:4505) (3757:3757:3757))
        (PORT d[3] (3569:3569:3569) (3204:3204:3204))
        (PORT d[4] (2555:2555:2555) (2338:2338:2338))
        (PORT d[5] (4276:4276:4276) (3853:3853:3853))
        (PORT d[6] (4120:4120:4120) (3457:3457:3457))
        (PORT d[7] (3775:3775:3775) (3400:3400:3400))
        (PORT d[8] (2403:2403:2403) (2176:2176:2176))
        (PORT d[9] (3850:3850:3850) (3225:3225:3225))
        (PORT d[10] (3841:3841:3841) (3214:3214:3214))
        (PORT d[11] (3717:3717:3717) (3063:3063:3063))
        (PORT clk (2429:2429:2429) (2415:2415:2415))
        (PORT ena (4896:4896:4896) (4491:4491:4491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2415:2415:2415))
        (PORT d[0] (4896:4896:4896) (4491:4491:4491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4105:4105:4105) (4189:4189:4189))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4608:4608:4608) (4643:4643:4643))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT asdata (703:703:703) (765:765:765))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (951:951:951) (867:867:867))
        (PORT d[1] (976:976:976) (900:900:900))
        (PORT clk (2437:2437:2437) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (1888:1888:1888))
        (PORT d[1] (3697:3697:3697) (3473:3473:3473))
        (PORT d[2] (4925:4925:4925) (4308:4308:4308))
        (PORT d[3] (5389:5389:5389) (4805:4805:4805))
        (PORT d[4] (4872:4872:4872) (4414:4414:4414))
        (PORT d[5] (4753:4753:4753) (4235:4235:4235))
        (PORT d[6] (4394:4394:4394) (4081:4081:4081))
        (PORT d[7] (5216:5216:5216) (4660:4660:4660))
        (PORT d[8] (3066:3066:3066) (2895:2895:2895))
        (PORT d[9] (1940:1940:1940) (1690:1690:1690))
        (PORT d[10] (5072:5072:5072) (4667:4667:4667))
        (PORT d[11] (5005:5005:5005) (4488:4488:4488))
        (PORT clk (2434:2434:2434) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (1982:1982:1982))
        (PORT clk (2434:2434:2434) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2462:2462:2462))
        (PORT d[0] (2500:2500:2500) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2463:2463:2463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (1787:1787:1787))
        (PORT d[1] (3398:3398:3398) (2995:2995:2995))
        (PORT d[2] (2107:2107:2107) (1911:1911:1911))
        (PORT d[3] (3605:3605:3605) (3190:3190:3190))
        (PORT d[4] (2644:2644:2644) (2315:2315:2315))
        (PORT d[5] (3441:3441:3441) (3042:3042:3042))
        (PORT d[6] (2284:2284:2284) (2021:2021:2021))
        (PORT d[7] (3837:3837:3837) (3484:3484:3484))
        (PORT d[8] (2644:2644:2644) (2315:2315:2315))
        (PORT d[9] (2324:2324:2324) (2031:2031:2031))
        (PORT d[10] (4030:4030:4030) (3662:3662:3662))
        (PORT d[11] (2355:2355:2355) (2066:2066:2066))
        (PORT clk (2405:2405:2405) (2388:2388:2388))
        (PORT ena (3196:3196:3196) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2388:2388:2388))
        (PORT d[0] (3196:3196:3196) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT asdata (4201:4201:4201) (4335:4335:4335))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4074:4074:4074) (4142:4142:4142))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT asdata (701:701:701) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (903:903:903))
        (PORT d[1] (964:964:964) (878:878:878))
        (PORT clk (2402:2402:2402) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4666:4666:4666) (4211:4211:4211))
        (PORT d[1] (4845:4845:4845) (4543:4543:4543))
        (PORT d[2] (5404:5404:5404) (4807:4807:4807))
        (PORT d[3] (5479:5479:5479) (4907:4907:4907))
        (PORT d[4] (5561:5561:5561) (4967:4967:4967))
        (PORT d[5] (6654:6654:6654) (5711:5711:5711))
        (PORT d[6] (4468:4468:4468) (4152:4152:4152))
        (PORT d[7] (5707:5707:5707) (5158:5158:5158))
        (PORT d[8] (4265:4265:4265) (4006:4006:4006))
        (PORT d[9] (5155:5155:5155) (4457:4457:4457))
        (PORT d[10] (5187:5187:5187) (4648:4648:4648))
        (PORT d[11] (7094:7094:7094) (6057:6057:6057))
        (PORT clk (2399:2399:2399) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7096:7096:7096) (6126:6126:6126))
        (PORT clk (2399:2399:2399) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2424:2424:2424))
        (PORT d[0] (7718:7718:7718) (6758:6758:6758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2425:2425:2425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4597:4597:4597) (4104:4104:4104))
        (PORT d[1] (5366:5366:5366) (4775:4775:4775))
        (PORT d[2] (6298:6298:6298) (5306:5306:5306))
        (PORT d[3] (4820:4820:4820) (4341:4341:4341))
        (PORT d[4] (3746:3746:3746) (3499:3499:3499))
        (PORT d[5] (4801:4801:4801) (4394:4394:4394))
        (PORT d[6] (6043:6043:6043) (5298:5298:5298))
        (PORT d[7] (5417:5417:5417) (4748:4748:4748))
        (PORT d[8] (2418:2418:2418) (2169:2169:2169))
        (PORT d[9] (6234:6234:6234) (5527:5527:5527))
        (PORT d[10] (5004:5004:5004) (4603:4603:4603))
        (PORT d[11] (5373:5373:5373) (4832:4832:4832))
        (PORT clk (2370:2370:2370) (2350:2350:2350))
        (PORT ena (7147:7147:7147) (6233:6233:6233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2350:2350:2350))
        (PORT d[0] (7147:7147:7147) (6233:6233:6233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (251:251:251) (259:259:259))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1262:1262:1262) (1106:1106:1106))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1485:1485:1485))
        (PORT d[1] (1306:1306:1306) (1203:1203:1203))
        (PORT clk (2412:2412:2412) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3970:3970:3970) (3536:3536:3536))
        (PORT d[1] (3997:3997:3997) (3749:3749:3749))
        (PORT d[2] (4195:4195:4195) (3642:3642:3642))
        (PORT d[3] (4605:4605:4605) (4131:4131:4131))
        (PORT d[4] (4487:4487:4487) (4062:4062:4062))
        (PORT d[5] (4458:4458:4458) (3988:3988:3988))
        (PORT d[6] (4029:4029:4029) (3763:3763:3763))
        (PORT d[7] (4853:4853:4853) (4329:4329:4329))
        (PORT d[8] (3412:3412:3412) (3215:3215:3215))
        (PORT d[9] (3443:3443:3443) (3227:3227:3227))
        (PORT d[10] (4688:4688:4688) (4316:4316:4316))
        (PORT d[11] (4634:4634:4634) (4146:4146:4146))
        (PORT clk (2409:2409:2409) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (1999:1999:1999))
        (PORT clk (2409:2409:2409) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2436:2436:2436))
        (PORT d[0] (2919:2919:2919) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2437:2437:2437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2176:2176:2176))
        (PORT d[1] (3021:3021:3021) (2648:2648:2648))
        (PORT d[2] (1683:1683:1683) (1521:1521:1521))
        (PORT d[3] (3961:3961:3961) (3520:3520:3520))
        (PORT d[4] (3049:3049:3049) (2704:2704:2704))
        (PORT d[5] (3067:3067:3067) (2744:2744:2744))
        (PORT d[6] (1911:1911:1911) (1680:1680:1680))
        (PORT d[7] (3461:3461:3461) (3159:3159:3159))
        (PORT d[8] (3036:3036:3036) (2678:2678:2678))
        (PORT d[9] (2689:2689:2689) (2348:2348:2348))
        (PORT d[10] (3723:3723:3723) (3440:3440:3440))
        (PORT d[11] (1944:1944:1944) (1692:1692:1692))
        (PORT clk (2380:2380:2380) (2362:2362:2362))
        (PORT ena (3155:3155:3155) (2781:2781:2781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2362:2362:2362))
        (PORT d[0] (3155:3155:3155) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1272:1272:1272) (1169:1169:1169))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1282:1282:1282) (1190:1190:1190))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1445:1445:1445))
        (PORT d[1] (1332:1332:1332) (1214:1214:1214))
        (PORT clk (2405:2405:2405) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3969:3969:3969) (3535:3535:3535))
        (PORT d[1] (4782:4782:4782) (4415:4415:4415))
        (PORT d[2] (4477:4477:4477) (3888:3888:3888))
        (PORT d[3] (4602:4602:4602) (4128:4128:4128))
        (PORT d[4] (4523:4523:4523) (4086:4086:4086))
        (PORT d[5] (4047:4047:4047) (3621:3621:3621))
        (PORT d[6] (4005:4005:4005) (3733:3733:3733))
        (PORT d[7] (4891:4891:4891) (4355:4355:4355))
        (PORT d[8] (3002:3002:3002) (2849:2849:2849))
        (PORT d[9] (3442:3442:3442) (3226:3226:3226))
        (PORT d[10] (4712:4712:4712) (4333:4333:4333))
        (PORT d[11] (4582:4582:4582) (4100:4100:4100))
        (PORT clk (2402:2402:2402) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (1676:1676:1676))
        (PORT clk (2402:2402:2402) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2428:2428:2428))
        (PORT d[0] (2530:2530:2530) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2429:2429:2429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2510:2510:2510))
        (PORT d[1] (1906:1906:1906) (1600:1600:1600))
        (PORT d[2] (1677:1677:1677) (1510:1510:1510))
        (PORT d[3] (3615:3615:3615) (3218:3218:3218))
        (PORT d[4] (3413:3413:3413) (3028:3028:3028))
        (PORT d[5] (3091:3091:3091) (2702:2702:2702))
        (PORT d[6] (1904:1904:1904) (1665:1665:1665))
        (PORT d[7] (3495:3495:3495) (3160:3160:3160))
        (PORT d[8] (3054:3054:3054) (2715:2715:2715))
        (PORT d[9] (1930:1930:1930) (1673:1673:1673))
        (PORT d[10] (3682:3682:3682) (3407:3407:3407))
        (PORT d[11] (1897:1897:1897) (1653:1653:1653))
        (PORT clk (2374:2374:2374) (2355:2355:2355))
        (PORT ena (2060:2060:2060) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2355:2355:2355))
        (PORT d[0] (2060:2060:2060) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2832:2832:2832) (2430:2430:2430))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1225:1225:1225) (1153:1153:1153))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2076:2076:2076))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2076:2076:2076))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1275:1275:1275))
        (PORT d[1] (1544:1544:1544) (1310:1310:1310))
        (PORT clk (2447:2447:2447) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4928:4928:4928) (4556:4556:4556))
        (PORT d[1] (3732:3732:3732) (3512:3512:3512))
        (PORT d[2] (5695:5695:5695) (5057:5057:5057))
        (PORT d[3] (5467:5467:5467) (4964:4964:4964))
        (PORT d[4] (5893:5893:5893) (5218:5218:5218))
        (PORT d[5] (6372:6372:6372) (5590:5590:5590))
        (PORT d[6] (5276:5276:5276) (4926:4926:4926))
        (PORT d[7] (5960:5960:5960) (5313:5313:5313))
        (PORT d[8] (4850:4850:4850) (4476:4476:4476))
        (PORT d[9] (3919:3919:3919) (3268:3268:3268))
        (PORT d[10] (4688:4688:4688) (4318:4318:4318))
        (PORT d[11] (6551:6551:6551) (5728:5728:5728))
        (PORT clk (2444:2444:2444) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6010:6010:6010) (5349:5349:5349))
        (PORT clk (2444:2444:2444) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2472:2472:2472))
        (PORT d[0] (6632:6632:6632) (5981:5981:5981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2473:2473:2473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (2676:2676:2676))
        (PORT d[1] (3260:3260:3260) (2795:2795:2795))
        (PORT d[2] (2136:2136:2136) (1998:1998:1998))
        (PORT d[3] (3474:3474:3474) (3061:3061:3061))
        (PORT d[4] (3768:3768:3768) (3470:3470:3470))
        (PORT d[5] (3970:3970:3970) (3640:3640:3640))
        (PORT d[6] (6230:6230:6230) (5379:5379:5379))
        (PORT d[7] (4258:4258:4258) (3905:3905:3905))
        (PORT d[8] (2776:2776:2776) (2497:2497:2497))
        (PORT d[9] (3224:3224:3224) (2749:2749:2749))
        (PORT d[10] (3339:3339:3339) (3112:3112:3112))
        (PORT d[11] (4343:4343:4343) (3888:3888:3888))
        (PORT clk (2415:2415:2415) (2397:2397:2397))
        (PORT ena (3960:3960:3960) (3449:3449:3449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2397:2397:2397))
        (PORT d[0] (3960:3960:3960) (3449:3449:3449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT asdata (2288:2288:2288) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (904:904:904) (853:853:853))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1308:1308:1308))
        (PORT d[1] (2236:2236:2236) (1903:1903:1903))
        (PORT clk (2442:2442:2442) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4859:4859:4859) (4496:4496:4496))
        (PORT d[1] (4119:4119:4119) (3828:3828:3828))
        (PORT d[2] (5376:5376:5376) (4756:4756:4756))
        (PORT d[3] (5402:5402:5402) (4908:4908:4908))
        (PORT d[4] (5851:5851:5851) (5184:5184:5184))
        (PORT d[5] (6415:6415:6415) (5598:5598:5598))
        (PORT d[6] (5275:5275:5275) (4926:4926:4926))
        (PORT d[7] (5616:5616:5616) (5033:5033:5033))
        (PORT d[8] (4808:4808:4808) (4442:4442:4442))
        (PORT d[9] (3550:3550:3550) (2977:2977:2977))
        (PORT d[10] (4731:4731:4731) (4326:4326:4326))
        (PORT d[11] (6174:6174:6174) (5394:5394:5394))
        (PORT clk (2439:2439:2439) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6360:6360:6360) (5636:5636:5636))
        (PORT clk (2439:2439:2439) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2466:2466:2466))
        (PORT d[0] (6982:6982:6982) (6268:6268:6268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (2975:2975:2975))
        (PORT d[1] (3224:3224:3224) (2741:2741:2741))
        (PORT d[2] (2513:2513:2513) (2287:2287:2287))
        (PORT d[3] (3204:3204:3204) (2847:2847:2847))
        (PORT d[4] (3725:3725:3725) (3436:3436:3436))
        (PORT d[5] (4333:4333:4333) (3953:3953:3953))
        (PORT d[6] (5842:5842:5842) (5064:5064:5064))
        (PORT d[7] (4304:4304:4304) (3956:3956:3956))
        (PORT d[8] (2775:2775:2775) (2496:2496:2496))
        (PORT d[9] (3995:3995:3995) (3356:3356:3356))
        (PORT d[10] (3338:3338:3338) (3082:3082:3082))
        (PORT d[11] (4324:4324:4324) (3869:3869:3869))
        (PORT clk (2410:2410:2410) (2392:2392:2392))
        (PORT ena (3624:3624:3624) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2392:2392:2392))
        (PORT d[0] (3624:3624:3624) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (2273:2273:2273) (2042:2042:2042))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (703:703:703) (765:765:765))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (1972:1972:1972) (1801:1801:1801))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (700:700:700) (761:761:761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1232:1232:1232))
        (PORT d[1] (1319:1319:1319) (1220:1220:1220))
        (PORT clk (2426:2426:2426) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3907:3907:3907) (3500:3500:3500))
        (PORT d[1] (3709:3709:3709) (3478:3478:3478))
        (PORT d[2] (4918:4918:4918) (4290:4290:4290))
        (PORT d[3] (5054:5054:5054) (4530:4530:4530))
        (PORT d[4] (4902:4902:4902) (4412:4412:4412))
        (PORT d[5] (4464:4464:4464) (3995:3995:3995))
        (PORT d[6] (5286:5286:5286) (4931:4931:4931))
        (PORT d[7] (4810:4810:4810) (4247:4247:4247))
        (PORT d[8] (3004:3004:3004) (2854:2854:2854))
        (PORT d[9] (1886:1886:1886) (1620:1620:1620))
        (PORT d[10] (5102:5102:5102) (4665:4665:4665))
        (PORT d[11] (5282:5282:5282) (4709:4709:4709))
        (PORT clk (2423:2423:2423) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1655:1655:1655))
        (PORT clk (2423:2423:2423) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2450:2450:2450))
        (PORT d[0] (2533:2533:2533) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2451:2451:2451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2459:2459:2459))
        (PORT d[1] (3356:3356:3356) (2932:2932:2932))
        (PORT d[2] (2094:2094:2094) (1872:1872:1872))
        (PORT d[3] (3945:3945:3945) (3474:3474:3474))
        (PORT d[4] (2658:2658:2658) (2357:2357:2357))
        (PORT d[5] (3866:3866:3866) (3436:3436:3436))
        (PORT d[6] (2295:2295:2295) (1999:1999:1999))
        (PORT d[7] (3511:3511:3511) (3202:3202:3202))
        (PORT d[8] (3029:3029:3029) (2672:2672:2672))
        (PORT d[9] (2321:2321:2321) (2010:2010:2010))
        (PORT d[10] (3669:3669:3669) (3370:3370:3370))
        (PORT d[11] (2331:2331:2331) (2021:2021:2021))
        (PORT clk (2394:2394:2394) (2377:2377:2377))
        (PORT ena (2769:2769:2769) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2377:2377:2377))
        (PORT d[0] (2769:2769:2769) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2315:2315:2315) (2115:2115:2115))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (1690:1690:1690) (1571:1571:1571))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (702:702:702) (764:764:764))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1427:1427:1427))
        (PORT d[1] (1657:1657:1657) (1521:1521:1521))
        (PORT clk (2412:2412:2412) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3523:3523:3523) (3147:3147:3147))
        (PORT d[1] (4397:4397:4397) (4065:4065:4065))
        (PORT d[2] (4483:4483:4483) (3895:3895:3895))
        (PORT d[3] (4626:4626:4626) (4123:4123:4123))
        (PORT d[4] (4098:4098:4098) (3692:3692:3692))
        (PORT d[5] (4090:4090:4090) (3652:3652:3652))
        (PORT d[6] (4932:4932:4932) (4608:4608:4608))
        (PORT d[7] (4454:4454:4454) (3929:3929:3929))
        (PORT d[8] (3407:3407:3407) (3185:3185:3185))
        (PORT d[9] (3467:3467:3467) (3243:3243:3243))
        (PORT d[10] (4263:4263:4263) (3923:3923:3923))
        (PORT d[11] (4587:4587:4587) (4106:4106:4106))
        (PORT clk (2409:2409:2409) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (1660:1660:1660))
        (PORT clk (2409:2409:2409) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2436:2436:2436))
        (PORT d[0] (2502:2502:2502) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2437:2437:2437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (2819:2819:2819))
        (PORT d[1] (1934:1934:1934) (1620:1620:1620))
        (PORT d[2] (1701:1701:1701) (1504:1504:1504))
        (PORT d[3] (3647:3647:3647) (3242:3242:3242))
        (PORT d[4] (3057:3057:3057) (2718:2718:2718))
        (PORT d[5] (3101:3101:3101) (2707:2707:2707))
        (PORT d[6] (1897:1897:1897) (1637:1637:1637))
        (PORT d[7] (4200:4200:4200) (3731:3731:3731))
        (PORT d[8] (2997:2997:2997) (2661:2661:2661))
        (PORT d[9] (3178:3178:3178) (2790:2790:2790))
        (PORT d[10] (4057:4057:4057) (3749:3749:3749))
        (PORT d[11] (1890:1890:1890) (1623:1623:1623))
        (PORT clk (2380:2380:2380) (2362:2362:2362))
        (PORT ena (2788:2788:2788) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2362:2362:2362))
        (PORT d[0] (2788:2788:2788) (2481:2481:2481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (909:909:909) (837:837:837))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2081:2081:2081))
        (PORT asdata (1308:1308:1308) (1261:1261:1261))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (1524:1524:1524))
        (PORT d[1] (1341:1341:1341) (1198:1198:1198))
        (PORT clk (2419:2419:2419) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (3499:3499:3499))
        (PORT d[1] (4057:4057:4057) (3810:3810:3810))
        (PORT d[2] (4203:4203:4203) (3667:3667:3667))
        (PORT d[3] (4982:4982:4982) (4442:4442:4442))
        (PORT d[4] (4530:4530:4530) (4096:4096:4096))
        (PORT d[5] (4786:4786:4786) (4273:4273:4273))
        (PORT d[6] (4035:4035:4035) (3774:3774:3774))
        (PORT d[7] (4810:4810:4810) (4247:4247:4247))
        (PORT d[8] (3405:3405:3405) (3186:3186:3186))
        (PORT d[9] (1509:1509:1509) (1300:1300:1300))
        (PORT d[10] (5116:5116:5116) (4656:4656:4656))
        (PORT d[11] (4991:4991:4991) (4456:4456:4456))
        (PORT clk (2416:2416:2416) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1362:1362:1362))
        (PORT clk (2416:2416:2416) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2443:2443:2443))
        (PORT d[0] (2137:2137:2137) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2444:2444:2444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2466:2466:2466))
        (PORT d[1] (2989:2989:2989) (2621:2621:2621))
        (PORT d[2] (1574:1574:1574) (1386:1386:1386))
        (PORT d[3] (3898:3898:3898) (3436:3436:3436))
        (PORT d[4] (3032:3032:3032) (2673:2673:2673))
        (PORT d[5] (3825:3825:3825) (3404:3404:3404))
        (PORT d[6] (1954:1954:1954) (1715:1715:1715))
        (PORT d[7] (3510:3510:3510) (3201:3201:3201))
        (PORT d[8] (2628:2628:2628) (2332:2332:2332))
        (PORT d[9] (2313:2313:2313) (1993:1993:1993))
        (PORT d[10] (3676:3676:3676) (3402:3402:3402))
        (PORT d[11] (1903:1903:1903) (1660:1660:1660))
        (PORT clk (2387:2387:2387) (2369:2369:2369))
        (PORT ena (2796:2796:2796) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2369:2369:2369))
        (PORT d[0] (2796:2796:2796) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2093:2093:2093))
        (PORT asdata (1304:1304:1304) (1222:1222:1222))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT asdata (731:731:731) (795:795:795))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT asdata (700:700:700) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1255:1255:1255) (1154:1154:1154))
        (PORT d[1] (1326:1326:1326) (1205:1205:1205))
        (PORT clk (2443:2443:2443) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (1598:1598:1598))
        (PORT d[1] (3709:3709:3709) (3477:3477:3477))
        (PORT d[2] (4601:4601:4601) (4041:4041:4041))
        (PORT d[3] (5351:5351:5351) (4773:4773:4773))
        (PORT d[4] (4915:4915:4915) (4449:4449:4449))
        (PORT d[5] (4759:4759:4759) (4255:4255:4255))
        (PORT d[6] (4397:4397:4397) (4102:4102:4102))
        (PORT d[7] (5216:5216:5216) (4661:4661:4661))
        (PORT d[8] (3413:3413:3413) (3159:3159:3159))
        (PORT d[9] (1899:1899:1899) (1657:1657:1657))
        (PORT d[10] (5501:5501:5501) (5007:5007:5007))
        (PORT d[11] (5354:5354:5354) (4764:4764:4764))
        (PORT clk (2440:2440:2440) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1672:1672:1672))
        (PORT clk (2440:2440:2440) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2467:2467:2467))
        (PORT d[0] (2514:2514:2514) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2049:2049:2049))
        (PORT d[1] (3366:3366:3366) (2968:2968:2968))
        (PORT d[2] (2108:2108:2108) (1912:1912:1912))
        (PORT d[3] (3615:3615:3615) (3203:3203:3203))
        (PORT d[4] (2272:2272:2272) (1991:1991:1991))
        (PORT d[5] (3439:3439:3439) (3054:3054:3054))
        (PORT d[6] (2327:2327:2327) (2055:2055:2055))
        (PORT d[7] (3882:3882:3882) (3538:3538:3538))
        (PORT d[8] (2257:2257:2257) (1968:1968:1968))
        (PORT d[9] (2665:2665:2665) (2306:2306:2306))
        (PORT d[10] (3299:3299:3299) (3056:3056:3056))
        (PORT d[11] (2355:2355:2355) (2066:2066:2066))
        (PORT clk (2411:2411:2411) (2393:2393:2393))
        (PORT ena (3166:3166:3166) (2845:2845:2845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2393:2393:2393))
        (PORT d[0] (3166:3166:3166) (2845:2845:2845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3653:3653:3653) (3147:3147:3147))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2033:2033:2033))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2033:2033:2033))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2033:2033:2033))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2033:2033:2033))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2033:2033:2033))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2417:2417:2417))
        (PORT d[1] (923:923:923) (847:847:847))
        (PORT clk (2404:2404:2404) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4028:4028:4028) (3633:3633:3633))
        (PORT d[1] (1956:1956:1956) (1761:1761:1761))
        (PORT d[2] (2707:2707:2707) (2365:2365:2365))
        (PORT d[3] (3976:3976:3976) (3586:3586:3586))
        (PORT d[4] (2401:2401:2401) (2198:2198:2198))
        (PORT d[5] (2785:2785:2785) (2492:2492:2492))
        (PORT d[6] (1659:1659:1659) (1524:1524:1524))
        (PORT d[7] (3081:3081:3081) (2839:2839:2839))
        (PORT d[8] (3441:3441:3441) (3117:3117:3117))
        (PORT d[9] (3098:3098:3098) (2800:2800:2800))
        (PORT d[10] (2400:2400:2400) (2130:2130:2130))
        (PORT d[11] (1675:1675:1675) (1482:1482:1482))
        (PORT clk (2401:2401:2401) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2301:2301:2301))
        (PORT clk (2401:2401:2401) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2428:2428:2428))
        (PORT d[0] (3220:3220:3220) (2933:2933:2933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2429:2429:2429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2075:2075:2075))
        (PORT d[1] (3849:3849:3849) (3352:3352:3352))
        (PORT d[2] (3642:3642:3642) (3265:3265:3265))
        (PORT d[3] (3993:3993:3993) (3588:3588:3588))
        (PORT d[4] (2088:2088:2088) (1857:1857:1857))
        (PORT d[5] (3863:3863:3863) (3465:3465:3465))
        (PORT d[6] (2745:2745:2745) (2439:2439:2439))
        (PORT d[7] (3351:3351:3351) (2964:2964:2964))
        (PORT d[8] (2025:2025:2025) (1786:1786:1786))
        (PORT d[9] (2256:2256:2256) (1980:1980:1980))
        (PORT d[10] (3434:3434:3434) (3214:3214:3214))
        (PORT d[11] (2346:2346:2346) (2087:2087:2087))
        (PORT clk (2373:2373:2373) (2355:2355:2355))
        (PORT ena (2887:2887:2887) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2355:2355:2355))
        (PORT d[0] (2887:2887:2887) (2611:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2066:2066:2066))
        (PORT asdata (2539:2539:2539) (2379:2379:2379))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2066:2066:2066))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1575:1575:1575) (1451:1451:1451))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (931:931:931) (849:849:849))
        (PORT d[1] (961:961:961) (878:878:878))
        (PORT clk (2432:2432:2432) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (1908:1908:1908))
        (PORT d[1] (3988:3988:3988) (3717:3717:3717))
        (PORT d[2] (4215:4215:4215) (3665:3665:3665))
        (PORT d[3] (5027:5027:5027) (4513:4513:4513))
        (PORT d[4] (4909:4909:4909) (4443:4443:4443))
        (PORT d[5] (4407:4407:4407) (3954:3954:3954))
        (PORT d[6] (4029:4029:4029) (3762:3762:3762))
        (PORT d[7] (5256:5256:5256) (4688:4688:4688))
        (PORT d[8] (3373:3373:3373) (3149:3149:3149))
        (PORT d[9] (2216:2216:2216) (1933:1933:1933))
        (PORT d[10] (5099:5099:5099) (4689:4689:4689))
        (PORT d[11] (5006:5006:5006) (4486:4486:4486))
        (PORT clk (2429:2429:2429) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1668:1668:1668))
        (PORT clk (2429:2429:2429) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2456:2456:2456))
        (PORT d[0] (2508:2508:2508) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2073:2073:2073))
        (PORT d[1] (3746:3746:3746) (3277:3277:3277))
        (PORT d[2] (2070:2070:2070) (1877:1877:1877))
        (PORT d[3] (3229:3229:3229) (2899:2899:2899))
        (PORT d[4] (2651:2651:2651) (2347:2347:2347))
        (PORT d[5] (3819:3819:3819) (3394:3394:3394))
        (PORT d[6] (2279:2279:2279) (2015:2015:2015))
        (PORT d[7] (3873:3873:3873) (3495:3495:3495))
        (PORT d[8] (2661:2661:2661) (2351:2351:2351))
        (PORT d[9] (2294:2294:2294) (1992:1992:1992))
        (PORT d[10] (3293:3293:3293) (3049:3049:3049))
        (PORT d[11] (2307:2307:2307) (2023:2023:2023))
        (PORT clk (2400:2400:2400) (2382:2382:2382))
        (PORT ena (3163:3163:3163) (2817:2817:2817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2382:2382:2382))
        (PORT d[0] (3163:3163:3163) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3943:3943:3943) (3375:3375:3375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2399:2399:2399) (2206:2206:2206))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT asdata (700:700:700) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (948:948:948) (881:881:881))
        (PORT d[1] (941:941:941) (872:872:872))
        (PORT clk (2391:2391:2391) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3984:3984:3984) (3569:3569:3569))
        (PORT d[1] (1994:1994:1994) (1796:1796:1796))
        (PORT d[2] (2721:2721:2721) (2387:2387:2387))
        (PORT d[3] (3541:3541:3541) (3196:3196:3196))
        (PORT d[4] (2432:2432:2432) (2195:2195:2195))
        (PORT d[5] (2735:2735:2735) (2448:2448:2448))
        (PORT d[6] (1208:1208:1208) (1076:1076:1076))
        (PORT d[7] (3069:3069:3069) (2803:2803:2803))
        (PORT d[8] (1630:1630:1630) (1396:1396:1396))
        (PORT d[9] (2496:2496:2496) (2297:2297:2297))
        (PORT d[10] (1989:1989:1989) (1787:1787:1787))
        (PORT d[11] (1280:1280:1280) (1130:1130:1130))
        (PORT clk (2388:2388:2388) (2410:2410:2410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2264:2264:2264))
        (PORT clk (2388:2388:2388) (2410:2410:2410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2414:2414:2414))
        (PORT d[0] (3179:3179:3179) (2896:2896:2896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2080:2080:2080))
        (PORT d[1] (3831:3831:3831) (3370:3370:3370))
        (PORT d[2] (3981:3981:3981) (3553:3553:3553))
        (PORT d[3] (3985:3985:3985) (3571:3571:3571))
        (PORT d[4] (2403:2403:2403) (2118:2118:2118))
        (PORT d[5] (3891:3891:3891) (3490:3490:3490))
        (PORT d[6] (2758:2758:2758) (2476:2476:2476))
        (PORT d[7] (3170:3170:3170) (2871:2871:2871))
        (PORT d[8] (1684:1684:1684) (1516:1516:1516))
        (PORT d[9] (2312:2312:2312) (2053:2053:2053))
        (PORT d[10] (3466:3466:3466) (3243:3243:3243))
        (PORT d[11] (1983:1983:1983) (1748:1748:1748))
        (PORT clk (2359:2359:2359) (2340:2340:2340))
        (PORT ena (2543:2543:2543) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2340:2340:2340))
        (PORT d[0] (2543:2543:2543) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT asdata (3422:3422:3422) (3062:3062:3062))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT asdata (3675:3675:3675) (3216:3216:3216))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1079:1079:1079))
        (PORT d[1] (903:903:903) (830:830:830))
        (PORT clk (2398:2398:2398) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4023:4023:4023) (3628:3628:3628))
        (PORT d[1] (1942:1942:1942) (1757:1757:1757))
        (PORT d[2] (2722:2722:2722) (2388:2388:2388))
        (PORT d[3] (3973:3973:3973) (3578:3578:3578))
        (PORT d[4] (1673:1673:1673) (1525:1525:1525))
        (PORT d[5] (2743:2743:2743) (2459:2459:2459))
        (PORT d[6] (1647:1647:1647) (1516:1516:1516))
        (PORT d[7] (920:920:920) (820:820:820))
        (PORT d[8] (906:906:906) (819:819:819))
        (PORT d[9] (888:888:888) (818:818:818))
        (PORT d[10] (2394:2394:2394) (2116:2116:2116))
        (PORT d[11] (1669:1669:1669) (1449:1449:1449))
        (PORT clk (2395:2395:2395) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2274:2274:2274))
        (PORT clk (2395:2395:2395) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2421:2421:2421))
        (PORT d[0] (3188:3188:3188) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (1759:1759:1759))
        (PORT d[1] (3822:3822:3822) (3357:3357:3357))
        (PORT d[2] (3642:3642:3642) (3265:3265:3265))
        (PORT d[3] (4000:4000:4000) (3601:3601:3601))
        (PORT d[4] (2396:2396:2396) (2100:2100:2100))
        (PORT d[5] (3527:3527:3527) (3191:3191:3191))
        (PORT d[6] (2794:2794:2794) (2502:2502:2502))
        (PORT d[7] (3042:3042:3042) (2710:2710:2710))
        (PORT d[8] (2338:2338:2338) (2045:2045:2045))
        (PORT d[9] (2263:2263:2263) (2009:2009:2009))
        (PORT d[10] (3471:3471:3471) (3265:3265:3265))
        (PORT d[11] (1990:1990:1990) (1778:1778:1778))
        (PORT clk (2366:2366:2366) (2347:2347:2347))
        (PORT ena (2926:2926:2926) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2347:2347:2347))
        (PORT d[0] (2926:2926:2926) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1538:1538:1538) (1385:1385:1385))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (870:870:870) (827:827:827))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT asdata (700:700:700) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (275:275:275) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1287:1287:1287))
        (PORT d[1] (2151:2151:2151) (1842:1842:1842))
        (PORT clk (2429:2429:2429) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4509:4509:4509) (4173:4173:4173))
        (PORT d[1] (4488:4488:4488) (4187:4187:4187))
        (PORT d[2] (5335:5335:5335) (4733:4733:4733))
        (PORT d[3] (5089:5089:5089) (4619:4619:4619))
        (PORT d[4] (5439:5439:5439) (4830:4830:4830))
        (PORT d[5] (6020:6020:6020) (5271:5271:5271))
        (PORT d[6] (5222:5222:5222) (4858:4858:4858))
        (PORT d[7] (5378:5378:5378) (4818:4818:4818))
        (PORT d[8] (4828:4828:4828) (4434:4434:4434))
        (PORT d[9] (3886:3886:3886) (3258:3258:3258))
        (PORT d[10] (4691:4691:4691) (4279:4279:4279))
        (PORT d[11] (5786:5786:5786) (5063:5063:5063))
        (PORT clk (2426:2426:2426) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5600:5600:5600) (4979:4979:4979))
        (PORT clk (2426:2426:2426) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2453:2453:2453))
        (PORT d[0] (6222:6222:6222) (5611:5611:5611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3871:3871:3871) (3306:3306:3306))
        (PORT d[1] (2898:2898:2898) (2465:2465:2465))
        (PORT d[2] (2132:2132:2132) (1981:1981:1981))
        (PORT d[3] (3549:3549:3549) (3170:3170:3170))
        (PORT d[4] (3712:3712:3712) (3398:3398:3398))
        (PORT d[5] (4337:4337:4337) (3974:3974:3974))
        (PORT d[6] (5835:5835:5835) (5054:5054:5054))
        (PORT d[7] (4318:4318:4318) (3999:3999:3999))
        (PORT d[8] (2795:2795:2795) (2489:2489:2489))
        (PORT d[9] (4015:4015:4015) (3405:3405:3405))
        (PORT d[10] (3754:3754:3754) (3485:3485:3485))
        (PORT d[11] (4332:4332:4332) (3856:3856:3856))
        (PORT clk (2397:2397:2397) (2379:2379:2379))
        (PORT ena (4414:4414:4414) (3904:3904:3904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2379:2379:2379))
        (PORT d[0] (4414:4414:4414) (3904:3904:3904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3003:3003:3003) (2613:2613:2613))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3584:3584:3584) (3093:3093:3093))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (940:940:940) (874:874:874))
        (PORT d[1] (961:961:961) (877:877:877))
        (PORT clk (2384:2384:2384) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3272:3272:3272))
        (PORT d[1] (4743:4743:4743) (4385:4385:4385))
        (PORT d[2] (2715:2715:2715) (2378:2378:2378))
        (PORT d[3] (3571:3571:3571) (3222:3222:3222))
        (PORT d[4] (2026:2026:2026) (1854:1854:1854))
        (PORT d[5] (2697:2697:2697) (2389:2389:2389))
        (PORT d[6] (2039:2039:2039) (1863:1863:1863))
        (PORT d[7] (2704:2704:2704) (2494:2494:2494))
        (PORT d[8] (3129:3129:3129) (2824:2824:2824))
        (PORT d[9] (2453:2453:2453) (2263:2263:2263))
        (PORT d[10] (2030:2030:2030) (1819:1819:1819))
        (PORT d[11] (1640:1640:1640) (1441:1441:1441))
        (PORT clk (2381:2381:2381) (2402:2402:2402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (2575:2575:2575))
        (PORT clk (2381:2381:2381) (2402:2402:2402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2406:2406:2406))
        (PORT d[0] (3593:3593:3593) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2141:2141:2141))
        (PORT d[1] (3798:3798:3798) (3343:3343:3343))
        (PORT d[2] (3627:3627:3627) (3223:3223:3223))
        (PORT d[3] (4010:4010:4010) (3619:3619:3619))
        (PORT d[4] (2448:2448:2448) (2172:2172:2172))
        (PORT d[5] (3867:3867:3867) (3480:3480:3480))
        (PORT d[6] (2759:2759:2759) (2477:2477:2477))
        (PORT d[7] (3200:3200:3200) (2897:2897:2897))
        (PORT d[8] (2351:2351:2351) (2083:2083:2083))
        (PORT d[9] (2271:2271:2271) (2021:2021:2021))
        (PORT d[10] (3396:3396:3396) (3207:3207:3207))
        (PORT d[11] (1613:1613:1613) (1434:1434:1434))
        (PORT clk (2352:2352:2352) (2333:2333:2333))
        (PORT ena (2065:2065:2065) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2333:2333:2333))
        (PORT d[0] (2065:2065:2065) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT asdata (1735:1735:1735) (1640:1640:1640))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1885:1885:1885) (1670:1670:1670))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2274:2274:2274))
        (PORT d[1] (2345:2345:2345) (2110:2110:2110))
        (PORT clk (2398:2398:2398) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (3261:3261:3261))
        (PORT d[1] (4418:4418:4418) (4079:4079:4079))
        (PORT d[2] (4642:4642:4642) (4116:4116:4116))
        (PORT d[3] (3138:3138:3138) (2834:2834:2834))
        (PORT d[4] (1307:1307:1307) (1197:1197:1197))
        (PORT d[5] (2348:2348:2348) (2090:2090:2090))
        (PORT d[6] (3144:3144:3144) (2844:2844:2844))
        (PORT d[7] (2697:2697:2697) (2482:2482:2482))
        (PORT d[8] (2738:2738:2738) (2511:2511:2511))
        (PORT d[9] (2071:2071:2071) (1916:1916:1916))
        (PORT d[10] (1604:1604:1604) (1423:1423:1423))
        (PORT d[11] (1608:1608:1608) (1443:1443:1443))
        (PORT clk (2395:2395:2395) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2286:2286:2286))
        (PORT clk (2395:2395:2395) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2421:2421:2421))
        (PORT d[0] (3254:3254:3254) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2145:2145:2145))
        (PORT d[1] (4203:4203:4203) (3711:3711:3711))
        (PORT d[2] (3241:3241:3241) (2894:2894:2894))
        (PORT d[3] (3566:3566:3566) (3217:3217:3217))
        (PORT d[4] (1962:1962:1962) (1742:1742:1742))
        (PORT d[5] (2032:2032:2032) (1815:1815:1815))
        (PORT d[6] (3154:3154:3154) (2826:2826:2826))
        (PORT d[7] (2763:2763:2763) (2508:2508:2508))
        (PORT d[8] (2794:2794:2794) (2469:2469:2469))
        (PORT d[9] (2741:2741:2741) (2446:2446:2446))
        (PORT d[10] (2793:2793:2793) (2498:2498:2498))
        (PORT d[11] (1602:1602:1602) (1398:1398:1398))
        (PORT clk (2366:2366:2366) (2347:2347:2347))
        (PORT ena (2518:2518:2518) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2347:2347:2347))
        (PORT d[0] (2518:2518:2518) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1624:1624:1624) (1495:1495:1495))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1942:1942:1942) (1754:1754:1754))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1325:1325:1325))
        (PORT d[1] (1885:1885:1885) (1614:1614:1614))
        (PORT clk (2411:2411:2411) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4029:4029:4029) (3634:3634:3634))
        (PORT d[1] (1643:1643:1643) (1430:1430:1430))
        (PORT d[2] (3069:3069:3069) (2681:2681:2681))
        (PORT d[3] (3946:3946:3946) (3560:3560:3560))
        (PORT d[4] (2412:2412:2412) (2204:2204:2204))
        (PORT d[5] (3063:3063:3063) (2717:2717:2717))
        (PORT d[6] (1278:1278:1278) (1110:1110:1110))
        (PORT d[7] (3082:3082:3082) (2840:2840:2840))
        (PORT d[8] (3447:3447:3447) (3137:3137:3137))
        (PORT d[9] (3143:3143:3143) (2833:2833:2833))
        (PORT d[10] (2403:2403:2403) (2159:2159:2159))
        (PORT d[11] (1636:1636:1636) (1454:1454:1454))
        (PORT clk (2408:2408:2408) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2590:2590:2590))
        (PORT clk (2408:2408:2408) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2434:2434:2434))
        (PORT d[0] (3574:3574:3574) (3222:3222:3222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2094:2094:2094))
        (PORT d[1] (3379:3379:3379) (2962:2962:2962))
        (PORT d[2] (4002:4002:4002) (3557:3557:3557))
        (PORT d[3] (3611:3611:3611) (3253:3253:3253))
        (PORT d[4] (1963:1963:1963) (1699:1699:1699))
        (PORT d[5] (3902:3902:3902) (3511:3511:3511))
        (PORT d[6] (2366:2366:2366) (2120:2120:2120))
        (PORT d[7] (3388:3388:3388) (3011:3011:3011))
        (PORT d[8] (2010:2010:2010) (1777:1777:1777))
        (PORT d[9] (1895:1895:1895) (1672:1672:1672))
        (PORT d[10] (3395:3395:3395) (3205:3205:3205))
        (PORT d[11] (2038:2038:2038) (1818:1818:1818))
        (PORT clk (2379:2379:2379) (2360:2360:2360))
        (PORT ena (2527:2527:2527) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2360:2360:2360))
        (PORT d[0] (2527:2527:2527) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1878:1878:1878) (1812:1812:1812))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT asdata (700:700:700) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1498:1498:1498) (1275:1275:1275))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT asdata (703:703:703) (765:765:765))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT asdata (704:704:704) (766:766:766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (856:856:856))
        (PORT d[1] (949:949:949) (871:871:871))
        (PORT clk (2426:2426:2426) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (2829:2829:2829))
        (PORT d[1] (3982:3982:3982) (3691:3691:3691))
        (PORT d[2] (4636:4636:4636) (4076:4076:4076))
        (PORT d[3] (3109:3109:3109) (2776:2776:2776))
        (PORT d[4] (1982:1982:1982) (1805:1805:1805))
        (PORT d[5] (2425:2425:2425) (2150:2150:2150))
        (PORT d[6] (1929:1929:1929) (1761:1761:1761))
        (PORT d[7] (2368:2368:2368) (2181:2181:2181))
        (PORT d[8] (2068:2068:2068) (1848:1848:1848))
        (PORT d[9] (2409:2409:2409) (2170:2170:2170))
        (PORT d[10] (2682:2682:2682) (2398:2398:2398))
        (PORT d[11] (2038:2038:2038) (1834:1834:1834))
        (PORT clk (2423:2423:2423) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (2942:2942:2942))
        (PORT clk (2423:2423:2423) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2448:2448:2448))
        (PORT d[0] (3966:3966:3966) (3574:3574:3574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2056:2056:2056))
        (PORT d[1] (3758:3758:3758) (3284:3284:3284))
        (PORT d[2] (2800:2800:2800) (2481:2481:2481))
        (PORT d[3] (3560:3560:3560) (3188:3188:3188))
        (PORT d[4] (2922:2922:2922) (2567:2567:2567))
        (PORT d[5] (3842:3842:3842) (3448:3448:3448))
        (PORT d[6] (1990:1990:1990) (1757:1757:1757))
        (PORT d[7] (2377:2377:2377) (2152:2152:2152))
        (PORT d[8] (2515:2515:2515) (2291:2291:2291))
        (PORT d[9] (3069:3069:3069) (2749:2749:2749))
        (PORT d[10] (1987:1987:1987) (1781:1781:1781))
        (PORT d[11] (1636:1636:1636) (1465:1465:1465))
        (PORT clk (2394:2394:2394) (2374:2374:2374))
        (PORT ena (2976:2976:2976) (2750:2750:2750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2374:2374:2374))
        (PORT d[0] (2976:2976:2976) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1138:1138:1138) (978:978:978))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (854:854:854) (713:713:713))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2049:2049:2049))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1184:1184:1184))
        (PORT d[1] (1297:1297:1297) (1171:1171:1171))
        (PORT clk (2422:2422:2422) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (2887:2887:2887))
        (PORT d[1] (4020:4020:4020) (3728:3728:3728))
        (PORT d[2] (4618:4618:4618) (4046:4046:4046))
        (PORT d[3] (2755:2755:2755) (2490:2490:2490))
        (PORT d[4] (2662:2662:2662) (2408:2408:2408))
        (PORT d[5] (1987:1987:1987) (1749:1749:1749))
        (PORT d[6] (2731:2731:2731) (2472:2472:2472))
        (PORT d[7] (2341:2341:2341) (2158:2158:2158))
        (PORT d[8] (2356:2356:2356) (2154:2154:2154))
        (PORT d[9] (2414:2414:2414) (2178:2178:2178))
        (PORT d[10] (2683:2683:2683) (2398:2398:2398))
        (PORT d[11] (2030:2030:2030) (1796:1796:1796))
        (PORT clk (2419:2419:2419) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (2603:2603:2603))
        (PORT clk (2419:2419:2419) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2445:2445:2445))
        (PORT d[0] (3586:3586:3586) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2446:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1744:1744:1744))
        (PORT d[1] (3718:3718:3718) (3224:3224:3224))
        (PORT d[2] (2839:2839:2839) (2519:2519:2519))
        (PORT d[3] (3569:3569:3569) (3221:3221:3221))
        (PORT d[4] (1676:1676:1676) (1459:1459:1459))
        (PORT d[5] (3552:3552:3552) (3205:3205:3205))
        (PORT d[6] (1674:1674:1674) (1494:1494:1494))
        (PORT d[7] (2343:2343:2343) (2131:2131:2131))
        (PORT d[8] (2119:2119:2119) (1953:1953:1953))
        (PORT d[9] (2409:2409:2409) (2132:2132:2132))
        (PORT d[10] (2016:2016:2016) (1788:1788:1788))
        (PORT d[11] (1594:1594:1594) (1432:1432:1432))
        (PORT clk (2390:2390:2390) (2371:2371:2371))
        (PORT ena (2907:2907:2907) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2371:2371:2371))
        (PORT d[0] (2907:2907:2907) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (803:803:803) (710:710:710))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (1873:1873:1873))
        (PORT d[1] (2142:2142:2142) (1947:1947:1947))
        (PORT clk (2391:2391:2391) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3271:3271:3271))
        (PORT d[1] (1541:1541:1541) (1385:1385:1385))
        (PORT d[2] (2349:2349:2349) (2041:2041:2041))
        (PORT d[3] (3081:3081:3081) (2784:2784:2784))
        (PORT d[4] (2025:2025:2025) (1853:1853:1853))
        (PORT d[5] (2359:2359:2359) (2096:2096:2096))
        (PORT d[6] (1277:1277:1277) (1161:1161:1161))
        (PORT d[7] (2704:2704:2704) (2493:2493:2493))
        (PORT d[8] (2780:2780:2780) (2545:2545:2545))
        (PORT d[9] (2489:2489:2489) (2285:2285:2285))
        (PORT d[10] (1628:1628:1628) (1432:1432:1432))
        (PORT d[11] (1645:1645:1645) (1471:1471:1471))
        (PORT clk (2388:2388:2388) (2410:2410:2410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (1935:1935:1935))
        (PORT clk (2388:2388:2388) (2410:2410:2410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2414:2414:2414))
        (PORT d[0] (2825:2825:2825) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2144:2144:2144))
        (PORT d[1] (4229:4229:4229) (3708:3708:3708))
        (PORT d[2] (3240:3240:3240) (2894:2894:2894))
        (PORT d[3] (3559:3559:3559) (3197:3197:3197))
        (PORT d[4] (1998:1998:1998) (1774:1774:1774))
        (PORT d[5] (2002:2002:2002) (1789:1789:1789))
        (PORT d[6] (3193:3193:3193) (2853:2853:2853))
        (PORT d[7] (3361:3361:3361) (3005:3005:3005))
        (PORT d[8] (2394:2394:2394) (2118:2118:2118))
        (PORT d[9] (3025:3025:3025) (2689:2689:2689))
        (PORT d[10] (2797:2797:2797) (2504:2504:2504))
        (PORT d[11] (1608:1608:1608) (1426:1426:1426))
        (PORT clk (2359:2359:2359) (2340:2340:2340))
        (PORT ena (2464:2464:2464) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2340:2340:2340))
        (PORT d[0] (2464:2464:2464) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT asdata (1332:1332:1332) (1239:1239:1239))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT asdata (701:701:701) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT asdata (703:703:703) (765:765:765))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT asdata (702:702:702) (764:764:764))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT asdata (734:734:734) (799:799:799))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT asdata (702:702:702) (764:764:764))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (1796:1796:1796))
        (PORT d[1] (2401:2401:2401) (2133:2133:2133))
        (PORT clk (2404:2404:2404) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3203:3203:3203))
        (PORT d[1] (4387:4387:4387) (4063:4063:4063))
        (PORT d[2] (4641:4641:4641) (4116:4116:4116))
        (PORT d[3] (3168:3168:3168) (2860:2860:2860))
        (PORT d[4] (1652:1652:1652) (1492:1492:1492))
        (PORT d[5] (2341:2341:2341) (2079:2079:2079))
        (PORT d[6] (3102:3102:3102) (2811:2811:2811))
        (PORT d[7] (2708:2708:2708) (2459:2459:2459))
        (PORT d[8] (2731:2731:2731) (2500:2500:2500))
        (PORT d[9] (2039:2039:2039) (1888:1888:1888))
        (PORT d[10] (1663:1663:1663) (1468:1468:1468))
        (PORT d[11] (2376:2376:2376) (2101:2101:2101))
        (PORT clk (2401:2401:2401) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2323:2323:2323))
        (PORT clk (2401:2401:2401) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2428:2428:2428))
        (PORT d[0] (3250:3250:3250) (2955:2955:2955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2429:2429:2429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2317:2317:2317))
        (PORT d[1] (4210:4210:4210) (3716:3716:3716))
        (PORT d[2] (3202:3202:3202) (2857:2857:2857))
        (PORT d[3] (3601:3601:3601) (3269:3269:3269))
        (PORT d[4] (1619:1619:1619) (1389:1389:1389))
        (PORT d[5] (2037:2037:2037) (1815:1815:1815))
        (PORT d[6] (1618:1618:1618) (1420:1420:1420))
        (PORT d[7] (2793:2793:2793) (2535:2535:2535))
        (PORT d[8] (2440:2440:2440) (2235:2235:2235))
        (PORT d[9] (2700:2700:2700) (2415:2415:2415))
        (PORT d[10] (2407:2407:2407) (2151:2151:2151))
        (PORT d[11] (1223:1223:1223) (1097:1097:1097))
        (PORT clk (2373:2373:2373) (2355:2355:2355))
        (PORT ena (2476:2476:2476) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2355:2355:2355))
        (PORT d[0] (2476:2476:2476) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (536:536:536) (526:526:526))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT asdata (1596:1596:1596) (1427:1427:1427))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (1780:1780:1780))
        (PORT d[1] (1519:1519:1519) (1298:1298:1298))
        (PORT clk (2416:2416:2416) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3237:3237:3237) (2899:2899:2899))
        (PORT d[1] (4021:4021:4021) (3729:3729:3729))
        (PORT d[2] (1988:1988:1988) (1715:1715:1715))
        (PORT d[3] (2725:2725:2725) (2464:2464:2464))
        (PORT d[4] (1658:1658:1658) (1506:1506:1506))
        (PORT d[5] (1936:1936:1936) (1715:1715:1715))
        (PORT d[6] (2774:2774:2774) (2507:2507:2507))
        (PORT d[7] (2323:2323:2323) (2139:2139:2139))
        (PORT d[8] (2363:2363:2363) (2164:2164:2164))
        (PORT d[9] (2813:2813:2813) (2515:2515:2515))
        (PORT d[10] (2008:2008:2008) (1782:1782:1782))
        (PORT d[11] (1593:1593:1593) (1445:1445:1445))
        (PORT clk (2413:2413:2413) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (2578:2578:2578))
        (PORT clk (2413:2413:2413) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2440:2440:2440))
        (PORT d[0] (3244:3244:3244) (2960:2960:2960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2335:2335:2335))
        (PORT d[1] (3286:3286:3286) (2868:2868:2868))
        (PORT d[2] (2839:2839:2839) (2518:2518:2518))
        (PORT d[3] (3587:3587:3587) (3222:3222:3222))
        (PORT d[4] (1634:1634:1634) (1425:1425:1425))
        (PORT d[5] (1681:1681:1681) (1488:1488:1488))
        (PORT d[6] (1631:1631:1631) (1460:1460:1460))
        (PORT d[7] (2385:2385:2385) (2164:2164:2164))
        (PORT d[8] (2128:2128:2128) (1966:1966:1966))
        (PORT d[9] (2414:2414:2414) (2141:2141:2141))
        (PORT d[10] (1643:1643:1643) (1466:1466:1466))
        (PORT d[11] (1628:1628:1628) (1453:1453:1453))
        (PORT clk (2384:2384:2384) (2366:2366:2366))
        (PORT ena (2925:2925:2925) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2366:2366:2366))
        (PORT d[0] (2925:2925:2925) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1131:1131:1131) (983:983:983))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (826:826:826) (729:729:729))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (275:275:275) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT asdata (700:700:700) (761:761:761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1222:1222:1222))
        (PORT d[1] (1289:1289:1289) (1192:1192:1192))
        (PORT clk (2419:2419:2419) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3558:3558:3558) (3167:3167:3167))
        (PORT d[1] (3642:3642:3642) (3428:3428:3428))
        (PORT d[2] (4478:4478:4478) (3885:3885:3885))
        (PORT d[3] (4555:4555:4555) (4066:4066:4066))
        (PORT d[4] (4145:4145:4145) (3738:3738:3738))
        (PORT d[5] (4115:4115:4115) (3665:3665:3665))
        (PORT d[6] (4900:4900:4900) (4580:4580:4580))
        (PORT d[7] (4490:4490:4490) (3992:3992:3992))
        (PORT d[8] (3718:3718:3718) (3424:3424:3424))
        (PORT d[9] (3021:3021:3021) (2854:2854:2854))
        (PORT d[10] (4263:4263:4263) (3922:3922:3922))
        (PORT d[11] (4258:4258:4258) (3798:3798:3798))
        (PORT clk (2416:2416:2416) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1661:1661:1661))
        (PORT clk (2416:2416:2416) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2443:2443:2443))
        (PORT d[0] (2514:2514:2514) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2444:2444:2444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (2547:2547:2547))
        (PORT d[1] (1165:1165:1165) (1003:1003:1003))
        (PORT d[2] (1318:1318:1318) (1179:1179:1179))
        (PORT d[3] (3627:3627:3627) (3233:3233:3233))
        (PORT d[4] (3490:3490:3490) (3099:3099:3099))
        (PORT d[5] (3126:3126:3126) (2723:2723:2723))
        (PORT d[6] (1224:1224:1224) (1097:1097:1097))
        (PORT d[7] (4196:4196:4196) (3709:3709:3709))
        (PORT d[8] (3018:3018:3018) (2688:2688:2688))
        (PORT d[9] (3188:3188:3188) (2795:2795:2795))
        (PORT d[10] (4018:4018:4018) (3704:3704:3704))
        (PORT d[11] (1601:1601:1601) (1397:1397:1397))
        (PORT clk (2387:2387:2387) (2369:2369:2369))
        (PORT ena (2795:2795:2795) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2369:2369:2369))
        (PORT d[0] (2795:2795:2795) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (806:806:806) (745:745:745))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (827:827:827) (719:719:719))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2077:2077:2077))
        (PORT asdata (700:700:700) (761:761:761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (828:828:828) (748:748:748))
        (PORT d[1] (1520:1520:1520) (1294:1294:1294))
        (PORT clk (2447:2447:2447) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4103:4103:4103) (3769:3769:3769))
        (PORT d[1] (3676:3676:3676) (3462:3462:3462))
        (PORT d[2] (5707:5707:5707) (5042:5042:5042))
        (PORT d[3] (4316:4316:4316) (3900:3900:3900))
        (PORT d[4] (5137:5137:5137) (4513:4513:4513))
        (PORT d[5] (4995:4995:4995) (4316:4316:4316))
        (PORT d[6] (4486:4486:4486) (4201:4201:4201))
        (PORT d[7] (4565:4565:4565) (4081:4081:4081))
        (PORT d[8] (4077:4077:4077) (3759:3759:3759))
        (PORT d[9] (3599:3599:3599) (3241:3241:3241))
        (PORT d[10] (3533:3533:3533) (3281:3281:3281))
        (PORT d[11] (5039:5039:5039) (4369:4369:4369))
        (PORT clk (2444:2444:2444) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5427:5427:5427) (4740:4740:4740))
        (PORT clk (2444:2444:2444) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2472:2472:2472))
        (PORT d[0] (5383:5383:5383) (4864:4864:4864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2473:2473:2473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (3618:3618:3618))
        (PORT d[1] (4931:4931:4931) (4356:4356:4356))
        (PORT d[2] (2152:2152:2152) (1958:1958:1958))
        (PORT d[3] (4769:4769:4769) (4305:4305:4305))
        (PORT d[4] (4789:4789:4789) (4279:4279:4279))
        (PORT d[5] (3551:3551:3551) (3218:3218:3218))
        (PORT d[6] (5079:5079:5079) (4355:4355:4355))
        (PORT d[7] (4564:4564:4564) (3919:3919:3919))
        (PORT d[8] (3237:3237:3237) (2940:2940:2940))
        (PORT d[9] (3930:3930:3930) (3377:3377:3377))
        (PORT d[10] (3629:3629:3629) (3377:3377:3377))
        (PORT d[11] (4246:4246:4246) (3799:3799:3799))
        (PORT clk (2415:2415:2415) (2397:2397:2397))
        (PORT ena (4123:4123:4123) (3611:3611:3611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2397:2397:2397))
        (PORT d[0] (4123:4123:4123) (3611:3611:3611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2079:2079:2079))
        (PORT asdata (1263:1263:1263) (1173:1173:1173))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2079:2079:2079))
        (PORT asdata (702:702:702) (764:764:764))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT asdata (1280:1280:1280) (1202:1202:1202))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1618:1618:1618))
        (PORT d[1] (1253:1253:1253) (1102:1102:1102))
        (PORT clk (2415:2415:2415) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4480:4480:4480) (4132:4132:4132))
        (PORT d[1] (4114:4114:4114) (3840:3840:3840))
        (PORT d[2] (5014:5014:5014) (4431:4431:4431))
        (PORT d[3] (5050:5050:5050) (4582:4582:4582))
        (PORT d[4] (5427:5427:5427) (4795:4795:4795))
        (PORT d[5] (6060:6060:6060) (5296:5296:5296))
        (PORT d[6] (4908:4908:4908) (4586:4586:4586))
        (PORT d[7] (5372:5372:5372) (4810:4810:4810))
        (PORT d[8] (4429:4429:4429) (4095:4095:4095))
        (PORT d[9] (3116:3116:3116) (2582:2582:2582))
        (PORT d[10] (4734:4734:4734) (4311:4311:4311))
        (PORT d[11] (5126:5126:5126) (4504:4504:4504))
        (PORT clk (2412:2412:2412) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5155:5155:5155) (4582:4582:4582))
        (PORT clk (2412:2412:2412) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2438:2438:2438))
        (PORT d[0] (5777:5777:5777) (5214:5214:5214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4165:4165:4165) (3564:3564:3564))
        (PORT d[1] (2868:2868:2868) (2437:2437:2437))
        (PORT d[2] (2140:2140:2140) (1967:1967:1967))
        (PORT d[3] (3544:3544:3544) (3184:3184:3184))
        (PORT d[4] (4117:4117:4117) (3729:3729:3729))
        (PORT d[5] (3995:3995:3995) (3657:3657:3657))
        (PORT d[6] (5440:5440:5440) (4696:4696:4696))
        (PORT d[7] (4746:4746:4746) (4343:4343:4343))
        (PORT d[8] (2479:2479:2479) (2213:2213:2213))
        (PORT d[9] (4712:4712:4712) (4056:4056:4056))
        (PORT d[10] (2971:2971:2971) (2770:2770:2770))
        (PORT d[11] (4800:4800:4800) (4264:4264:4264))
        (PORT clk (2383:2383:2383) (2364:2364:2364))
        (PORT ena (3352:3352:3352) (2940:2940:2940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2364:2364:2364))
        (PORT d[0] (3352:3352:3352) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (606:606:606) (587:587:587))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2063:2063:2063))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2063:2063:2063))
        (PORT asdata (700:700:700) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1208:1208:1208) (1073:1073:1073))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1587:1587:1587))
        (PORT d[1] (1300:1300:1300) (1141:1141:1141))
        (PORT clk (2453:2453:2453) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (3430:3430:3430))
        (PORT d[1] (3366:3366:3366) (3191:3191:3191))
        (PORT d[2] (5337:5337:5337) (4754:4754:4754))
        (PORT d[3] (4251:4251:4251) (3844:3844:3844))
        (PORT d[4] (4685:4685:4685) (4135:4135:4135))
        (PORT d[5] (5298:5298:5298) (4605:4605:4605))
        (PORT d[6] (4156:4156:4156) (3892:3892:3892))
        (PORT d[7] (4606:4606:4606) (4112:4112:4112))
        (PORT d[8] (3705:3705:3705) (3417:3417:3417))
        (PORT d[9] (3598:3598:3598) (3240:3240:3240))
        (PORT d[10] (3569:3569:3569) (3306:3306:3306))
        (PORT d[11] (4840:4840:4840) (4225:4225:4225))
        (PORT clk (2450:2450:2450) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5091:5091:5091) (4495:4495:4495))
        (PORT clk (2450:2450:2450) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2476:2476:2476))
        (PORT d[0] (5384:5384:5384) (4847:4847:4847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4635:4635:4635) (3928:3928:3928))
        (PORT d[1] (4961:4961:4961) (4383:4383:4383))
        (PORT d[2] (1761:1761:1761) (1655:1655:1655))
        (PORT d[3] (4782:4782:4782) (4302:4302:4302))
        (PORT d[4] (4365:4365:4365) (3938:3938:3938))
        (PORT d[5] (3558:3558:3558) (3248:3248:3248))
        (PORT d[6] (5072:5072:5072) (4345:4345:4345))
        (PORT d[7] (5010:5010:5010) (4292:4292:4292))
        (PORT d[8] (2483:2483:2483) (2217:2217:2217))
        (PORT d[9] (4299:4299:4299) (3680:3680:3680))
        (PORT d[10] (3289:3289:3289) (3059:3059:3059))
        (PORT d[11] (4239:4239:4239) (3782:3782:3782))
        (PORT clk (2421:2421:2421) (2402:2402:2402))
        (PORT ena (4120:4120:4120) (3643:3643:3643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2402:2402:2402))
        (PORT d[0] (4120:4120:4120) (3643:3643:3643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2303:2303:2303) (1963:1963:1963))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2304:2304:2304) (1965:1965:1965))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (862:862:862))
        (PORT d[1] (901:901:901) (827:827:827))
        (PORT clk (2442:2442:2442) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (3776:3776:3776))
        (PORT d[1] (3670:3670:3670) (3454:3454:3454))
        (PORT d[2] (4600:4600:4600) (4044:4044:4044))
        (PORT d[3] (3885:3885:3885) (3536:3536:3536))
        (PORT d[4] (5048:5048:5048) (4446:4446:4446))
        (PORT d[5] (5322:5322:5322) (4629:4629:4629))
        (PORT d[6] (3375:3375:3375) (3152:3152:3152))
        (PORT d[7] (4517:4517:4517) (4033:4033:4033))
        (PORT d[8] (4041:4041:4041) (3735:3735:3735))
        (PORT d[9] (3466:3466:3466) (2901:2901:2901))
        (PORT d[10] (4363:4363:4363) (3960:3960:3960))
        (PORT d[11] (4770:4770:4770) (4180:4180:4180))
        (PORT clk (2439:2439:2439) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4762:4762:4762) (4233:4233:4233))
        (PORT clk (2439:2439:2439) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2466:2466:2466))
        (PORT d[0] (5385:5385:5385) (4865:4865:4865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4123:4123:4123) (3664:3664:3664))
        (PORT d[1] (4917:4917:4917) (4349:4349:4349))
        (PORT d[2] (1787:1787:1787) (1678:1678:1678))
        (PORT d[3] (3188:3188:3188) (2841:2841:2841))
        (PORT d[4] (4539:4539:4539) (4106:4106:4106))
        (PORT d[5] (3547:3547:3547) (3211:3211:3211))
        (PORT d[6] (5080:5080:5080) (4356:4356:4356))
        (PORT d[7] (4959:4959:4959) (4269:4269:4269))
        (PORT d[8] (2480:2480:2480) (2194:2194:2194))
        (PORT d[9] (4315:4315:4315) (3694:3694:3694))
        (PORT d[10] (3671:3671:3671) (3411:3411:3411))
        (PORT d[11] (3957:3957:3957) (3531:3531:3531))
        (PORT clk (2410:2410:2410) (2392:2392:2392))
        (PORT ena (3733:3733:3733) (3294:3294:3294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2392:2392:2392))
        (PORT d[0] (3733:3733:3733) (3294:3294:3294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (267:267:267) (280:280:280))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT asdata (699:699:699) (761:761:761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[101\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (858:858:858) (726:726:726))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[101\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[101\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[101\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1408:1408:1408))
        (PORT d[1] (1633:1633:1633) (1450:1450:1450))
        (PORT clk (2426:2426:2426) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (3166:3166:3166))
        (PORT d[1] (4396:4396:4396) (4068:4068:4068))
        (PORT d[2] (4496:4496:4496) (3920:3920:3920))
        (PORT d[3] (4217:4217:4217) (3775:3775:3775))
        (PORT d[4] (4102:4102:4102) (3704:3704:3704))
        (PORT d[5] (4035:4035:4035) (3586:3586:3586))
        (PORT d[6] (3613:3613:3613) (3368:3368:3368))
        (PORT d[7] (4489:4489:4489) (3992:3992:3992))
        (PORT d[8] (3493:3493:3493) (3284:3284:3284))
        (PORT d[9] (3030:3030:3030) (2858:2858:2858))
        (PORT d[10] (4297:4297:4297) (3947:3947:3947))
        (PORT d[11] (4257:4257:4257) (3797:3797:3797))
        (PORT clk (2423:2423:2423) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2377:2377:2377))
        (PORT clk (2423:2423:2423) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2450:2450:2450))
        (PORT d[0] (3328:3328:3328) (3009:3009:3009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2451:2451:2451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2507:2507:2507))
        (PORT d[1] (2950:2950:2950) (2546:2546:2546))
        (PORT d[2] (3760:3760:3760) (3269:3269:3269))
        (PORT d[3] (3618:3618:3618) (3199:3199:3199))
        (PORT d[4] (3507:3507:3507) (3114:3114:3114))
        (PORT d[5] (2669:2669:2669) (2323:2323:2323))
        (PORT d[6] (4537:4537:4537) (3959:3959:3959))
        (PORT d[7] (3815:3815:3815) (3382:3382:3382))
        (PORT d[8] (3383:3383:3383) (3000:3000:3000))
        (PORT d[9] (3171:3171:3171) (2779:2779:2779))
        (PORT d[10] (3686:3686:3686) (3434:3434:3434))
        (PORT d[11] (1961:1961:1961) (1693:1693:1693))
        (PORT clk (2394:2394:2394) (2377:2377:2377))
        (PORT ena (2767:2767:2767) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2377:2377:2377))
        (PORT d[0] (2767:2767:2767) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (856:856:856) (723:723:723))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT asdata (700:700:700) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT asdata (2733:2733:2733) (2488:2488:2488))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT asdata (702:702:702) (764:764:764))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (1925:1925:1925))
        (PORT d[1] (959:959:959) (877:877:877))
        (PORT clk (2421:2421:2421) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3980:3980:3980) (3571:3571:3571))
        (PORT d[1] (4472:4472:4472) (4207:4207:4207))
        (PORT d[2] (4583:4583:4583) (4037:4037:4037))
        (PORT d[3] (5150:5150:5150) (4573:4573:4573))
        (PORT d[4] (5172:5172:5172) (4623:4623:4623))
        (PORT d[5] (5933:5933:5933) (5077:5077:5077))
        (PORT d[6] (3771:3771:3771) (3526:3526:3526))
        (PORT d[7] (4991:4991:4991) (4499:4499:4499))
        (PORT d[8] (3843:3843:3843) (3645:3645:3645))
        (PORT d[9] (4328:4328:4328) (3736:3736:3736))
        (PORT d[10] (4498:4498:4498) (4048:4048:4048))
        (PORT d[11] (6757:6757:6757) (5750:5750:5750))
        (PORT clk (2418:2418:2418) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6697:6697:6697) (5768:5768:5768))
        (PORT clk (2418:2418:2418) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2444:2444:2444))
        (PORT d[0] (7319:7319:7319) (6400:6400:6400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (3752:3752:3752))
        (PORT d[1] (4934:4934:4934) (4387:4387:4387))
        (PORT d[2] (5914:5914:5914) (4965:4965:4965))
        (PORT d[3] (4444:4444:4444) (4003:4003:4003))
        (PORT d[4] (3732:3732:3732) (3482:3482:3482))
        (PORT d[5] (4004:4004:4004) (3654:3654:3654))
        (PORT d[6] (5605:5605:5605) (4919:4919:4919))
        (PORT d[7] (4758:4758:4758) (4184:4184:4184))
        (PORT d[8] (2458:2458:2458) (2174:2174:2174))
        (PORT d[9] (5421:5421:5421) (4817:4817:4817))
        (PORT d[10] (4173:4173:4173) (3866:3866:3866))
        (PORT d[11] (3963:3963:3963) (3551:3551:3551))
        (PORT clk (2389:2389:2389) (2370:2370:2370))
        (PORT ena (6352:6352:6352) (5523:5523:5523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2370:2370:2370))
        (PORT d[0] (6352:6352:6352) (5523:5523:5523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT asdata (2812:2812:2812) (2569:2569:2569))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[104\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[104\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[104\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[104\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2664:2664:2664) (2280:2280:2280))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (863:863:863))
        (PORT d[1] (1725:1725:1725) (1483:1483:1483))
        (PORT clk (2427:2427:2427) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (3604:3604:3604))
        (PORT d[1] (4131:4131:4131) (3893:3893:3893))
        (PORT d[2] (4967:4967:4967) (4389:4389:4389))
        (PORT d[3] (4797:4797:4797) (4284:4284:4284))
        (PORT d[4] (4780:4780:4780) (4276:4276:4276))
        (PORT d[5] (5890:5890:5890) (5045:5045:5045))
        (PORT d[6] (3819:3819:3819) (3597:3597:3597))
        (PORT d[7] (4995:4995:4995) (4508:4508:4508))
        (PORT d[8] (3458:3458:3458) (3308:3308:3308))
        (PORT d[9] (4338:4338:4338) (3741:3741:3741))
        (PORT d[10] (4525:4525:4525) (4057:4057:4057))
        (PORT d[11] (6750:6750:6750) (5737:5737:5737))
        (PORT clk (2424:2424:2424) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6688:6688:6688) (5734:5734:5734))
        (PORT clk (2424:2424:2424) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2450:2450:2450))
        (PORT d[0] (7310:7310:7310) (6366:6366:6366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2451:2451:2451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4163:4163:4163) (3693:3693:3693))
        (PORT d[1] (4958:4958:4958) (4403:4403:4403))
        (PORT d[2] (5553:5553:5553) (4657:4657:4657))
        (PORT d[3] (3939:3939:3939) (3548:3548:3548))
        (PORT d[4] (4079:4079:4079) (3775:3775:3775))
        (PORT d[5] (4437:4437:4437) (4063:4063:4063))
        (PORT d[6] (5239:5239:5239) (4598:4598:4598))
        (PORT d[7] (5038:5038:5038) (4431:4431:4431))
        (PORT d[8] (2890:2890:2890) (2607:2607:2607))
        (PORT d[9] (5477:5477:5477) (4868:4868:4868))
        (PORT d[10] (4172:4172:4172) (3865:3865:3865))
        (PORT d[11] (4620:4620:4620) (4153:4153:4153))
        (PORT clk (2395:2395:2395) (2376:2376:2376))
        (PORT ena (6409:6409:6409) (5578:5578:5578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2376:2376:2376))
        (PORT d[0] (6409:6409:6409) (5578:5578:5578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1948:1948:1948) (1675:1675:1675))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (3266:3266:3266) (2957:2957:2957))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[111\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (275:275:275) (331:331:331))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[111\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[111\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1557:1557:1557))
        (PORT d[1] (1292:1292:1292) (1140:1140:1140))
        (PORT clk (2437:2437:2437) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (3539:3539:3539))
        (PORT d[1] (4445:4445:4445) (4156:4156:4156))
        (PORT d[2] (4643:4643:4643) (4123:4123:4123))
        (PORT d[3] (4813:4813:4813) (4249:4249:4249))
        (PORT d[4] (4816:4816:4816) (4298:4298:4298))
        (PORT d[5] (5889:5889:5889) (5024:5024:5024))
        (PORT d[6] (3821:3821:3821) (3628:3628:3628))
        (PORT d[7] (5649:5649:5649) (4995:4995:4995))
        (PORT d[8] (3087:3087:3087) (2969:2969:2969))
        (PORT d[9] (4278:4278:4278) (3655:3655:3655))
        (PORT d[10] (4478:4478:4478) (4016:4016:4016))
        (PORT d[11] (6332:6332:6332) (5365:5365:5365))
        (PORT clk (2434:2434:2434) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5910:5910:5910) (5045:5045:5045))
        (PORT clk (2434:2434:2434) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2458:2458:2458))
        (PORT d[0] (6532:6532:6532) (5677:5677:5677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4133:4133:4133) (3680:3680:3680))
        (PORT d[1] (4599:4599:4599) (4069:4069:4069))
        (PORT d[2] (5593:5593:5593) (4684:4684:4684))
        (PORT d[3] (4407:4407:4407) (4033:4033:4033))
        (PORT d[4] (3724:3724:3724) (3470:3470:3470))
        (PORT d[5] (3996:3996:3996) (3678:3678:3678))
        (PORT d[6] (5232:5232:5232) (4585:4585:4585))
        (PORT d[7] (4703:4703:4703) (4112:4112:4112))
        (PORT d[8] (3559:3559:3559) (3171:3171:3171))
        (PORT d[9] (5512:5512:5512) (4888:4888:4888))
        (PORT d[10] (3757:3757:3757) (3492:3492:3492))
        (PORT d[11] (4940:4940:4940) (4421:4421:4421))
        (PORT clk (2405:2405:2405) (2384:2384:2384))
        (PORT ena (6401:6401:6401) (5562:5562:5562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2384:2384:2384))
        (PORT d[0] (6401:6401:6401) (5562:5562:5562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT asdata (3244:3244:3244) (2955:2955:2955))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[118\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[118\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[118\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT asdata (703:703:703) (764:764:764))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[119\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2435:2435:2435) (2201:2201:2201))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT asdata (702:702:702) (764:764:764))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[119\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[119\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[119\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (871:871:871))
        (PORT d[1] (1322:1322:1322) (1172:1172:1172))
        (PORT clk (2440:2440:2440) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3246:3246:3246))
        (PORT d[1] (3740:3740:3740) (3562:3562:3562))
        (PORT d[2] (4612:4612:4612) (4095:4095:4095))
        (PORT d[3] (4489:4489:4489) (3978:3978:3978))
        (PORT d[4] (4798:4798:4798) (4263:4263:4263))
        (PORT d[5] (5508:5508:5508) (4687:4687:4687))
        (PORT d[6] (3822:3822:3822) (3629:3629:3629))
        (PORT d[7] (4634:4634:4634) (4176:4176:4176))
        (PORT d[8] (3546:3546:3546) (3363:3363:3363))
        (PORT d[9] (4285:4285:4285) (3673:3673:3673))
        (PORT d[10] (4124:4124:4124) (3702:3702:3702))
        (PORT d[11] (6294:6294:6294) (5326:5326:5326))
        (PORT clk (2437:2437:2437) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5861:5861:5861) (5008:5008:5008))
        (PORT clk (2437:2437:2437) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2462:2462:2462))
        (PORT d[0] (6483:6483:6483) (5640:5640:5640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2463:2463:2463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4173:4173:4173) (3739:3739:3739))
        (PORT d[1] (4565:4565:4565) (4040:4040:4040))
        (PORT d[2] (5570:5570:5570) (4653:4653:4653))
        (PORT d[3] (4403:4403:4403) (4032:4032:4032))
        (PORT d[4] (3765:3765:3765) (3502:3502:3502))
        (PORT d[5] (4424:4424:4424) (4017:4017:4017))
        (PORT d[6] (4835:4835:4835) (4231:4231:4231))
        (PORT d[7] (4375:4375:4375) (3828:3828:3828))
        (PORT d[8] (3552:3552:3552) (3171:3171:3171))
        (PORT d[9] (5065:5065:5065) (4496:4496:4496))
        (PORT d[10] (3788:3788:3788) (3519:3519:3519))
        (PORT d[11] (4606:4606:4606) (4114:4114:4114))
        (PORT clk (2408:2408:2408) (2388:2388:2388))
        (PORT ena (5987:5987:5987) (5194:5194:5194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2388:2388:2388))
        (PORT d[0] (5987:5987:5987) (5194:5194:5194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT asdata (3069:3069:3069) (2685:2685:2685))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[123\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (858:858:858) (726:726:726))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[123\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[123\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[123\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2096:2096:2096))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (965:965:965) (913:913:913))
        (PORT d[1] (1182:1182:1182) (1073:1073:1073))
        (PORT clk (2471:2471:2471) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3394:3394:3394))
        (PORT d[1] (3338:3338:3338) (3165:3165:3165))
        (PORT d[2] (5320:5320:5320) (4704:4704:4704))
        (PORT d[3] (3803:3803:3803) (3415:3415:3415))
        (PORT d[4] (4292:4292:4292) (3728:3728:3728))
        (PORT d[5] (4552:4552:4552) (3912:3912:3912))
        (PORT d[6] (4109:4109:4109) (3865:3865:3865))
        (PORT d[7] (4779:4779:4779) (4190:4190:4190))
        (PORT d[8] (2617:2617:2617) (2494:2494:2494))
        (PORT d[9] (3197:3197:3197) (2848:2848:2848))
        (PORT d[10] (3143:3143:3143) (2894:2894:2894))
        (PORT d[11] (4387:4387:4387) (3798:3798:3798))
        (PORT clk (2468:2468:2468) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4362:4362:4362) (3820:3820:3820))
        (PORT clk (2468:2468:2468) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2495:2495:2495))
        (PORT d[0] (4997:4997:4997) (4450:4450:4450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (3581:3581:3581))
        (PORT d[1] (4173:4173:4173) (3656:3656:3656))
        (PORT d[2] (2178:2178:2178) (2007:2007:2007))
        (PORT d[3] (4375:4375:4375) (3919:3919:3919))
        (PORT d[4] (3618:3618:3618) (3299:3299:3299))
        (PORT d[5] (3942:3942:3942) (3601:3601:3601))
        (PORT d[6] (4236:4236:4236) (3590:3590:3590))
        (PORT d[7] (3891:3891:3891) (3328:3328:3328))
        (PORT d[8] (2844:2844:2844) (2564:2564:2564))
        (PORT d[9] (3591:3591:3591) (3132:3132:3132))
        (PORT d[10] (2879:2879:2879) (2689:2689:2689))
        (PORT d[11] (3512:3512:3512) (3142:3142:3142))
        (PORT clk (2439:2439:2439) (2421:2421:2421))
        (PORT ena (4497:4497:4497) (3993:3993:3993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2421:2421:2421))
        (PORT d[0] (4497:4497:4497) (3993:3993:3993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1615:1615:1615) (1422:1422:1422))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[127\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1615:1615:1615) (1423:1423:1423))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[127\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[127\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT asdata (700:700:700) (761:761:761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1242:1242:1242))
        (PORT d[1] (1354:1354:1354) (1234:1234:1234))
        (PORT clk (2466:2466:2466) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2072:2072:2072))
        (PORT d[1] (3711:3711:3711) (3493:3493:3493))
        (PORT d[2] (3630:3630:3630) (3077:3077:3077))
        (PORT d[3] (3241:3241:3241) (2831:2831:2831))
        (PORT d[4] (3312:3312:3312) (2950:2950:2950))
        (PORT d[5] (4019:4019:4019) (3568:3568:3568))
        (PORT d[6] (4089:4089:4089) (3800:3800:3800))
        (PORT d[7] (4026:4026:4026) (3496:3496:3496))
        (PORT d[8] (3310:3310:3310) (3118:3118:3118))
        (PORT d[9] (2215:2215:2215) (2078:2078:2078))
        (PORT d[10] (3852:3852:3852) (3486:3486:3486))
        (PORT d[11] (3432:3432:3432) (3019:3019:3019))
        (PORT clk (2463:2463:2463) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3063:3063:3063))
        (PORT clk (2463:2463:2463) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2489:2489:2489))
        (PORT d[0] (4039:4039:4039) (3695:3695:3695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2496:2496:2496))
        (PORT d[1] (3793:3793:3793) (3350:3350:3350))
        (PORT d[2] (3040:3040:3040) (2612:2612:2612))
        (PORT d[3] (3059:3059:3059) (2570:2570:2570))
        (PORT d[4] (3252:3252:3252) (2964:2964:2964))
        (PORT d[5] (3000:3000:3000) (2601:2601:2601))
        (PORT d[6] (3013:3013:3013) (2622:2622:2622))
        (PORT d[7] (2879:2879:2879) (2511:2511:2511))
        (PORT d[8] (3708:3708:3708) (3394:3394:3394))
        (PORT d[9] (3052:3052:3052) (2719:2719:2719))
        (PORT d[10] (2866:2866:2866) (2643:2643:2643))
        (PORT d[11] (3105:3105:3105) (2713:2713:2713))
        (PORT clk (2434:2434:2434) (2415:2415:2415))
        (PORT ena (6052:6052:6052) (5480:5480:5480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2415:2415:2415))
        (PORT d[0] (6052:6052:6052) (5480:5480:5480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[128\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1948:1948:1948) (1675:1675:1675))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[128\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[128\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[128\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[128\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2083:2083:2083))
        (PORT asdata (1300:1300:1300) (1199:1199:1199))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[129\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2083:2083:2083))
        (PORT asdata (701:701:701) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2083:2083:2083))
        (PORT asdata (703:703:703) (765:765:765))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2083:2083:2083))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (876:876:876))
        (PORT d[1] (1664:1664:1664) (1456:1456:1456))
        (PORT clk (2461:2461:2461) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3389:3389:3389))
        (PORT d[1] (3282:3282:3282) (3099:3099:3099))
        (PORT d[2] (5361:5361:5361) (4761:4761:4761))
        (PORT d[3] (4181:4181:4181) (3775:3775:3775))
        (PORT d[4] (4585:4585:4585) (4014:4014:4014))
        (PORT d[5] (4991:4991:4991) (4326:4326:4326))
        (PORT d[6] (4466:4466:4466) (4185:4185:4185))
        (PORT d[7] (4138:4138:4138) (3690:3690:3690))
        (PORT d[8] (3698:3698:3698) (3408:3408:3408))
        (PORT d[9] (3186:3186:3186) (2869:2869:2869))
        (PORT d[10] (3970:3970:3970) (3592:3592:3592))
        (PORT d[11] (4714:4714:4714) (4061:4061:4061))
        (PORT clk (2458:2458:2458) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4356:4356:4356) (3845:3845:3845))
        (PORT clk (2458:2458:2458) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2484:2484:2484))
        (PORT d[0] (4978:4978:4978) (4477:4477:4477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4127:4127:4127) (3689:3689:3689))
        (PORT d[1] (4553:4553:4553) (4017:4017:4017))
        (PORT d[2] (2158:2158:2158) (2010:2010:2010))
        (PORT d[3] (4391:4391:4391) (3961:3961:3961))
        (PORT d[4] (4357:4357:4357) (3931:3931:3931))
        (PORT d[5] (3564:3564:3564) (3257:3257:3257))
        (PORT d[6] (4669:4669:4669) (3989:3989:3989))
        (PORT d[7] (3936:3936:3936) (3394:3394:3394))
        (PORT d[8] (3148:3148:3148) (2840:2840:2840))
        (PORT d[9] (3248:3248:3248) (2812:2812:2812))
        (PORT d[10] (3262:3262:3262) (3043:3043:3043))
        (PORT d[11] (3885:3885:3885) (3488:3488:3488))
        (PORT clk (2429:2429:2429) (2410:2410:2410))
        (PORT ena (4081:4081:4081) (3608:3608:3608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2410:2410:2410))
        (PORT d[0] (4081:4081:4081) (3608:3608:3608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[130\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (269:269:269) (282:282:282))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[130\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT asdata (702:702:702) (764:764:764))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[130\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[130\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1027:1027:1027))
        (PORT clk (2458:2458:2458) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3457:3457:3457))
        (PORT d[1] (3328:3328:3328) (3131:3131:3131))
        (PORT d[2] (5369:5369:5369) (4781:4781:4781))
        (PORT d[3] (4214:4214:4214) (3804:3804:3804))
        (PORT d[4] (4677:4677:4677) (4120:4120:4120))
        (PORT d[5] (4951:4951:4951) (4295:4295:4295))
        (PORT d[6] (4156:4156:4156) (3891:3891:3891))
        (PORT d[7] (4568:4568:4568) (4072:4072:4072))
        (PORT d[8] (3662:3662:3662) (3383:3383:3383))
        (PORT d[9] (3561:3561:3561) (3203:3203:3203))
        (PORT d[10] (3779:3779:3779) (3441:3441:3441))
        (PORT d[11] (5433:5433:5433) (4676:4676:4676))
        (PORT clk (2455:2455:2455) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4773:4773:4773) (4219:4219:4219))
        (PORT clk (2455:2455:2455) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2480:2480:2480))
        (PORT d[0] (5703:5703:5703) (5090:5090:5090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2481:2481:2481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (3955:3955:3955))
        (PORT d[1] (4956:4956:4956) (4374:4374:4374))
        (PORT d[2] (2145:2145:2145) (1973:1973:1973))
        (PORT d[3] (4764:4764:4764) (4300:4300:4300))
        (PORT d[4] (4364:4364:4364) (3937:3937:3937))
        (PORT d[5] (3564:3564:3564) (3256:3256:3256))
        (PORT d[6] (4660:4660:4660) (3986:3986:3986))
        (PORT d[7] (4557:4557:4557) (3907:3907:3907))
        (PORT d[8] (3180:3180:3180) (2868:2868:2868))
        (PORT d[9] (3853:3853:3853) (3291:3291:3291))
        (PORT d[10] (3305:3305:3305) (3077:3077:3077))
        (PORT d[11] (3886:3886:3886) (3489:3489:3489))
        (PORT clk (2425:2425:2425) (2406:2406:2406))
        (PORT ena (4125:4125:4125) (3634:3634:3634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2406:2406:2406))
        (PORT d[0] (4125:4125:4125) (3634:3634:3634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1054:1054:1054))
        (PORT datad (3181:3181:3181) (2676:2676:2676))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1050:1050:1050))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datad (3181:3181:3181) (2672:2672:2672))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1059:1059:1059))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datad (3181:3181:3181) (2672:2672:2672))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~127)
    (DELAY
      (ABSOLUTE
        (PORT datab (3225:3225:3225) (2721:2721:2721))
        (PORT datac (1666:1666:1666) (1341:1341:1341))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1420:1420:1420))
        (PORT datab (3225:3225:3225) (2716:2716:2716))
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[124\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1938:1938:1938) (1668:1668:1668))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[124\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[124\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT asdata (701:701:701) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[125\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1616:1616:1616) (1422:1422:1422))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[125\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[125\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (275:275:275) (331:331:331))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[125\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2107:2107:2107))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1253:1253:1253))
        (PORT d[1] (1507:1507:1507) (1288:1288:1288))
        (PORT clk (2465:2465:2465) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3662:3662:3662) (3358:3358:3358))
        (PORT d[1] (3724:3724:3724) (3454:3454:3454))
        (PORT d[2] (5394:5394:5394) (4788:4788:4788))
        (PORT d[3] (4175:4175:4175) (3769:3769:3769))
        (PORT d[4] (4265:4265:4265) (3750:3750:3750))
        (PORT d[5] (4974:4974:4974) (4311:4311:4311))
        (PORT d[6] (4101:4101:4101) (3819:3819:3819))
        (PORT d[7] (4178:4178:4178) (3722:3722:3722))
        (PORT d[8] (3649:3649:3649) (3345:3345:3345))
        (PORT d[9] (3185:3185:3185) (2868:2868:2868))
        (PORT d[10] (3156:3156:3156) (2932:2932:2932))
        (PORT d[11] (4444:4444:4444) (3874:3874:3874))
        (PORT clk (2462:2462:2462) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (4424:4424:4424))
        (PORT clk (2462:2462:2462) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2489:2489:2489))
        (PORT d[0] (5704:5704:5704) (5056:5056:5056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4129:4129:4129) (3693:3693:3693))
        (PORT d[1] (4521:4521:4521) (3989:3989:3989))
        (PORT d[2] (2554:2554:2554) (2314:2314:2314))
        (PORT d[3] (4404:4404:4404) (3957:3957:3957))
        (PORT d[4] (4350:4350:4350) (3899:3899:3899))
        (PORT d[5] (3931:3931:3931) (3567:3567:3567))
        (PORT d[6] (4619:4619:4619) (3944:3944:3944))
        (PORT d[7] (3946:3946:3946) (3399:3399:3399))
        (PORT d[8] (2877:2877:2877) (2617:2617:2617))
        (PORT d[9] (3579:3579:3579) (3095:3095:3095))
        (PORT d[10] (3297:3297:3297) (3067:3067:3067))
        (PORT d[11] (3875:3875:3875) (3476:3476:3476))
        (PORT clk (2433:2433:2433) (2415:2415:2415))
        (PORT ena (4458:4458:4458) (3935:3935:3935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2415:2415:2415))
        (PORT d[0] (4458:4458:4458) (3935:3935:3935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (383:383:383))
        (PORT datab (834:834:834) (703:703:703))
        (PORT datad (3181:3181:3181) (2674:2674:2674))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (3426:3426:3426) (2827:2827:2827))
        (PORT datad (786:786:786) (666:666:666))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (383:383:383))
        (PORT datab (3227:3227:3227) (2715:2715:2715))
        (PORT datad (1211:1211:1211) (1008:1008:1008))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1019:1019:1019))
        (PORT datab (322:322:322) (378:378:378))
        (PORT datad (3181:3181:3181) (2672:2672:2672))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[120\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2663:2663:2663) (2281:2281:2281))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[120\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[120\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[120\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[120\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT asdata (3067:3067:3067) (2681:2681:2681))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[121\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[121\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[121\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1233:1233:1233))
        (PORT d[1] (957:957:957) (909:909:909))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3729:3729:3729) (3403:3403:3403))
        (PORT d[1] (3306:3306:3306) (3138:3138:3138))
        (PORT d[2] (4998:4998:4998) (4435:4435:4435))
        (PORT d[3] (3481:3481:3481) (3148:3148:3148))
        (PORT d[4] (3947:3947:3947) (3455:3455:3455))
        (PORT d[5] (3906:3906:3906) (3364:3364:3364))
        (PORT d[6] (4068:4068:4068) (3755:3755:3755))
        (PORT d[7] (3746:3746:3746) (3308:3308:3308))
        (PORT d[8] (3006:3006:3006) (2787:2787:2787))
        (PORT d[9] (2494:2494:2494) (2291:2291:2291))
        (PORT d[10] (3103:3103:3103) (2849:2849:2849))
        (PORT d[11] (3978:3978:3978) (3454:3454:3454))
        (PORT clk (2471:2471:2471) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3963:3963:3963) (3489:3489:3489))
        (PORT clk (2471:2471:2471) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT d[0] (4585:4585:4585) (4121:4121:4121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3014:3014:3014))
        (PORT d[1] (4203:4203:4203) (3708:3708:3708))
        (PORT d[2] (3620:3620:3620) (3087:3087:3087))
        (PORT d[3] (3612:3612:3612) (3272:3272:3272))
        (PORT d[4] (3646:3646:3646) (3300:3300:3300))
        (PORT d[5] (3943:3943:3943) (3602:3602:3602))
        (PORT d[6] (3568:3568:3568) (3042:3042:3042))
        (PORT d[7] (3512:3512:3512) (3001:3001:3001))
        (PORT d[8] (2867:2867:2867) (2581:2581:2581))
        (PORT d[9] (3623:3623:3623) (3160:3160:3160))
        (PORT d[10] (2835:2835:2835) (2603:2603:2603))
        (PORT d[11] (3511:3511:3511) (3141:3141:3141))
        (PORT clk (2442:2442:2442) (2422:2422:2422))
        (PORT ena (4459:4459:4459) (3958:3958:3958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2422:2422:2422))
        (PORT d[0] (4459:4459:4459) (3958:3958:3958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (382:382:382))
        (PORT datab (3225:3225:3225) (2720:2720:2720))
        (PORT datad (1216:1216:1216) (1015:1015:1015))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (377:377:377))
        (PORT datac (1227:1227:1227) (1030:1030:1030))
        (PORT datad (3181:3181:3181) (2671:2671:2671))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (381:381:381))
        (PORT datab (3225:3225:3225) (2712:2712:2712))
        (PORT datad (2098:2098:2098) (1684:1684:1684))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4082:4082:4082) (3356:3356:3356))
        (PORT datac (1188:1188:1188) (986:986:986))
        (PORT datad (1777:1777:1777) (1485:1485:1485))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT asdata (3245:3245:3245) (2957:2957:2957))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[116\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[116\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[116\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[116\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[117\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2440:2440:2440) (2204:2204:2204))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[117\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[117\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT asdata (701:701:701) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[117\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1144:1144:1144))
        (PORT d[1] (980:980:980) (934:934:934))
        (PORT clk (2448:2448:2448) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3849:3849:3849) (3407:3407:3407))
        (PORT d[1] (4147:4147:4147) (3905:3905:3905))
        (PORT d[2] (5054:5054:5054) (4495:4495:4495))
        (PORT d[3] (4458:4458:4458) (3947:3947:3947))
        (PORT d[4] (4394:4394:4394) (3925:3925:3925))
        (PORT d[5] (5530:5530:5530) (4699:4699:4699))
        (PORT d[6] (4159:4159:4159) (3919:3919:3919))
        (PORT d[7] (4627:4627:4627) (4162:4162:4162))
        (PORT d[8] (3115:3115:3115) (2962:2962:2962))
        (PORT d[9] (4664:4664:4664) (4014:4014:4014))
        (PORT d[10] (4116:4116:4116) (3689:3689:3689))
        (PORT d[11] (5901:5901:5901) (4976:4976:4976))
        (PORT clk (2445:2445:2445) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5496:5496:5496) (4710:4710:4710))
        (PORT clk (2445:2445:2445) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2471:2471:2471))
        (PORT d[0] (6118:6118:6118) (5342:5342:5342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4544:4544:4544) (4030:4030:4030))
        (PORT d[1] (3751:3751:3751) (3311:3311:3311))
        (PORT d[2] (5161:5161:5161) (4311:4311:4311))
        (PORT d[3] (3989:3989:3989) (3654:3654:3654))
        (PORT d[4] (3711:3711:3711) (3431:3431:3431))
        (PORT d[5] (4369:4369:4369) (4017:4017:4017))
        (PORT d[6] (4373:4373:4373) (3813:3813:3813))
        (PORT d[7] (4369:4369:4369) (3819:3819:3819))
        (PORT d[8] (2451:2451:2451) (2230:2230:2230))
        (PORT d[9] (5056:5056:5056) (4482:4482:4482))
        (PORT d[10] (3720:3720:3720) (3430:3430:3430))
        (PORT d[11] (4229:4229:4229) (3789:3789:3789))
        (PORT clk (2416:2416:2416) (2397:2397:2397))
        (PORT ena (5898:5898:5898) (5074:5074:5074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2397:2397:2397))
        (PORT d[0] (5898:5898:5898) (5074:5074:5074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (381:381:381))
        (PORT datac (4018:4018:4018) (3308:3308:3308))
        (PORT datad (1155:1155:1155) (963:963:963))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (377:377:377))
        (PORT datac (4029:4029:4029) (3326:3326:3326))
        (PORT datad (1175:1175:1175) (976:976:976))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[114\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (934:934:934) (818:818:818))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[114\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT asdata (700:700:700) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[114\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[114\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2077:2077:2077))
        (PORT asdata (3231:3231:3231) (2933:2933:2933))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (1944:1944:1944))
        (PORT d[1] (966:966:966) (914:914:914))
        (PORT clk (2451:2451:2451) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3828:3828:3828) (3384:3384:3384))
        (PORT d[1] (4120:4120:4120) (3883:3883:3883))
        (PORT d[2] (4997:4997:4997) (4449:4449:4449))
        (PORT d[3] (4462:4462:4462) (3924:3924:3924))
        (PORT d[4] (4356:4356:4356) (3868:3868:3868))
        (PORT d[5] (5449:5449:5449) (4607:4607:4607))
        (PORT d[6] (4500:4500:4500) (4190:4190:4190))
        (PORT d[7] (4944:4944:4944) (4361:4361:4361))
        (PORT d[8] (3103:3103:3103) (2956:2956:2956))
        (PORT d[9] (4292:4292:4292) (3701:3701:3701))
        (PORT d[10] (4760:4760:4760) (4145:4145:4145))
        (PORT d[11] (5902:5902:5902) (4953:4953:4953))
        (PORT clk (2448:2448:2448) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5515:5515:5515) (4704:4704:4704))
        (PORT clk (2448:2448:2448) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2473:2473:2473))
        (PORT d[0] (6137:6137:6137) (5336:5336:5336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4497:4497:4497) (4002:4002:4002))
        (PORT d[1] (4227:4227:4227) (3721:3721:3721))
        (PORT d[2] (5160:5160:5160) (4287:4287:4287))
        (PORT d[3] (4347:4347:4347) (3937:3937:3937))
        (PORT d[4] (3347:3347:3347) (3121:3121:3121))
        (PORT d[5] (4374:4374:4374) (4021:4021:4021))
        (PORT d[6] (4808:4808:4808) (4182:4182:4182))
        (PORT d[7] (4320:4320:4320) (3757:3757:3757))
        (PORT d[8] (2851:2851:2851) (2577:2577:2577))
        (PORT d[9] (5048:5048:5048) (4451:4451:4451))
        (PORT d[10] (3362:3362:3362) (3137:3137:3137))
        (PORT d[11] (4548:4548:4548) (4056:4056:4056))
        (PORT clk (2418:2418:2418) (2399:2399:2399))
        (PORT ena (5909:5909:5909) (5083:5083:5083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2399:2399:2399))
        (PORT d[0] (5909:5909:5909) (5083:5083:5083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (382:382:382))
        (PORT datac (4034:4034:4034) (3327:3327:3327))
        (PORT datad (1216:1216:1216) (1012:1012:1012))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (374:374:374))
        (PORT datac (4035:4035:4035) (3328:3328:3328))
        (PORT datad (1230:1230:1230) (1028:1028:1028))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT asdata (3268:3268:3268) (2960:2960:2960))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[112\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[112\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[112\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[112\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2077:2077:2077))
        (PORT asdata (3233:3233:3233) (2935:2935:2935))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[113\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[113\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[113\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2077:2077:2077))
        (PORT asdata (702:702:702) (764:764:764))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1218:1218:1218))
        (PORT d[1] (960:960:960) (908:908:908))
        (PORT clk (2453:2453:2453) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3216:3216:3216) (2853:2853:2853))
        (PORT d[1] (4120:4120:4120) (3884:3884:3884))
        (PORT d[2] (4998:4998:4998) (4450:4450:4450))
        (PORT d[3] (3730:3730:3730) (3324:3324:3324))
        (PORT d[4] (4673:4673:4673) (4116:4116:4116))
        (PORT d[5] (5059:5059:5059) (4267:4267:4267))
        (PORT d[6] (4242:4242:4242) (3991:3991:3991))
        (PORT d[7] (4191:4191:4191) (3749:3749:3749))
        (PORT d[8] (3101:3101:3101) (2929:2929:2929))
        (PORT d[9] (4307:4307:4307) (3680:3680:3680))
        (PORT d[10] (3694:3694:3694) (3307:3307:3307))
        (PORT d[11] (5468:5468:5468) (4622:4622:4622))
        (PORT clk (2450:2450:2450) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4806:4806:4806) (4124:4124:4124))
        (PORT clk (2450:2450:2450) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2475:2475:2475))
        (PORT d[0] (5428:5428:5428) (4756:4756:4756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4537:4537:4537) (4049:4049:4049))
        (PORT d[1] (4187:4187:4187) (3710:3710:3710))
        (PORT d[2] (4417:4417:4417) (3670:3670:3670))
        (PORT d[3] (4428:4428:4428) (4012:4012:4012))
        (PORT d[4] (3388:3388:3388) (3154:3154:3154))
        (PORT d[5] (4375:4375:4375) (4022:4022:4022))
        (PORT d[6] (4430:4430:4430) (3870:3870:3870))
        (PORT d[7] (4233:4233:4233) (3647:3647:3647))
        (PORT d[8] (2842:2842:2842) (2539:2539:2539))
        (PORT d[9] (4668:4668:4668) (4120:4120:4120))
        (PORT d[10] (3287:3287:3287) (3087:3087:3087))
        (PORT d[11] (3937:3937:3937) (3497:3497:3497))
        (PORT clk (2421:2421:2421) (2401:2401:2401))
        (PORT ena (5266:5266:5266) (4581:4581:4581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2401:2401:2401))
        (PORT d[0] (5266:5266:5266) (4581:4581:4581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (384:384:384))
        (PORT datac (4029:4029:4029) (3316:3316:3316))
        (PORT datad (1182:1182:1182) (1017:1017:1017))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (4031:4031:4031) (3315:3315:3315))
        (PORT datad (1219:1219:1219) (1051:1051:1051))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (377:377:377))
        (PORT datac (4038:4038:4038) (3327:3327:3327))
        (PORT datad (1219:1219:1219) (1017:1017:1017))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1056:1056:1056))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (4033:4033:4033) (3325:3325:3325))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2438:2438:2438) (2202:2202:2202))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2083:2083:2083))
        (PORT asdata (1300:1300:1300) (1195:1195:1195))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[109\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[109\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[109\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[109\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2083:2083:2083))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (847:847:847))
        (PORT d[1] (2349:2349:2349) (1909:1909:1909))
        (PORT clk (2432:2432:2432) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3940:3940:3940) (3548:3548:3548))
        (PORT d[1] (4127:4127:4127) (3885:3885:3885))
        (PORT d[2] (5707:5707:5707) (5016:5016:5016))
        (PORT d[3] (4765:4765:4765) (4256:4256:4256))
        (PORT d[4] (4822:4822:4822) (4308:4308:4308))
        (PORT d[5] (5924:5924:5924) (5065:5065:5065))
        (PORT d[6] (3784:3784:3784) (3594:3594:3594))
        (PORT d[7] (5271:5271:5271) (4680:4680:4680))
        (PORT d[8] (4159:4159:4159) (3895:3895:3895))
        (PORT d[9] (4235:4235:4235) (3635:3635:3635))
        (PORT d[10] (4483:4483:4483) (4024:4024:4024))
        (PORT d[11] (6302:6302:6302) (5338:5338:5338))
        (PORT clk (2429:2429:2429) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6273:6273:6273) (5393:5393:5393))
        (PORT clk (2429:2429:2429) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2455:2455:2455))
        (PORT d[0] (6906:6906:6906) (6024:6024:6024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2456:2456:2456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (3557:3557:3557))
        (PORT d[1] (4983:4983:4983) (4400:4400:4400))
        (PORT d[2] (5614:5614:5614) (4718:4718:4718))
        (PORT d[3] (3994:3994:3994) (3601:3601:3601))
        (PORT d[4] (4073:4073:4073) (3756:3756:3756))
        (PORT d[5] (3988:3988:3988) (3662:3662:3662))
        (PORT d[6] (5281:5281:5281) (4630:4630:4630))
        (PORT d[7] (4752:4752:4752) (4175:4175:4175))
        (PORT d[8] (2897:2897:2897) (2597:2597:2597))
        (PORT d[9] (5476:5476:5476) (4867:4867:4867))
        (PORT d[10] (4126:4126:4126) (3789:3789:3789))
        (PORT d[11] (4619:4619:4619) (4152:4152:4152))
        (PORT clk (2400:2400:2400) (2381:2381:2381))
        (PORT ena (6409:6409:6409) (5577:5577:5577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2381:2381:2381))
        (PORT d[0] (6409:6409:6409) (5577:5577:5577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4100:4100:4100) (3376:3376:3376))
        (PORT datab (320:320:320) (374:374:374))
        (PORT datac (1140:1140:1140) (985:985:985))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (377:377:377))
        (PORT datac (4017:4017:4017) (3308:3308:3308))
        (PORT datad (1151:1151:1151) (1002:1002:1002))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT asdata (2811:2811:2811) (2569:2569:2569))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (934:934:934) (816:816:816))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (906:906:906))
        (PORT d[1] (2423:2423:2423) (1965:1965:1965))
        (PORT clk (2444:2444:2444) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (3190:3190:3190))
        (PORT d[1] (4108:4108:4108) (3844:3844:3844))
        (PORT d[2] (5338:5338:5338) (4712:4712:4712))
        (PORT d[3] (4450:4450:4450) (3937:3937:3937))
        (PORT d[4] (4409:4409:4409) (3936:3936:3936))
        (PORT d[5] (5466:5466:5466) (4653:4653:4653))
        (PORT d[6] (4906:4906:4906) (4537:4537:4537))
        (PORT d[7] (4956:4956:4956) (4398:4398:4398))
        (PORT d[8] (3080:3080:3080) (2958:2958:2958))
        (PORT d[9] (4324:4324:4324) (3700:3700:3700))
        (PORT d[10] (4082:4082:4082) (3667:3667:3667))
        (PORT d[11] (6287:6287:6287) (5296:5296:5296))
        (PORT clk (2441:2441:2441) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5868:5868:5868) (5006:5006:5006))
        (PORT clk (2441:2441:2441) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2468:2468:2468))
        (PORT d[0] (6490:6490:6490) (5638:5638:5638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4518:4518:4518) (4034:4034:4034))
        (PORT d[1] (4558:4558:4558) (4029:4029:4029))
        (PORT d[2] (5203:5203:5203) (4345:4345:4345))
        (PORT d[3] (4394:4394:4394) (3999:3999:3999))
        (PORT d[4] (3977:3977:3977) (3624:3624:3624))
        (PORT d[5] (4405:4405:4405) (4020:4020:4020))
        (PORT d[6] (4865:4865:4865) (4257:4257:4257))
        (PORT d[7] (4654:4654:4654) (4076:4076:4076))
        (PORT d[8] (3587:3587:3587) (3189:3189:3189))
        (PORT d[9] (5064:5064:5064) (4495:4495:4495))
        (PORT d[10] (3781:3781:3781) (3506:3506:3506))
        (PORT d[11] (4326:4326:4326) (3837:3837:3837))
        (PORT clk (2412:2412:2412) (2393:2393:2393))
        (PORT ena (5976:5976:5976) (5149:5149:5149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2393:2393:2393))
        (PORT d[0] (5976:5976:5976) (5149:5149:5149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (381:381:381))
        (PORT datac (4016:4016:4016) (3314:3314:3314))
        (PORT datad (792:792:792) (669:669:669))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (4015:4015:4015) (3317:3317:3317))
        (PORT datad (824:824:824) (691:691:691))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (384:384:384))
        (PORT datab (1221:1221:1221) (1042:1042:1042))
        (PORT datac (4031:4031:4031) (3326:3326:3326))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT datab (1286:1286:1286) (1089:1089:1089))
        (PORT datac (4037:4037:4037) (3327:3327:3327))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1355:1355:1355))
        (PORT datac (4033:4033:4033) (3322:3322:3322))
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2100:2100:2100))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2044:2044:2044))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2545:2545:2545) (2097:2097:2097))
        (PORT datab (2228:2228:2228) (1791:1791:1791))
        (PORT datac (2469:2469:2469) (2064:2064:2064))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT datab (1323:1323:1323) (1040:1040:1040))
        (PORT datac (2483:2483:2483) (2048:2048:2048))
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (1401:1401:1401) (1115:1115:1115))
        (PORT datac (2484:2484:2484) (2046:2046:2046))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1059:1059:1059))
        (PORT datac (2498:2498:2498) (2049:2049:2049))
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (1172:1172:1172) (986:986:986))
        (PORT datac (2476:2476:2476) (2047:2047:2047))
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT asdata (2733:2733:2733) (2486:2486:2486))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2434:2434:2434) (2202:2202:2202))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (972:972:972) (898:898:898))
        (PORT d[1] (1368:1368:1368) (1238:1238:1238))
        (PORT clk (2415:2415:2415) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4308:4308:4308) (3886:3886:3886))
        (PORT d[1] (4490:4490:4490) (4201:4201:4201))
        (PORT d[2] (5043:5043:5043) (4481:4481:4481))
        (PORT d[3] (5494:5494:5494) (4885:4885:4885))
        (PORT d[4] (5220:5220:5220) (4663:4663:4663))
        (PORT d[5] (6222:6222:6222) (5324:5324:5324))
        (PORT d[6] (4104:4104:4104) (3804:3804:3804))
        (PORT d[7] (5399:5399:5399) (4873:4873:4873))
        (PORT d[8] (3910:3910:3910) (3690:3690:3690))
        (PORT d[9] (4721:4721:4721) (4085:4085:4085))
        (PORT d[10] (5251:5251:5251) (4681:4681:4681))
        (PORT d[11] (6726:6726:6726) (5724:5724:5724))
        (PORT clk (2412:2412:2412) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6701:6701:6701) (5775:5775:5775))
        (PORT clk (2412:2412:2412) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2439:2439:2439))
        (PORT d[0] (7323:7323:7323) (6407:6407:6407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2440:2440:2440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4205:4205:4205) (3759:3759:3759))
        (PORT d[1] (4999:4999:4999) (4444:4444:4444))
        (PORT d[2] (5936:5936:5936) (4996:4996:4996))
        (PORT d[3] (4465:4465:4465) (4011:4011:4011))
        (PORT d[4] (3752:3752:3752) (3484:3484:3484))
        (PORT d[5] (4443:4443:4443) (4072:4072:4072))
        (PORT d[6] (5652:5652:5652) (4961:4961:4961))
        (PORT d[7] (5064:5064:5064) (4435:4435:4435))
        (PORT d[8] (2462:2462:2462) (2167:2167:2167))
        (PORT d[9] (5879:5879:5879) (5208:5208:5208))
        (PORT d[10] (4614:4614:4614) (4250:4250:4250))
        (PORT d[11] (5019:5019:5019) (4510:4510:4510))
        (PORT clk (2383:2383:2383) (2365:2365:2365))
        (PORT ena (6780:6780:6780) (5918:5918:5918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2365:2365:2365))
        (PORT d[0] (6780:6780:6780) (5918:5918:5918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datab (1969:1969:1969) (1698:1698:1698))
        (PORT datac (2496:2496:2496) (2051:2051:2051))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (377:377:377))
        (PORT datac (2479:2479:2479) (2046:2046:2046))
        (PORT datad (1845:1845:1845) (1481:1481:1481))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (384:384:384))
        (PORT datab (1324:1324:1324) (1111:1111:1111))
        (PORT datac (2493:2493:2493) (2050:2050:2050))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1053:1053:1053))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (2481:2481:2481) (2047:2047:2047))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (384:384:384))
        (PORT datab (1195:1195:1195) (1040:1040:1040))
        (PORT datac (2490:2490:2490) (2049:2049:2049))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1056:1056:1056))
        (PORT datac (2497:2497:2497) (2048:2048:2048))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2079:2079:2079))
        (PORT asdata (1217:1217:1217) (1133:1133:1133))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2079:2079:2079))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (870:870:870) (798:798:798))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT asdata (701:701:701) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2067:2067:2067))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1455:1455:1455))
        (PORT d[1] (1219:1219:1219) (1069:1069:1069))
        (PORT clk (2436:2436:2436) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (3842:3842:3842))
        (PORT d[1] (3713:3713:3713) (3486:3486:3486))
        (PORT d[2] (5737:5737:5737) (5107:5107:5107))
        (PORT d[3] (4661:4661:4661) (4221:4221:4221))
        (PORT d[4] (5093:5093:5093) (4501:4501:4501))
        (PORT d[5] (5351:5351:5351) (4644:4644:4644))
        (PORT d[6] (4536:4536:4536) (4246:4246:4246))
        (PORT d[7] (4990:4990:4990) (4460:4460:4460))
        (PORT d[8] (4084:4084:4084) (3769:3769:3769))
        (PORT d[9] (3465:3465:3465) (2901:2901:2901))
        (PORT d[10] (4374:4374:4374) (4003:4003:4003))
        (PORT d[11] (5237:5237:5237) (4578:4578:4578))
        (PORT clk (2433:2433:2433) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5221:5221:5221) (4633:4633:4633))
        (PORT clk (2433:2433:2433) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2460:2460:2460))
        (PORT d[0] (5843:5843:5843) (5265:5265:5265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4126:4126:4126) (3687:3687:3687))
        (PORT d[1] (3221:3221:3221) (2755:2755:2755))
        (PORT d[2] (1781:1781:1781) (1646:1646:1646))
        (PORT d[3] (3921:3921:3921) (3528:3528:3528))
        (PORT d[4] (4507:4507:4507) (4078:4078:4078))
        (PORT d[5] (4315:4315:4315) (3916:3916:3916))
        (PORT d[6] (5026:5026:5026) (4318:4318:4318))
        (PORT d[7] (4725:4725:4725) (4359:4359:4359))
        (PORT d[8] (2430:2430:2430) (2153:2153:2153))
        (PORT d[9] (4364:4364:4364) (3756:3756:3756))
        (PORT d[10] (3647:3647:3647) (3380:3380:3380))
        (PORT d[11] (4249:4249:4249) (3821:3821:3821))
        (PORT clk (2404:2404:2404) (2386:2386:2386))
        (PORT ena (3729:3729:3729) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2386:2386:2386))
        (PORT d[0] (3729:3729:3729) (3286:3286:3286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (2485:2485:2485) (2051:2051:2051))
        (PORT datad (791:791:791) (660:660:660))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (375:375:375))
        (PORT datac (2489:2489:2489) (2050:2050:2050))
        (PORT datad (823:823:823) (688:688:688))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2528:2528:2528) (2094:2094:2094))
        (PORT datab (1238:1238:1238) (1033:1033:1033))
        (PORT datac (278:278:278) (341:341:341))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (1224:1224:1224) (1041:1041:1041))
        (PORT datac (2492:2492:2492) (2051:2051:2051))
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1383:1383:1383))
        (PORT datac (2480:2480:2480) (2045:2045:2045))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2092:2092:2092))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2101:2101:2101) (2035:2035:2035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2187:2187:2187) (1722:1722:1722))
        (PORT datac (1556:1556:1556) (1391:1391:1391))
        (PORT datad (977:977:977) (859:859:859))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (939:939:939) (777:777:777))
        (PORT datac (276:276:276) (340:340:340))
        (PORT datad (982:982:982) (855:855:855))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (891:891:891))
        (PORT datab (936:936:936) (771:771:771))
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (891:891:891))
        (PORT datac (469:469:469) (391:391:391))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (906:906:906))
        (PORT datab (502:502:502) (427:427:427))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (532:532:532) (520:520:520))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT asdata (701:701:701) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (891:891:891) (793:793:793))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2073:2073:2073))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2073:2073:2073))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2073:2073:2073))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2073:2073:2073))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2073:2073:2073))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (1770:1770:1770))
        (PORT d[1] (2447:2447:2447) (2011:2011:2011))
        (PORT clk (2411:2411:2411) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3236:3236:3236) (2899:2899:2899))
        (PORT d[1] (4387:4387:4387) (4062:4062:4062))
        (PORT d[2] (4636:4636:4636) (4111:4111:4111))
        (PORT d[3] (3161:3161:3161) (2848:2848:2848))
        (PORT d[4] (1590:1590:1590) (1463:1463:1463))
        (PORT d[5] (2302:2302:2302) (2019:2019:2019))
        (PORT d[6] (2810:2810:2810) (2565:2565:2565))
        (PORT d[7] (2324:2324:2324) (2140:2140:2140))
        (PORT d[8] (2406:2406:2406) (2198:2198:2198))
        (PORT d[9] (2032:2032:2032) (1878:1878:1878))
        (PORT d[10] (1666:1666:1666) (1487:1487:1487))
        (PORT d[11] (2392:2392:2392) (2102:2102:2102))
        (PORT clk (2408:2408:2408) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2307:2307:2307))
        (PORT clk (2408:2408:2408) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2434:2434:2434))
        (PORT d[0] (3223:3223:3223) (2939:2939:2939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2301:2301:2301))
        (PORT d[1] (4177:4177:4177) (3689:3689:3689))
        (PORT d[2] (3225:3225:3225) (2851:2851:2851))
        (PORT d[3] (3574:3574:3574) (3226:3226:3226))
        (PORT d[4] (1595:1595:1595) (1407:1407:1407))
        (PORT d[5] (1988:1988:1988) (1751:1751:1751))
        (PORT d[6] (1625:1625:1625) (1448:1448:1448))
        (PORT d[7] (2786:2786:2786) (2522:2522:2522))
        (PORT d[8] (2799:2799:2799) (2476:2476:2476))
        (PORT d[9] (2457:2457:2457) (2175:2175:2175))
        (PORT d[10] (2377:2377:2377) (2139:2139:2139))
        (PORT d[11] (1579:1579:1579) (1390:1390:1390))
        (PORT clk (2379:2379:2379) (2360:2360:2360))
        (PORT ena (2529:2529:2529) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2360:2360:2360))
        (PORT d[0] (2529:2529:2529) (2328:2328:2328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (374:374:374))
        (PORT datac (818:818:818) (674:674:674))
        (PORT datad (960:960:960) (841:841:841))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (377:377:377))
        (PORT datac (1117:1117:1117) (902:902:902))
        (PORT datad (980:980:980) (855:855:855))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (767:767:767))
        (PORT datac (278:278:278) (342:342:342))
        (PORT datad (963:963:963) (847:847:847))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (917:917:917) (759:759:759))
        (PORT datac (277:277:277) (340:340:340))
        (PORT datad (961:961:961) (844:844:844))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (900:900:900))
        (PORT datac (1117:1117:1117) (932:932:932))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (902:902:902))
        (PORT datab (1178:1178:1178) (982:982:982))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (908:908:908))
        (PORT datac (813:813:813) (715:715:715))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (911:911:911))
        (PORT datac (1183:1183:1183) (986:986:986))
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (910:910:910))
        (PORT datac (277:277:277) (340:340:340))
        (PORT datad (1173:1173:1173) (1039:1039:1039))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (909:909:909))
        (PORT datac (1233:1233:1233) (1080:1080:1080))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (912:912:912))
        (PORT datac (813:813:813) (670:670:670))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2061:2061:2061))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2071:2071:2071) (2005:2005:2005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (846:846:846) (718:718:718))
        (PORT datac (1451:1451:1451) (1237:1237:1237))
        (PORT datad (840:840:840) (792:792:792))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2039:2039:2039))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2051:2051:2051) (1983:1983:1983))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (1495:1495:1495) (1269:1269:1269))
        (PORT datac (468:468:468) (391:391:391))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2039:2039:2039))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2051:2051:2051) (1983:1983:1983))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (428:428:428))
        (PORT datac (1451:1451:1451) (1235:1235:1235))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2039:2039:2039))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2051:2051:2051) (1983:1983:1983))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (1902:1902:1902) (1535:1535:1535))
        (PORT datac (2265:2265:2265) (1894:1894:1894))
        (PORT datad (1687:1687:1687) (1392:1392:1392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1492:1492:1492))
        (PORT datab (2314:2314:2314) (1937:1937:1937))
        (PORT datac (275:275:275) (339:339:339))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1452:1452:1452) (1122:1122:1122))
        (PORT datac (2247:2247:2247) (1881:1881:1881))
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1105:1105:1105))
        (PORT datac (2241:2241:2241) (1874:1874:1874))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (2302:2302:2302) (1929:1929:1929))
        (PORT datac (1941:1941:1941) (1706:1706:1706))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1831:1831:1831) (1425:1425:1425))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (2257:2257:2257) (1891:1891:1891))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (1293:1293:1293) (1084:1084:1084))
        (PORT datac (2256:2256:2256) (1889:1889:1889))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (1248:1248:1248) (1062:1062:1062))
        (PORT datac (2254:2254:2254) (1888:1888:1888))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (2045:2045:2045) (1607:1607:1607))
        (PORT datac (2259:2259:2259) (1892:1892:1892))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2068:2068:2068) (1645:1645:1645))
        (PORT datab (2294:2294:2294) (1920:1920:1920))
        (PORT datac (277:277:277) (340:340:340))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1084:1084:1084))
        (PORT datab (322:322:322) (377:377:377))
        (PORT datac (2262:2262:2262) (1893:1893:1893))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (381:381:381))
        (PORT datab (1278:1278:1278) (1078:1078:1078))
        (PORT datac (2260:2260:2260) (1892:1892:1892))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (828:828:828) (694:694:694))
        (PORT datac (2245:2245:2245) (1879:1879:1879))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (942:942:942) (780:780:780))
        (PORT datac (2249:2249:2249) (1883:1883:1883))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1058:1058:1058))
        (PORT datac (2241:2241:2241) (1875:1875:1875))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1117:1117:1117))
        (PORT datac (2246:2246:2246) (1881:1881:1881))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1318:1318:1318))
        (PORT datac (2262:2262:2262) (1920:1920:1920))
        (PORT datad (1359:1359:1359) (1075:1075:1075))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1450:1450:1450) (1165:1165:1165))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (2255:2255:2255) (1918:1918:1918))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2329:2329:2329) (1968:1968:1968))
        (PORT datac (1472:1472:1472) (1264:1264:1264))
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datac (2258:2258:2258) (1920:1920:1920))
        (PORT datad (1526:1526:1526) (1288:1288:1288))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2311:2311:2311) (1961:1961:1961))
        (PORT datac (1525:1525:1525) (1303:1303:1303))
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (384:384:384))
        (PORT datac (2264:2264:2264) (1919:1919:1919))
        (PORT datad (1550:1550:1550) (1289:1289:1289))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1162:1162:1162))
        (PORT datac (2272:2272:2272) (1917:1917:1917))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1452:1452:1452) (1142:1142:1142))
        (PORT datac (2273:2273:2273) (1918:1918:1918))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (902:902:902))
        (PORT datac (2254:2254:2254) (1921:1921:1921))
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datab (1081:1081:1081) (874:874:874))
        (PORT datac (2270:2270:2270) (1918:1918:1918))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3837:3837:3837) (3972:3972:3972))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1883:1883:1883) (1818:1818:1818))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT asdata (703:703:703) (764:764:764))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (904:904:904) (829:829:829))
        (PORT d[1] (934:934:934) (858:858:858))
        (PORT clk (2436:2436:2436) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4852:4852:4852) (4464:4464:4464))
        (PORT d[1] (3788:3788:3788) (3560:3560:3560))
        (PORT d[2] (5400:5400:5400) (4789:4789:4789))
        (PORT d[3] (5430:5430:5430) (4931:4931:4931))
        (PORT d[4] (5481:5481:5481) (4864:4864:4864))
        (PORT d[5] (5765:5765:5765) (5025:5025:5025))
        (PORT d[6] (5229:5229:5229) (4887:4887:4887))
        (PORT d[7] (5611:5611:5611) (5027:5027:5027))
        (PORT d[8] (4845:4845:4845) (4471:4471:4471))
        (PORT d[9] (3839:3839:3839) (3225:3225:3225))
        (PORT d[10] (4301:4301:4301) (3975:3975:3975))
        (PORT d[11] (5829:5829:5829) (5097:5097:5097))
        (PORT clk (2433:2433:2433) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5543:5543:5543) (4933:4933:4933))
        (PORT clk (2433:2433:2433) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2460:2460:2460))
        (PORT d[0] (6611:6611:6611) (5962:5962:5962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3540:3540:3540) (3036:3036:3036))
        (PORT d[1] (3200:3200:3200) (2708:2708:2708))
        (PORT d[2] (2158:2158:2158) (1984:1984:1984))
        (PORT d[3] (3529:3529:3529) (3137:3137:3137))
        (PORT d[4] (3719:3719:3719) (3430:3430:3430))
        (PORT d[5] (3939:3939:3939) (3570:3570:3570))
        (PORT d[6] (5841:5841:5841) (5063:5063:5063))
        (PORT d[7] (4311:4311:4311) (3988:3988:3988))
        (PORT d[8] (2813:2813:2813) (2525:2525:2525))
        (PORT d[9] (3936:3936:3936) (3347:3347:3347))
        (PORT d[10] (3368:3368:3368) (3094:3094:3094))
        (PORT d[11] (4288:4288:4288) (3835:3835:3835))
        (PORT clk (2404:2404:2404) (2386:2386:2386))
        (PORT ena (4441:4441:4441) (3896:3896:3896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2386:2386:2386))
        (PORT d[0] (4441:4441:4441) (3896:3896:3896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (377:377:377))
        (PORT datac (2251:2251:2251) (1912:1912:1912))
        (PORT datad (1543:1543:1543) (1261:1261:1261))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (381:381:381))
        (PORT datac (2252:2252:2252) (1918:1918:1918))
        (PORT datad (1569:1569:1569) (1289:1289:1289))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2003:2003:2003) (1734:1734:1734))
        (PORT datac (2268:2268:2268) (1920:1920:1920))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (385:385:385))
        (PORT datab (2610:2610:2610) (2151:2151:2151))
        (PORT datac (2249:2249:2249) (1913:1913:1913))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2320:2320:2320) (1964:1964:1964))
        (PORT datac (1452:1452:1452) (1192:1192:1192))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1501:1501:1501) (1217:1217:1217))
        (PORT datac (2267:2267:2267) (1923:1923:1923))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2081:2081:2081) (2014:2014:2014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT asdata (5058:5058:5058) (5151:5151:5151))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2097:2097:2097))
        (PORT asdata (5139:5139:5139) (5153:5153:5153))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2097:2097:2097))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2329:2329:2329))
        (PORT d[1] (977:977:977) (900:900:900))
        (PORT clk (2464:2464:2464) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3104:3104:3104))
        (PORT d[1] (3316:3316:3316) (3146:3146:3146))
        (PORT d[2] (3374:3374:3374) (2882:2882:2882))
        (PORT d[3] (3021:3021:3021) (2684:2684:2684))
        (PORT d[4] (3593:3593:3593) (3131:3131:3131))
        (PORT d[5] (4060:4060:4060) (3601:3601:3601))
        (PORT d[6] (3753:3753:3753) (3523:3523:3523))
        (PORT d[7] (3424:3424:3424) (2993:2993:2993))
        (PORT d[8] (3326:3326:3326) (3053:3053:3053))
        (PORT d[9] (2191:2191:2191) (2082:2082:2082))
        (PORT d[10] (3826:3826:3826) (3468:3468:3468))
        (PORT d[11] (3005:3005:3005) (2678:2678:2678))
        (PORT clk (2461:2461:2461) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3069:3069:3069))
        (PORT clk (2461:2461:2461) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2487:2487:2487))
        (PORT d[0] (4044:4044:4044) (3701:3701:3701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (1937:1937:1937))
        (PORT d[1] (3787:3787:3787) (3344:3344:3344))
        (PORT d[2] (2299:2299:2299) (2019:2019:2019))
        (PORT d[3] (2308:2308:2308) (1974:1974:1974))
        (PORT d[4] (3584:3584:3584) (3259:3259:3259))
        (PORT d[5] (2688:2688:2688) (2343:2343:2343))
        (PORT d[6] (2664:2664:2664) (2345:2345:2345))
        (PORT d[7] (2276:2276:2276) (2035:2035:2035))
        (PORT d[8] (3715:3715:3715) (3423:3423:3423))
        (PORT d[9] (2660:2660:2660) (2376:2376:2376))
        (PORT d[10] (2905:2905:2905) (2701:2701:2701))
        (PORT d[11] (3083:3083:3083) (2715:2715:2715))
        (PORT clk (2432:2432:2432) (2413:2413:2413))
        (PORT ena (5693:5693:5693) (5215:5215:5215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2413:2413:2413))
        (PORT d[0] (5693:5693:5693) (5215:5215:5215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2604:2604:2604) (2331:2331:2331))
        (PORT datab (1589:1589:1589) (1294:1294:1294))
        (PORT datac (1867:1867:1867) (1602:1602:1602))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1932:1932:1932) (1658:1658:1658))
        (PORT datac (277:277:277) (340:340:340))
        (PORT datad (1548:1548:1548) (1281:1281:1281))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1915:1915:1915) (1646:1646:1646))
        (PORT datab (1856:1856:1856) (1539:1539:1539))
        (PORT datac (279:279:279) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datab (2819:2819:2819) (2188:2188:2188))
        (PORT datac (1864:1864:1864) (1608:1608:1608))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (1500:1500:1500) (1222:1222:1222))
        (PORT datac (1874:1874:1874) (1607:1607:1607))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1650:1650:1650))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (1205:1205:1205) (997:997:997))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (937:937:937))
        (PORT datac (1877:1877:1877) (1609:1609:1609))
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (968:968:968))
        (PORT datac (1866:1866:1866) (1600:1600:1600))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1040:1040:1040))
        (PORT datac (1880:1880:1880) (1609:1609:1609))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1255:1255:1255) (1062:1062:1062))
        (PORT datac (1863:1863:1863) (1599:1599:1599))
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1339:1339:1339))
        (PORT datac (1883:1883:1883) (1607:1607:1607))
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1736:1736:1736) (1353:1353:1353))
        (PORT datac (1884:1884:1884) (1608:1608:1608))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1912:1912:1912) (1647:1647:1647))
        (PORT datac (1305:1305:1305) (1011:1011:1011))
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (384:384:384))
        (PORT datab (1425:1425:1425) (1088:1088:1088))
        (PORT datac (1876:1876:1876) (1608:1608:1608))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3200:3200:3200) (2487:2487:2487))
        (PORT datac (1865:1865:1865) (1600:1600:1600))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3216:3216:3216) (2496:2496:2496))
        (PORT datac (1879:1879:1879) (1608:1608:1608))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1122:1122:1122))
        (PORT datab (2354:2354:2354) (2013:2013:2013))
        (PORT datad (1450:1450:1450) (1189:1189:1189))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1058:1058:1058))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datad (2305:2305:2305) (1957:1957:1957))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (758:758:758))
        (PORT datab (2352:2352:2352) (2001:2001:2001))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (2354:2354:2354) (2009:2009:2009))
        (PORT datac (834:834:834) (728:728:728))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (2338:2338:2338) (1994:1994:1994))
        (PORT datac (813:813:813) (686:686:686))
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (767:767:767))
        (PORT datac (275:275:275) (339:339:339))
        (PORT datad (2292:2292:2292) (1947:1947:1947))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (945:945:945))
        (PORT datab (2362:2362:2362) (2018:2018:2018))
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (2359:2359:2359) (2019:2019:2019))
        (PORT datac (821:821:821) (678:678:678))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (902:902:902) (772:772:772))
        (PORT datac (278:278:278) (341:341:341))
        (PORT datad (2289:2289:2289) (1959:1959:1959))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datab (890:890:890) (775:775:775))
        (PORT datad (2316:2316:2316) (1974:1974:1974))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1902:1902:1902) (1529:1529:1529))
        (PORT datac (277:277:277) (341:341:341))
        (PORT datad (2305:2305:2305) (1969:1969:1969))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (383:383:383))
        (PORT datab (1828:1828:1828) (1489:1489:1489))
        (PORT datad (2317:2317:2317) (1972:1972:1972))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2165:2165:2165) (1825:1825:1825))
        (PORT datab (2360:2360:2360) (2019:2019:2019))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (383:383:383))
        (PORT datab (2205:2205:2205) (1862:1862:1862))
        (PORT datad (2307:2307:2307) (1969:1969:1969))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (2336:2336:2336) (1993:1993:1993))
        (PORT datac (471:471:471) (395:395:395))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (382:382:382))
        (PORT datab (868:868:868) (681:681:681))
        (PORT datad (2290:2290:2290) (1956:1956:1956))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2124:2124:2124))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2120:2120:2120) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1642:1642:1642) (1411:1411:1411))
        (PORT datac (1383:1383:1383) (1128:1128:1128))
        (PORT datad (3181:3181:3181) (2675:2675:2675))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (383:383:383))
        (PORT datab (1593:1593:1593) (1361:1361:1361))
        (PORT datad (3181:3181:3181) (2675:2675:2675))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (383:383:383))
        (PORT datab (2046:2046:2046) (1752:1752:1752))
        (PORT datad (3181:3181:3181) (2672:2672:2672))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1698:1698:1698))
        (PORT datab (3225:3225:3225) (2719:2719:2719))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (1848:1848:1848) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (2067:2067:2067) (1885:1885:1885))
        (PORT datac (1129:1129:1129) (948:948:948))
        (PORT datad (883:883:883) (793:793:793))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2060:2060:2060) (1993:1993:1993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (887:887:887) (815:815:815))
        (PORT datac (1129:1129:1129) (948:948:948))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2060:2060:2060) (1993:1993:1993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (954:954:954) (841:841:841))
        (PORT datac (1125:1125:1125) (944:944:944))
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2060:2060:2060) (1993:1993:1993))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (809:809:809))
        (PORT datab (1283:1283:1283) (1107:1107:1107))
        (PORT datad (864:864:864) (802:802:802))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (847:847:847))
        (PORT datac (277:277:277) (341:341:341))
        (PORT datad (1240:1240:1240) (1058:1058:1058))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1280:1280:1280) (1096:1096:1096))
        (PORT datac (864:864:864) (774:774:774))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (1848:1848:1848) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (386:386:386))
        (PORT datac (930:930:930) (822:822:822))
        (PORT datad (1258:1258:1258) (1059:1059:1059))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1277:1277:1277) (1097:1097:1097))
        (PORT datac (863:863:863) (777:777:777))
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2074:2074:2074) (2007:2007:2007))
        (PORT ena (1848:1848:1848) (1631:1631:1631))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (381:381:381))
        (PORT datab (1312:1312:1312) (1177:1177:1177))
        (PORT datad (1234:1234:1234) (1052:1052:1052))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1286:1286:1286) (1102:1102:1102))
        (PORT datac (844:844:844) (774:774:774))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1282:1282:1282) (1104:1104:1104))
        (PORT datac (1077:1077:1077) (930:930:930))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1291:1291:1291) (1107:1107:1107))
        (PORT datac (1119:1119:1119) (971:971:971))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (789:789:789) (653:653:653))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (PORT ena (1561:1561:1561) (1390:1390:1390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1295:1295:1295) (1106:1106:1106))
        (PORT datac (278:278:278) (341:341:341))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1100:1100:1100) (896:896:896))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (PORT ena (1561:1561:1561) (1390:1390:1390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (382:382:382))
        (PORT datab (1298:1298:1298) (1108:1108:1108))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1078:1078:1078))
        (PORT datab (1299:1299:1299) (1106:1106:1106))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1055:1055:1055) (864:864:864))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (PORT ena (1561:1561:1561) (1390:1390:1390))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1296:1296:1296) (1110:1110:1110))
        (PORT datac (277:277:277) (340:340:340))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2080:2080:2080) (2015:2015:2015))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1016:1016:1016))
        (PORT datab (322:322:322) (377:377:377))
        (PORT datad (1148:1148:1148) (986:986:986))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1020:1020:1020))
        (PORT datac (279:279:279) (342:342:342))
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (747:747:747) (603:603:603))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (PORT ena (1788:1788:1788) (1520:1520:1520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1018:1018:1018))
        (PORT datac (275:275:275) (339:339:339))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT asdata (1144:1144:1144) (1005:1005:1005))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (PORT ena (1788:1788:1788) (1520:1520:1520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1017:1017:1017))
        (PORT datac (277:277:277) (340:340:340))
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1009:1009:1009))
        (PORT datab (321:321:321) (377:377:377))
        (PORT datac (279:279:279) (342:342:342))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1011:1011:1011))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1017:1017:1017))
        (PORT datac (278:278:278) (342:342:342))
        (PORT datad (278:278:278) (335:335:335))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (745:745:745) (595:595:595))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2069:2069:2069) (2002:2002:2002))
        (PORT ena (1788:1788:1788) (1520:1520:1520))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1176:1176:1176) (1011:1011:1011))
        (PORT datac (1138:1138:1138) (971:971:971))
        (PORT datad (1194:1194:1194) (978:978:978))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2055:2055:2055))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2065:2065:2065) (1999:1999:1999))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1251:1251:1251) (1018:1018:1018))
        (PORT datac (1105:1105:1105) (958:958:958))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2055:2055:2055))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2065:2065:2065) (1999:1999:1999))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (880:880:880))
        (PORT datac (887:887:887) (847:847:847))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (883:883:883))
        (PORT datab (297:297:297) (311:311:311))
        (PORT datad (901:901:901) (851:851:851))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (947:947:947))
        (PORT datab (1173:1173:1173) (990:990:990))
        (PORT datac (960:960:960) (890:890:890))
        (PORT datad (879:879:879) (822:822:822))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1126:1126:1126) (1151:1151:1151))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (585:585:585))
        (PORT datab (385:385:385) (457:457:457))
        (PORT datac (285:285:285) (351:351:351))
        (PORT datad (326:326:326) (397:397:397))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (898:898:898))
        (PORT datab (970:970:970) (881:881:881))
        (PORT datac (253:253:253) (277:277:277))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1126:1126:1126) (1151:1151:1151))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (585:585:585))
        (PORT datab (378:378:378) (451:451:451))
        (PORT datac (285:285:285) (351:351:351))
        (PORT datad (324:324:324) (395:395:395))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (353:353:353))
        (PORT datab (299:299:299) (313:313:313))
        (PORT datad (343:343:343) (419:419:419))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1126:1126:1126) (1151:1151:1151))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (437:437:437))
        (PORT datad (343:343:343) (419:419:419))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (299:299:299) (314:314:314))
        (PORT datad (287:287:287) (309:309:309))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1126:1126:1126) (1151:1151:1151))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (586:586:586))
        (PORT datab (382:382:382) (454:454:454))
        (PORT datac (1028:1028:1028) (981:981:981))
        (PORT datad (325:325:325) (397:397:397))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3530:3530:3530) (3907:3907:3907))
        (PORT datab (269:269:269) (276:276:276))
        (PORT datac (1023:1023:1023) (980:980:980))
        (PORT datad (288:288:288) (309:309:309))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (947:947:947))
        (PORT datab (1173:1173:1173) (990:990:990))
        (PORT datad (879:879:879) (822:822:822))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1291:1291:1291) (1190:1190:1190))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (587:587:587))
        (PORT datab (375:375:375) (448:448:448))
        (PORT datac (1032:1032:1032) (981:981:981))
        (PORT datad (327:327:327) (399:399:399))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (349:349:349))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (1032:1032:1032) (981:981:981))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1291:1291:1291) (1190:1190:1190))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (586:586:586))
        (PORT datab (382:382:382) (454:454:454))
        (PORT datac (1029:1029:1029) (980:980:980))
        (PORT datad (327:327:327) (399:399:399))
        (IOPATH dataa combout (435:435:435) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datab (512:512:512) (439:439:439))
        (PORT datac (1024:1024:1024) (977:977:977))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1291:1291:1291) (1190:1190:1190))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (580:580:580))
        (PORT datab (386:386:386) (458:458:458))
        (PORT datac (1021:1021:1021) (979:979:979))
        (PORT datad (326:326:326) (397:397:397))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1020:1020:1020))
        (PORT datab (319:319:319) (374:374:374))
        (PORT datac (227:227:227) (241:241:241))
        (PORT datad (283:283:283) (304:304:304))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2055:2055:2055))
        (PORT asdata (856:856:856) (793:793:793))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (865:865:865))
        (PORT datab (314:314:314) (369:369:369))
        (PORT datad (892:892:892) (817:817:817))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (410:410:410))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1380:1380:1380))
        (PORT datab (1344:1344:1344) (1209:1209:1209))
        (PORT datac (1573:1573:1573) (1387:1387:1387))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1252:1252:1252))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (309:309:309) (370:370:370))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (567:567:567))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (405:405:405))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1309:1309:1309) (1198:1198:1198))
        (PORT sload (956:956:956) (1018:1018:1018))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (406:406:406))
        (PORT datab (335:335:335) (395:395:395))
        (PORT datac (291:291:291) (360:360:360))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (574:574:574))
        (PORT datab (1551:1551:1551) (1346:1346:1346))
        (PORT datac (1265:1265:1265) (1178:1178:1178))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (247:247:247) (262:262:262))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1310:1310:1310) (1199:1199:1199))
        (PORT sload (956:956:956) (1018:1018:1018))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (390:390:390))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1310:1310:1310) (1198:1198:1198))
        (PORT sload (956:956:956) (1018:1018:1018))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1310:1310:1310) (1197:1197:1197))
        (PORT sload (956:956:956) (1018:1018:1018))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2077:2077:2077))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1310:1310:1310) (1197:1197:1197))
        (PORT sload (956:956:956) (1018:1018:1018))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (409:409:409))
        (PORT datab (338:338:338) (397:397:397))
        (PORT datac (294:294:294) (363:363:363))
        (PORT datad (295:295:295) (356:356:356))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (283:283:283))
        (PORT datac (562:562:562) (532:532:532))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1512:1512:1512) (1314:1314:1314))
        (PORT sload (956:956:956) (1018:1018:1018))
        (PORT ena (1592:1592:1592) (1411:1411:1411))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2096:2096:2096))
        (PORT asdata (1613:1613:1613) (1476:1476:1476))
        (PORT ena (2964:2964:2964) (2669:2669:2669))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (507:507:507) (490:490:490))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2058:2058:2058))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2414:2414:2414) (2220:2220:2220))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT asdata (924:924:924) (906:906:906))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (1544:1544:1544) (1385:1385:1385))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (PORT datab (339:339:339) (393:393:393))
        (PORT datac (1204:1204:1204) (1033:1033:1033))
        (PORT datad (800:800:800) (703:703:703))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2700:2700:2700) (2444:2444:2444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2413:2413:2413) (2220:2220:2220))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (790:790:790))
        (PORT datab (1246:1246:1246) (1069:1069:1069))
        (PORT datad (799:799:799) (705:705:705))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (4238:4238:4238) (3836:3836:3836))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2700:2700:2700) (2374:2374:2374))
        (PORT datac (525:525:525) (493:493:493))
        (PORT datad (516:516:516) (484:484:484))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5172:5172:5172) (4444:4444:4444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2436:2436:2436) (2022:2022:2022))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2095:2095:2095))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2257:2257:2257) (1928:1928:1928))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (4238:4238:4238) (3836:3836:3836))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2256:2256:2256) (1928:1928:1928))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2700:2700:2700) (2444:2444:2444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (515:515:515))
        (PORT datac (2653:2653:2653) (2335:2335:2335))
        (PORT datad (522:522:522) (488:488:488))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5172:5172:5172) (4444:4444:4444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2471:2471:2471) (2041:2041:2041))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2095:2095:2095))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT asdata (2837:2837:2837) (2388:2388:2388))
        (PORT ena (4238:4238:4238) (3836:3836:3836))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT asdata (2835:2835:2835) (2385:2385:2385))
        (PORT ena (2700:2700:2700) (2444:2444:2444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (541:541:541))
        (PORT datac (2652:2652:2652) (2329:2329:2329))
        (PORT datad (480:480:480) (460:460:460))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5172:5172:5172) (4444:4444:4444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (797:797:797) (695:695:695))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4761:4761:4761) (4204:4204:4204))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (4238:4238:4238) (3836:3836:3836))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4758:4758:4758) (4202:4202:4202))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2700:2700:2700) (2444:2444:2444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (542:542:542))
        (PORT datac (2649:2649:2649) (2326:2326:2326))
        (PORT datad (520:520:520) (485:485:485))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5172:5172:5172) (4444:4444:4444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2095:2095:2095))
        (PORT asdata (2278:2278:2278) (2045:2045:2045))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1391:1391:1391) (1181:1181:1181))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3513:3513:3513) (3204:3204:3204))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1391:1391:1391) (1181:1181:1181))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2757:2757:2757) (2480:2480:2480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1221:1221:1221))
        (PORT datac (2651:2651:2651) (2331:2331:2331))
        (PORT datad (1462:1462:1462) (1217:1217:1217))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5172:5172:5172) (4444:4444:4444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3033:3033:3033) (2665:2665:2665))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3513:3513:3513) (3204:3204:3204))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3032:3032:3032) (2666:2666:2666))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2757:2757:2757) (2480:2480:2480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (516:516:516))
        (PORT datac (2293:2293:2293) (2059:2059:2059))
        (PORT datad (521:521:521) (487:487:487))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (4561:4561:4561) (3950:3950:3950))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2095:2095:2095))
        (PORT asdata (2193:2193:2193) (1964:1964:1964))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1420:1420:1420) (1199:1199:1199))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3513:3513:3513) (3204:3204:3204))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1419:1419:1419) (1196:1196:1196))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2757:2757:2757) (2480:2480:2480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (537:537:537))
        (PORT datac (2297:2297:2297) (2061:2061:2061))
        (PORT datad (483:483:483) (464:464:464))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (4561:4561:4561) (3950:3950:3950))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (882:882:882) (792:792:792))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2031:2031:2031))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT asdata (2589:2589:2589) (2411:2411:2411))
        (PORT ena (3513:3513:3513) (3204:3204:3204))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT asdata (2589:2589:2589) (2410:2410:2410))
        (PORT ena (2757:2757:2757) (2480:2480:2480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2337:2337:2337) (2097:2097:2097))
        (PORT datab (534:534:534) (507:507:507))
        (PORT datac (482:482:482) (472:472:472))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (4561:4561:4561) (3950:3950:3950))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT asdata (4062:4062:4062) (3718:3718:3718))
        (PORT ena (2757:2757:2757) (2480:2480:2480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT asdata (4063:4063:4063) (3719:3719:3719))
        (PORT ena (3513:3513:3513) (3204:3204:3204))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2337:2337:2337) (2096:2096:2096))
        (PORT datac (493:493:493) (474:474:474))
        (PORT datad (518:518:518) (486:486:486))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (4561:4561:4561) (3950:3950:3950))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3252:3252:3252) (3061:3061:3061))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3513:3513:3513) (3204:3204:3204))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3250:3250:3250) (3060:3060:3060))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2757:2757:2757) (2480:2480:2480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (526:526:526) (503:503:503))
        (PORT datac (2287:2287:2287) (2052:2052:2052))
        (PORT datad (518:518:518) (487:487:487))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (4561:4561:4561) (3950:3950:3950))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5196:5196:5196) (4571:4571:4571))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3046:3046:3046) (2688:2688:2688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5195:5195:5195) (4572:4572:4572))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3918:3918:3918) (3599:3599:3599))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1489:1489:1489) (1238:1238:1238))
        (PORT datac (2287:2287:2287) (2052:2052:2052))
        (PORT datad (1490:1490:1490) (1246:1246:1246))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (4561:4561:4561) (3950:3950:3950))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4281:4281:4281) (3761:3761:3761))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3918:3918:3918) (3599:3599:3599))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4282:4282:4282) (3762:3762:3762))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3046:3046:3046) (2688:2688:2688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[17\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (528:528:528))
        (PORT datac (2674:2674:2674) (2355:2355:2355))
        (PORT datad (531:531:531) (505:505:505))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5140:5140:5140) (4402:4402:4402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT asdata (5518:5518:5518) (4680:4680:4680))
        (PORT ena (3918:3918:3918) (3599:3599:3599))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT asdata (5516:5516:5516) (4679:4679:4679))
        (PORT ena (3046:3046:3046) (2688:2688:2688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[18\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2736:2736:2736) (2396:2396:2396))
        (PORT datab (593:593:593) (547:547:547))
        (PORT datac (542:542:542) (510:510:510))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5140:5140:5140) (4402:4402:4402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT asdata (4514:4514:4514) (4250:4250:4250))
        (PORT ena (3918:3918:3918) (3599:3599:3599))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT asdata (4513:4513:4513) (4248:4248:4248))
        (PORT ena (3046:3046:3046) (2688:2688:2688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[19\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2735:2735:2735) (2395:2395:2395))
        (PORT datab (893:893:893) (755:755:755))
        (PORT datac (543:543:543) (514:514:514))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5140:5140:5140) (4402:4402:4402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4494:4494:4494) (3969:3969:3969))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3046:3046:3046) (2688:2688:2688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4498:4498:4498) (3969:3969:3969))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3918:3918:3918) (3599:3599:3599))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[20\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (532:532:532))
        (PORT datab (592:592:592) (545:545:545))
        (PORT datac (2670:2670:2670) (2351:2351:2351))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5140:5140:5140) (4402:4402:4402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT asdata (3340:3340:3340) (3168:3168:3168))
        (PORT ena (4238:4238:4238) (3836:3836:3836))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT asdata (3343:3343:3343) (3172:3172:3172))
        (PORT ena (2700:2700:2700) (2444:2444:2444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[21\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (795:795:795) (698:698:698))
        (PORT datac (2670:2670:2670) (2346:2346:2346))
        (PORT datad (743:743:743) (656:656:656))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5140:5140:5140) (4402:4402:4402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT asdata (5093:5093:5093) (4390:4390:4390))
        (PORT ena (3918:3918:3918) (3599:3599:3599))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT asdata (5093:5093:5093) (4388:4388:4388))
        (PORT ena (3046:3046:3046) (2688:2688:2688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[22\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2732:2732:2732) (2388:2388:2388))
        (PORT datab (537:537:537) (522:522:522))
        (PORT datac (544:544:544) (514:514:514))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5140:5140:5140) (4402:4402:4402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT asdata (4449:4449:4449) (3970:3970:3970))
        (PORT ena (3918:3918:3918) (3599:3599:3599))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT asdata (4449:4449:4449) (3967:3967:3967))
        (PORT ena (3046:3046:3046) (2688:2688:2688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[23\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (568:568:568))
        (PORT datac (2671:2671:2671) (2353:2353:2353))
        (PORT datad (532:532:532) (504:504:504))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5140:5140:5140) (4402:4402:4402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1839:1839:1839) (1568:1568:1568))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2100:2100:2100))
        (PORT asdata (3388:3388:3388) (3038:3038:3038))
        (PORT ena (2618:2618:2618) (2371:2371:2371))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[24\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (399:399:399))
        (PORT datac (1844:1844:1844) (1628:1628:1628))
        (PORT datad (861:861:861) (781:781:781))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2964:2964:2964) (2669:2669:2669))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1143:1143:1143) (971:971:971))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2096:2096:2096))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2107:2107:2107) (2039:2039:2039))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3770:3770:3770) (3050:3050:3050))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (1905:1905:1905) (1707:1707:1707))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3774:3774:3774) (3049:3049:3049))
        (PORT datab (319:319:319) (374:374:374))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3769:3769:3769) (3052:3052:3052))
        (PORT datab (321:321:321) (377:377:377))
        (PORT datac (279:279:279) (342:342:342))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3770:3770:3770) (3050:3050:3050))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3772:3772:3772) (3048:3048:3048))
        (PORT datab (321:321:321) (377:377:377))
        (PORT datac (276:276:276) (340:340:340))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3766:3766:3766) (3043:3043:3043))
        (PORT datab (319:319:319) (374:374:374))
        (PORT datac (278:278:278) (341:341:341))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3766:3766:3766) (3046:3046:3046))
        (PORT datab (318:318:318) (373:373:373))
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4028:4028:4028) (3541:3541:3541))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3918:3918:3918) (3599:3599:3599))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4026:4026:4026) (3539:3539:3539))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3046:3046:3046) (2688:2688:2688))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (528:528:528))
        (PORT datac (2670:2670:2670) (2354:2354:2354))
        (PORT datad (495:495:495) (483:483:483))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5140:5140:5140) (4402:4402:4402))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3771:3771:3771) (3054:3054:3054))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2112:2112:2112))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (382:382:382))
        (PORT datab (1539:1539:1539) (1286:1286:1286))
        (PORT datac (3038:3038:3038) (2523:2523:2523))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (3038:3038:3038) (2522:2522:2522))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3086:3086:3086) (2564:2564:2564))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (278:278:278) (341:341:341))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (3038:3038:3038) (2518:2518:2518))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (844:844:844) (776:776:776))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2031:2031:2031))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3220:3220:3220) (2815:2815:2815))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2757:2757:2757) (2480:2480:2480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3215:3215:3215) (2812:2812:2812))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (3513:3513:3513) (3204:3204:3204))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (536:536:536))
        (PORT datab (527:527:527) (503:503:503))
        (PORT datac (2295:2295:2295) (2054:2054:2054))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (4561:4561:4561) (3950:3950:3950))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (382:382:382))
        (PORT datab (321:321:321) (377:377:377))
        (PORT datac (3038:3038:3038) (2517:2517:2517))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (897:897:897) (801:801:801))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2031:2031:2031))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT asdata (3536:3536:3536) (3059:3059:3059))
        (PORT ena (2757:2757:2757) (2480:2480:2480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
        (PORT asdata (3536:3536:3536) (3059:3059:3059))
        (PORT ena (3513:3513:3513) (3204:3204:3204))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (793:793:793))
        (PORT datab (527:527:527) (502:502:502))
        (PORT datac (2296:2296:2296) (2054:2054:2054))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (4561:4561:4561) (3950:3950:3950))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datab (319:319:319) (374:374:374))
        (PORT datac (3042:3042:3042) (2518:2518:2518))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (373:373:373))
        (PORT datac (3043:3043:3043) (2525:2525:2525))
        (PORT datad (276:276:276) (333:333:333))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datac (3038:3038:3038) (2518:2518:2518))
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (3695:3695:3695) (3004:3004:3004))
        (PORT datad (1391:1391:1391) (1180:1180:1180))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2058:2058:2058))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (374:374:374))
        (PORT datac (3697:3697:3697) (3005:3005:3005))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2058:2058:2058))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT asdata (724:724:724) (785:785:785))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3773:3773:3773) (3432:3432:3432))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (4238:4238:4238) (3836:3836:3836))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3770:3770:3770) (3428:3428:3428))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2700:2700:2700) (2444:2444:2444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2696:2696:2696) (2367:2367:2367))
        (PORT datab (523:523:523) (500:500:500))
        (PORT datac (483:483:483) (471:471:471))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5172:5172:5172) (4444:4444:4444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (381:381:381))
        (PORT datab (319:319:319) (374:374:374))
        (PORT datac (3696:3696:3696) (3005:3005:3005))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2058:2058:2058))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT asdata (4221:4221:4221) (3872:3872:3872))
        (PORT ena (2700:2700:2700) (2444:2444:2444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT asdata (4221:4221:4221) (3872:3872:3872))
        (PORT ena (4238:4238:4238) (3836:3836:3836))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (516:516:516))
        (PORT datab (527:527:527) (505:505:505))
        (PORT datac (2648:2648:2648) (2332:2332:2332))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5172:5172:5172) (4444:4444:4444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (382:382:382))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (3696:3696:3696) (3000:3000:3000))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2058:2058:2058))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3415:3415:3415) (3064:3064:3064))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (4238:4238:4238) (3836:3836:3836))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3414:3414:3414) (3065:3065:3065))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2700:2700:2700) (2444:2444:2444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (505:505:505))
        (PORT datac (2647:2647:2647) (2331:2331:2331))
        (PORT datad (518:518:518) (486:486:486))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5172:5172:5172) (4444:4444:4444))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (385:385:385))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (3695:3695:3695) (3003:3003:3003))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2058:2058:2058))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (374:374:374))
        (PORT datac (3694:3694:3694) (2999:2999:2999))
        (PORT datad (276:276:276) (332:332:332))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2058:2058:2058))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (3694:3694:3694) (3004:3004:3004))
        (PORT datad (277:277:277) (334:334:334))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2058:2058:2058))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (382:382:382))
        (PORT datac (3694:3694:3694) (2999:2999:2999))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2058:2058:2058))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (905:905:905))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (3245:3245:3245) (2759:2759:2759))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3427:3427:3427) (3798:3798:3798))
        (PORT datad (1599:1599:1599) (1430:1430:1430))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2084:2084:2084) (2018:2018:2018))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (933:933:933) (817:817:817))
        (PORT datac (810:810:810) (729:729:729))
        (PORT datad (258:258:258) (269:269:269))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (753:753:753))
        (PORT datab (1261:1261:1261) (1117:1117:1117))
        (PORT datad (853:853:853) (752:752:752))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (428:428:428))
        (PORT datab (917:917:917) (821:821:821))
        (PORT datac (1101:1101:1101) (921:921:921))
        (PORT datad (886:886:886) (766:766:766))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2078:2078:2078) (2012:2012:2012))
        (PORT ena (1544:1544:1544) (1385:1385:1385))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (934:934:934) (818:818:818))
        (PORT datac (813:813:813) (730:730:730))
        (PORT datad (251:251:251) (260:260:260))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (871:871:871))
        (PORT datab (902:902:902) (821:821:821))
        (PORT datac (567:567:567) (497:497:497))
        (PORT datad (3405:3405:3405) (3790:3790:3790))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1249:1249:1249) (1151:1151:1151))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (548:548:548))
        (PORT datab (902:902:902) (821:821:821))
        (PORT datac (881:881:881) (824:824:824))
        (PORT datad (279:279:279) (336:336:336))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1249:1249:1249) (1151:1151:1151))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (543:543:543))
        (PORT datab (900:900:900) (826:826:826))
        (PORT datac (886:886:886) (830:830:830))
        (PORT datad (490:490:490) (475:475:475))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1249:1249:1249) (1151:1151:1151))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (541:541:541))
        (PORT datab (901:901:901) (821:821:821))
        (PORT datac (887:887:887) (825:825:825))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1249:1249:1249) (1151:1151:1151))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (544:544:544))
        (PORT datab (900:900:900) (825:825:825))
        (PORT datac (886:886:886) (829:829:829))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1249:1249:1249) (1151:1151:1151))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (548:548:548))
        (PORT datab (902:902:902) (825:825:825))
        (PORT datac (884:884:884) (821:821:821))
        (PORT datad (794:794:794) (688:688:688))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1249:1249:1249) (1151:1151:1151))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (815:815:815))
        (PORT datab (920:920:920) (825:825:825))
        (PORT datac (758:758:758) (634:634:634))
        (PORT datad (521:521:521) (486:486:486))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1509:1509:1509) (1351:1351:1351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (814:814:814))
        (PORT datab (802:802:802) (667:667:667))
        (PORT datac (275:275:275) (339:339:339))
        (PORT datad (858:858:858) (783:783:783))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1509:1509:1509) (1351:1351:1351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (814:814:814))
        (PORT datab (919:919:919) (824:824:824))
        (PORT datac (757:757:757) (633:633:633))
        (PORT datad (275:275:275) (332:332:332))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1509:1509:1509) (1351:1351:1351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (815:815:815))
        (PORT datab (551:551:551) (529:529:529))
        (PORT datad (1201:1201:1201) (1058:1058:1058))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2072:2072:2072) (2006:2006:2006))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datab (933:933:933) (870:870:870))
        (PORT datac (810:810:810) (675:675:675))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1509:1509:1509) (1351:1351:1351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (715:715:715))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (1880:1880:1880) (1655:1655:1655))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1509:1509:1509) (1351:1351:1351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (384:384:384))
        (PORT datac (813:813:813) (676:676:676))
        (PORT datad (887:887:887) (833:833:833))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1509:1509:1509) (1351:1351:1351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1616:1616:1616) (1324:1324:1324))
        (PORT datac (813:813:813) (676:676:676))
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1509:1509:1509) (1351:1351:1351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (811:811:811))
        (PORT datab (923:923:923) (828:828:828))
        (PORT datac (750:750:750) (626:626:626))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1509:1509:1509) (1351:1351:1351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (877:877:877))
        (PORT datad (881:881:881) (790:790:790))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1054:1054:1054))
        (PORT datab (879:879:879) (784:784:784))
        (PORT datac (758:758:758) (671:671:671))
        (PORT datad (234:234:234) (244:244:244))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (375:375:375))
        (PORT datac (812:812:812) (673:673:673))
        (PORT datad (260:260:260) (272:272:272))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1509:1509:1509) (1351:1351:1351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1060:1060:1060))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (810:810:810) (671:671:671))
        (PORT datad (235:235:235) (245:245:245))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1509:1509:1509) (1351:1351:1351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1057:1057:1057))
        (PORT datab (883:883:883) (788:788:788))
        (PORT datac (811:811:811) (671:671:671))
        (PORT datad (277:277:277) (333:333:333))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2076:2076:2076))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1509:1509:1509) (1351:1351:1351))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (380:380:380))
        (PORT datab (290:290:290) (297:297:297))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (761:761:761) (665:665:665))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (939:939:939))
        (PORT datab (1221:1221:1221) (1100:1100:1100))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (812:812:812))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (853:853:853) (777:777:777))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (940:940:940) (826:826:826))
        (PORT datac (1126:1126:1126) (952:952:952))
        (PORT datad (975:975:975) (917:917:917))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (968:968:968))
        (PORT datab (3864:3864:3864) (4286:4286:4286))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (412:412:412))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (438:438:438))
        (PORT datac (321:321:321) (398:398:398))
        (PORT datad (313:313:313) (379:379:379))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (434:434:434))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (346:346:346) (408:408:408))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (429:429:429))
        (PORT datac (1556:1556:1556) (1334:1334:1334))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (319:319:319))
        (PORT datab (397:397:397) (462:462:462))
        (PORT datac (1204:1204:1204) (1052:1052:1052))
        (PORT datad (887:887:887) (805:805:805))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1070:1070:1070) (1051:1051:1051))
        (PORT ena (1212:1212:1212) (1109:1109:1109))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (297:297:297))
        (PORT datab (354:354:354) (420:420:420))
        (PORT datac (302:302:302) (375:375:375))
        (PORT datad (494:494:494) (443:443:443))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1070:1070:1070) (1051:1051:1051))
        (PORT ena (1212:1212:1212) (1109:1109:1109))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (413:413:413))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1070:1070:1070) (1051:1051:1051))
        (PORT ena (1212:1212:1212) (1109:1109:1109))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (427:427:427))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1070:1070:1070) (1051:1051:1051))
        (PORT ena (1212:1212:1212) (1109:1109:1109))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (1070:1070:1070) (1051:1051:1051))
        (PORT ena (1212:1212:1212) (1109:1109:1109))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1131:1131:1131))
        (PORT datab (898:898:898) (816:816:816))
        (PORT datac (963:963:963) (868:868:868))
        (PORT datad (312:312:312) (379:379:379))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (437:437:437))
        (PORT datab (279:279:279) (288:288:288))
        (PORT datac (318:318:318) (396:396:396))
        (PORT datad (310:310:310) (376:376:376))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (438:438:438))
        (PORT datab (347:347:347) (409:409:409))
        (PORT datac (320:320:320) (398:398:398))
        (PORT datad (313:313:313) (380:380:380))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (487:487:487))
        (PORT datab (355:355:355) (420:420:420))
        (PORT datac (965:965:965) (865:865:865))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (908:908:908))
        (PORT datab (4043:4043:4043) (4553:4553:4553))
        (PORT datac (225:225:225) (239:239:239))
        (PORT datad (495:495:495) (443:443:443))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (321:321:321))
        (PORT datab (399:399:399) (464:464:464))
        (PORT datac (1205:1205:1205) (1052:1052:1052))
        (PORT datad (887:887:887) (807:807:807))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1287:1287:1287) (1184:1184:1184))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (910:910:910))
        (PORT datab (317:317:317) (372:372:372))
        (PORT datac (321:321:321) (399:399:399))
        (PORT datad (313:313:313) (380:380:380))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (282:282:282))
        (PORT datab (899:899:899) (817:817:817))
        (PORT datac (1247:1247:1247) (1087:1087:1087))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2051:2051:2051))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1287:1287:1287) (1184:1184:1184))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (297:297:297))
        (PORT datab (318:318:318) (373:373:373))
        (PORT datac (302:302:302) (374:374:374))
        (PORT datad (576:576:576) (550:550:550))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (438:438:438))
        (PORT datab (279:279:279) (288:288:288))
        (PORT datac (319:319:319) (396:396:396))
        (PORT datad (310:310:310) (377:377:377))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (414:414:414))
        (PORT datab (371:371:371) (434:434:434))
        (PORT datac (1551:1551:1551) (1334:1334:1334))
        (PORT datad (464:464:464) (385:385:385))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (436:436:436))
        (PORT datab (322:322:322) (377:377:377))
        (PORT datac (475:475:475) (414:414:414))
        (PORT datad (360:360:360) (427:427:427))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2053:2053:2053))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (3832:3832:3832) (4243:4243:4243))
        (PORT datad (332:332:332) (399:399:399))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1016:1016:1016) (928:928:928))
        (PORT datad (331:331:331) (398:398:398))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1041:1041:1041) (1014:1014:1014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (375:375:375))
        (PORT datad (331:331:331) (398:398:398))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1041:1041:1041) (1014:1014:1014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (278:278:278) (342:342:342))
        (PORT datad (332:332:332) (399:399:399))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1041:1041:1041) (1014:1014:1014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (383:383:383))
        (PORT datad (331:331:331) (399:399:399))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2062:2062:2062))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1041:1041:1041) (1014:1014:1014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (537:537:537))
        (PORT datab (1039:1039:1039) (964:964:964))
        (PORT datac (929:929:929) (886:886:886))
        (PORT datad (867:867:867) (780:780:780))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (294:294:294))
        (PORT datab (938:938:938) (823:823:823))
        (PORT datac (809:809:809) (721:721:721))
        (PORT datad (234:234:234) (243:243:243))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (929:929:929) (885:885:885))
        (PORT datad (1520:1520:1520) (1287:1287:1287))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (297:297:297))
        (PORT datab (939:939:939) (826:826:826))
        (PORT datac (809:809:809) (721:721:721))
        (PORT datad (234:234:234) (245:245:245))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (382:382:382))
        (PORT datab (266:266:266) (272:272:272))
        (PORT datac (928:928:928) (884:884:884))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2070:2070:2070))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1198:1198:1198) (1144:1144:1144))
        (PORT ena (1591:1591:1591) (1428:1428:1428))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (836:836:836) (716:716:716))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (301:301:301) (365:365:365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (959:959:959) (866:866:866))
      )
    )
  )
)
