/*
 * Copyright 2022 Alyssa Rosenzweig
 * SPDX-License-Identifier: MIT
 */

#include "agx_bg_eot.h"
#include "util/simple_mtx.h"
#include "util/u_debug.h"
#include "util/blob.h"
#include "agx_compile.h"
#include "agx3_code_container_core.h"
#include "agx_device.h"
#include "agx_linker.h"
#include "agx_nir.h"
#include "agx_nir_texture.h"
#include "agx_tilebuffer.h"
#include "agx_usc.h"
#include "libagx_shaders.h"
#include "nir.h"
#include "nir_serialize.h"
#include "nir_builder.h"
#include "pool.h"

#include <inttypes.h>
#include <stdlib.h>

static bool
agx_g17p_rt0_eot_text_supported(const struct agx_shader_part *bin)
{
   /* EOT is compiled from our imageblock-store wrapper. Validate its ABI
    * metadata rather than recognizing a fixed list of native text lengths. */
   return bin && bin->binary && bin->info.binary_size &&
          bin->info.stage == MESA_SHADER_COMPUTE && bin->info.nr_gprs >= 8 &&
          bin->info.agx3_staging_halfs >= 8 &&
          bin->info.agx3_staging_halfs <= 8 * AGX_MAX_RENDER_TARGETS &&
          !(bin->info.agx3_staging_halfs & 7) &&
          bin->info.main_offset == 0 &&
          bin->info.main_size == bin->info.binary_size &&
          !bin->info.scratch_size && bin->info.agx3_staging_known;
}

static bool
agx_g17p_upload_bg_eot(struct agx_bg_eot_cache *cache,
                       const struct agx_shader_part *bin,
                       struct agx_bg_eot_shader *res)
{
   /* Match the standalone allocation lead already used for G17P main
    * shaders. Native packed CODE blocks do not each own such a lead. */
   const size_t lead_size = 0x340;
   /* LDSHDR's existing auxiliary fetch-span metadata is based on compiler
    * text size. Reserve at least that span after the main entry too, so the
    * EOT text128/main64 case cannot prefetch outside this CODE block. */
   const size_t main_span = MAX2(bin->info.main_size, bin->info.binary_size);
   const size_t block_size = agx3_code_block_size(main_span);
   const unsigned main_offset = bin->info.main_offset;
   if (!bin->binary || !block_size || block_size > SIZE_MAX - lead_size ||
       bin->info.has_preamble ||
       bin->info.rodata.size_16 ||
       (main_offset != 0 &&
        main_offset != AGX3_CONTAINER_CONSTANT_PROGRAM_SIZE) ||
       main_offset > bin->info.binary_size ||
       bin->info.main_size > bin->info.binary_size - main_offset)
      return false;

   const size_t size = lead_size + block_size;
   uint8_t *image = malloc(size);
   if (!image)
      return false;

   agx3_build_container_lead(image);
   const uint8_t *text = bin->binary;
   const bool built = agx3_build_code_block(
      image + lead_size, block_size, text + main_offset, bin->info.main_size,
      main_span, main_offset ? text : NULL, true);
   const uint64_t allocation = built
      ? agx_pool_upload_aligned_with_bo(&cache->pool, image, size, 128,
                                         &res->bo)
      : 0;
   if (!allocation) {
      free(image);
      return false;
   }

   /* Keep compiler-text metadata intact: native EOT has binary_size=68,
    * main_offset=0 and main_size=68. Its LDSHDR fetch-span calculation uses
    * the main padded to128, not this allocation's size. Rebase ptr so
    * the existing ptr + main_offset expression names CODE block +0x80.
    * Clear/reload have main_offset=0 and get a fragment constant program.
    *
    * The valid 194053 first EOT Ioto names a different, larger shader whose
    * code page was not captured. This repairs the common loader contract;
    * it is not an assertion of byte parity with that uncaptured EOT block.
    */
   res->ptr = allocation + lead_size + AGX3_CODE_BLOCK_ENTRY_OFFSET - main_offset;
   if (debug_get_bool_option("HK_G17P_LAUNCH_TRACE", false)) {
      const uint8_t *block = image + lead_size;
      const uint32_t header = (uint32_t)block[0] | ((uint32_t)block[1] << 8) |
                              ((uint32_t)block[2] << 16) |
                              ((uint32_t)block[3] << 24);
      fprintf(stderr,
              "G17P auxiliary-shader: kind=%s text=%" PRIx64
              " entry=%" PRIx64 " block=%" PRIx64
              " header=%x allocation_size=%zu binary_size=%u main_offset=%u"
              " main_size=%u main_span=%zu nr_gprs=%u scratch=%u constant=",
              bin->info.stage == MESA_SHADER_COMPUTE ? "eot" : "background",
              res->ptr, res->ptr + main_offset, allocation + lead_size,
              header, size, bin->info.binary_size, main_offset,
              bin->info.main_size, main_span, bin->info.nr_gprs,
              bin->info.scratch_size);
      for (unsigned i = 0; i < AGX3_CONTAINER_CONSTANT_PROGRAM_SIZE; ++i)
         fprintf(stderr, "%02x", block[AGX3_CODE_BLOCK_HEADER_SIZE + i]);
      fprintf(stderr, " main=");
      for (unsigned i = 0; i < bin->info.main_size; ++i)
         fprintf(stderr, "%02x", block[AGX3_CODE_BLOCK_ENTRY_OFFSET + i]);
      fprintf(stderr, "\n");
   }
   free(image);
   return true;
}

static bool
lower_tex_handle_to_u0(nir_builder *b, nir_intrinsic_instr *intr, void *data)
{
   if (intr->intrinsic != nir_intrinsic_load_texture_handle_agx)
      return false;

   const unsigned descriptor_size = *(const unsigned *)data;
   assert(descriptor_size == 24 || descriptor_size == 32);

   b->cursor = nir_instr_remove(&intr->instr);
   nir_def_rewrite_uses(
      &intr->def, nir_bindless_image_agx(
                     b, nir_imul_imm(b, intr->src[0].ssa, descriptor_size),
                     .desc_set = 0));

   return true;
}

static unsigned
agx_bg_eot_texture_descriptor_size(const struct agx_device *dev)
{
   switch (agx_chip_descriptor_generation(dev->chip)) {
   case AGX_DESCRIPTOR_GENERATION_7:
   case AGX_DESCRIPTOR_GENERATION_8:
      return 24;
   case AGX_DESCRIPTOR_GENERATION_9:
   case AGX_DESCRIPTOR_GENERATION_10:
      return 32;
   case AGX_DESCRIPTOR_GENERATION_UNKNOWN:
   default:
      return 0;
   }
}

static struct agx_bg_eot_shader *
agx_compile_bg_eot_shader(struct agx_bg_eot_cache *cache, nir_shader *shader,
                          struct agx_shader_key *key,
                          struct agx_tilebuffer_layout *tib)
{
   agx_nir_lower_texture(shader);
   agx_preprocess_nir(shader);
   if (tib) {
      unsigned descriptor_size =
         agx_bg_eot_texture_descriptor_size(cache->dev);

      if (!descriptor_size) {
         mesa_loge("asahi: background shader has no proven native descriptor geometry");
         ralloc_free(shader);
         return NULL;
      }

      unsigned bindless_base = 0;
      NIR_PASS(_, shader, agx_nir_lower_tilebuffer, tib, NULL, &bindless_base,
               NULL, NULL, false, agx_native_graphics(cache->dev));
      NIR_PASS(_, shader, agx_nir_lower_monolithic_msaa, tib->nr_samples);
      NIR_PASS(_, shader, agx_nir_lower_multisampled_image_store);
      NIR_PASS(_, shader, agx_nir_lower_texture);
      NIR_PASS(_, shader, nir_shader_intrinsics_pass, lower_tex_handle_to_u0,
               nir_metadata_control_flow, &descriptor_size);
   }

   struct agx_bg_eot_shader *res = rzalloc(cache->ht, struct agx_bg_eot_shader);
   struct agx_shader_part bin;
   if (!agx_compile_shader_nir(shader, key, &bin)) {
      ralloc_free(shader);
      ralloc_free(res);
      return NULL;
   }

   if (agx_native_graphics(cache->dev) && tib == NULL &&
       !agx_g17p_rt0_eot_text_supported(&bin)) {
      free(bin.binary);
      ralloc_free(shader);
      ralloc_free(res);
      return NULL;
   }

   res->info = bin.info;
   if (agx_native_graphics(cache->dev)) {
      if (!agx_g17p_upload_bg_eot(cache, &bin, res)) {
         free(bin.binary);
         ralloc_free(shader);
         ralloc_free(res);
         return NULL;
      }
   } else {
      res->ptr = agx_pool_upload_aligned_with_bo(
         &cache->pool, bin.binary, bin.info.binary_size, 128, &res->bo);
   }
   free(bin.binary);
   ralloc_free(shader);

   return res;
}

static nir_def *
build_background_op(nir_builder *b, enum agx_bg_eot_op op, unsigned rt,
                    unsigned nr, bool msaa, bool layered, bool wide_coords,
                    unsigned clear_base)
{
   if (op == AGX_BG_LOAD) {
      nir_def *coord = nir_load_pixel_coord(b);

      /* MSAA/array lowerings assume 32-bit coordinates, could be lifted but
       * that's going to need more work.
       */
      if (layered || msaa || wide_coords)
         coord = nir_u2u32(b, coord);

      if (layered) {
         coord = nir_vec3(b, nir_channel(b, coord, 0), nir_channel(b, coord, 1),
                          nir_load_layer_id(b));
      }

      b->shader->info.fs.uses_sample_shading |= msaa;

      nir_def *tex = nir_txf(
         b, coord, .ms_index = msaa ? nir_load_sample_id(b) : NULL,
         .texture_index = rt * 2,
         .dim = msaa ? GLSL_SAMPLER_DIM_MS : GLSL_SAMPLER_DIM_2D,
         .is_array = layered,

         /* The type doesn't matter as long as it matches the store */
         .dest_type = nir_type_uint32,

         /* Layer is necessarily already in-bounds so we do not want the
          * compiler to clamp it, which would require reading the descriptor
          */
         .backend_flags = AGX_TEXTURE_FLAG_NO_CLAMP);

      return nir_trim_vector(b, tex, nr);
   } else {
      assert(op == AGX_BG_CLEAR);

      return nir_load_preamble(b, nr, 32, clear_base + (rt * 8));
   }
}

static struct agx_bg_eot_shader *
agx_build_background_shader(struct agx_bg_eot_cache *cache,
                            struct agx_bg_eot_key *key)
{
   nir_builder b = nir_builder_init_simple_shader(
      MESA_SHADER_FRAGMENT, &agx_nir_options, "agx_background");
   b.shader->info.fs.untyped_color_outputs = true;

   struct agx_shader_key compiler_key = {
      .dev = agx_gather_device_key(cache->dev),
      .fs.ignore_tib_dependencies = true,
      .reserved_preamble = key->reserved_preamble,
      .no_preamble = agx_native_graphics(cache->dev),
   };

   for (unsigned rt = 0; rt < ARRAY_SIZE(key->op); ++rt) {
      if (key->op[rt] == AGX_BG_EOT_NONE)
         continue;

      unsigned nr = util_format_get_nr_components(key->tib.logical_format[rt]);
      bool msaa = key->tib.nr_samples > 1 && !key->single_sample_reload;
      bool layered = key->tib.layered;
      assert(nr > 0);

      nir_store_output(
         &b,
         build_background_op(
            &b, key->op[rt], rt, nr, msaa, layered,
            agx_native_graphics(cache->dev),
            key->clear_preamble_base ? key->clear_preamble_base : 4),
         nir_imm_int(&b, 0), .write_mask = BITFIELD_MASK(nr),
         .src_type = nir_type_uint32,
         .io_semantics.location = FRAG_RESULT_DATA0 + rt,
         .io_semantics.num_slots = 1);

      b.shader->info.outputs_written |= BITFIELD64_BIT(FRAG_RESULT_DATA0 + rt);
   }

   return agx_compile_bg_eot_shader(cache, b.shader, &compiler_key, &key->tib);
}

static struct agx_bg_eot_shader *
agx_build_end_of_tile_shader(struct agx_bg_eot_cache *cache,
                             struct agx_bg_eot_key *key)
{
   nir_builder b = nir_builder_init_simple_shader(MESA_SHADER_COMPUTE,
                                                  &agx_nir_options, "agx_eot");

   /* Direct resolves export to a single-sample image. Persistent attachments
    * keep their multisample addressing so every stored sample survives reload. */
   const bool msaa = key->tib.nr_samples > 1 &&
                     (!agx_native_graphics(cache->dev) || key->multisample_store);
   enum glsl_sampler_dim dim = msaa ? GLSL_SAMPLER_DIM_MS : GLSL_SAMPLER_DIM_2D;

   for (unsigned rt = 0; rt < ARRAY_SIZE(key->op); ++rt) {
      if (key->op[rt] == AGX_BG_EOT_NONE)
         continue;

      /* The end-of-tile shader is unsuitable to handle spilled render targets.
       * Skip them. If blits are needed with spilled render targets, other parts
       * of the driver need to implement them.
       */
      if (key->tib.spilled[rt])
         continue;

      assert(key->op[rt] == AGX_EOT_STORE);
      unsigned offset_B = agx_tilebuffer_offset_B(&key->tib, rt);

      nir_def *layer = nir_undef(&b, 1, 16);
      if (key->tib.layered)
         layer = nir_u2u16(&b, nir_load_layer_id(&b));

      bool explicit = false;
      nir_def *coords = layer;
      if (agx_native_graphics(cache->dev)) {
         /* AGX3's EOT imgwblk has no implicit pixel-coordinate form.  Apple's
          * G17P compiler reads the hardware grid X/Y SRs explicitly. */
         coords = nir_trim_vector(
            &b, nir_load_global_invocation_id(&b, 32), 2);
         if (key->tib.layered)
            coords = nir_vec3(&b, nir_channel(&b, coords, 0),
                             nir_channel(&b, coords, 1), nir_load_layer_id(&b));
         explicit = true;
      }

      /* Native tile lowering encodes sRGB in the shader and stores packed
       * UNORM bytes. EOT must use that same representation; it must not
       * request the legacy hardware sRGB tile conversion again. */
      enum pipe_format format = agx_tilebuffer_physical_format(&key->tib, rt);
      if (agx_native_graphics(cache->dev) && util_format_is_srgb(format))
         format = (enum pipe_format)AIL_ISA_FORMAT_U8NORM;

      /* Native RGB9E5 tile lowering already packs the shared-exponent word.
       * Its EOT PBE descriptor is the corresponding raw R32_UINT view. */
      if (agx_native_graphics(cache->dev) &&
          format == PIPE_FORMAT_R9G9B9E5_FLOAT)
         format = PIPE_FORMAT_R32_UINT;

      nir_image_store_block_agx(
         &b, nir_imm_intN_t(&b, rt, 16), nir_imm_int(&b, offset_B), coords,
         .format = format,
         .image_dim = dim, .image_array = key->tib.layered,
         .explicit_coord = explicit);
   }

   struct agx_shader_key compiler_key = {
      .dev = agx_gather_device_key(cache->dev),
      .reserved_preamble = key->reserved_preamble,
      .no_preamble = agx_native_graphics(cache->dev),
      .g17p_rt0_eot_i32 =
         agx_native_graphics(cache->dev) &&
         (key->tib.logical_format[0] == PIPE_FORMAT_R32_FLOAT ||
          key->tib.logical_format[0] == PIPE_FORMAT_R32G32_FLOAT ||
          key->tib.logical_format[0] == PIPE_FORMAT_R32G32B32A32_FLOAT ||
          key->tib.logical_format[0] == PIPE_FORMAT_R32G32B32A32_SINT ||
          key->tib.logical_format[0] == PIPE_FORMAT_R32G32B32A32_UINT ||
          key->tib.logical_format[0] == PIPE_FORMAT_R32_UINT ||
          key->tib.logical_format[0] == PIPE_FORMAT_R32_SINT ||
          key->tib.logical_format[0] == PIPE_FORMAT_R32G32_SINT ||
          key->tib.logical_format[0] == PIPE_FORMAT_R32G32_UINT),
      .g17p_rt0_eot_i32_selector_15 =
         agx_native_graphics(cache->dev) &&
         cache->dev->chip == AGX_CHIP_G17P &&
         key->tib.logical_format[0] == PIPE_FORMAT_R32G32_SINT,
      .g17p_rt0_eot_i32_selector_75 =
         agx_native_graphics(cache->dev) &&
         cache->dev->chip == AGX_CHIP_G17P &&
         key->tib.logical_format[0] == PIPE_FORMAT_R32G32_UINT,
      .g17p_rt0_eot_norm16_selector_95 =
         agx_native_graphics(cache->dev) &&
         (key->tib.logical_format[0] == PIPE_FORMAT_R16_UNORM ||
          key->tib.logical_format[0] == PIPE_FORMAT_R16G16_UNORM ||
          key->tib.logical_format[0] == PIPE_FORMAT_R16G16B16A16_UNORM ||
          key->tib.logical_format[0] == PIPE_FORMAT_R16_SNORM ||
          key->tib.logical_format[0] == PIPE_FORMAT_R16G16_SNORM ||
          key->tib.logical_format[0] == PIPE_FORMAT_R16G16B16A16_SNORM),
      /* G17P's signed RGBA16 builtin is 84 bytes. G16G uses the ordinary
       * 68-byte I16 program (native key 0x10020800), shared with UINT. */
      .g17p_rt0_eot_i16_signed_two_words =
         cache->dev->chip == AGX_CHIP_G17P &&
         key->tib.logical_format[0] == PIPE_FORMAT_R16G16B16A16_SINT,
   };

   if (agx_native_graphics(cache->dev)) {
      memcpy(compiler_key.native_eot_formats, key->tib.logical_format,
             sizeof(compiler_key.native_eot_formats));
      /* G15S/G16G signed RGBA16 export shares the unsigned I16 builtin. This
       * equivalence applies to every MRT, not just the single-target key.
       * Keep G17P's distinct signed conversion program separate. */
      if (cache->dev->chip == AGX_CHIP_G16G ||
          cache->dev->chip == AGX_CHIP_G15S) {
         for (unsigned rt = 0; rt < ARRAY_SIZE(compiler_key.native_eot_formats); ++rt) {
            if (compiler_key.native_eot_formats[rt] == PIPE_FORMAT_R16G16B16A16_SINT)
               compiler_key.native_eot_formats[rt] = PIPE_FORMAT_R16G16B16A16_UINT;
         }
      }
      switch (key->tib.logical_format[0]) {
      case PIPE_FORMAT_R32_FLOAT:
      case PIPE_FORMAT_R32_UINT:
      case PIPE_FORMAT_R32_SINT:
      case PIPE_FORMAT_R8_UINT:
      case PIPE_FORMAT_R8_SINT:
      case PIPE_FORMAT_R8G8_UINT:
      case PIPE_FORMAT_R8G8_SINT:
      case PIPE_FORMAT_R8G8B8A8_UINT:
      case PIPE_FORMAT_B8G8R8A8_UINT:
      case PIPE_FORMAT_R8G8B8A8_SINT:
      case PIPE_FORMAT_B8G8R8A8_SINT:
      case PIPE_FORMAT_R16_UINT:
      case PIPE_FORMAT_R16_SINT:
      case PIPE_FORMAT_R16_UNORM:
      case PIPE_FORMAT_R16_SNORM:
      case PIPE_FORMAT_R16G16_UNORM:
      case PIPE_FORMAT_R16G16_SNORM:
      case PIPE_FORMAT_R16G16_UINT:
      case PIPE_FORMAT_R16G16_SINT:
         compiler_key.g17p_rt0_eot_words = 1;
         break;
      case PIPE_FORMAT_R10G10B10A2_UINT:
      case PIPE_FORMAT_B10G10R10A2_UINT:
      case PIPE_FORMAT_R32G32_FLOAT:
      case PIPE_FORMAT_R16G16B16A16_UNORM:
      case PIPE_FORMAT_R16G16B16A16_SNORM:
      case PIPE_FORMAT_R16G16B16A16_UINT:
      case PIPE_FORMAT_R16G16B16A16_SINT:
      case PIPE_FORMAT_R32G32_SINT:
      case PIPE_FORMAT_R32G32_UINT:
         compiler_key.g17p_rt0_eot_words = 2;
         break;
      case PIPE_FORMAT_R32G32B32A32_FLOAT:
      case PIPE_FORMAT_R32G32B32A32_SINT:
      case PIPE_FORMAT_R32G32B32A32_UINT:
         compiler_key.g17p_rt0_eot_words = 4;
         break;
      default:
         break;
      }
   }

   return agx_compile_bg_eot_shader(cache, b.shader, &compiler_key, NULL);
}

struct agx_bg_eot_shader *
agx_get_bg_eot_shader(struct agx_bg_eot_cache *cache,
                      struct agx_bg_eot_key *key)
{
   struct hash_entry *ent = _mesa_hash_table_search(cache->ht, key);
   if (ent)
      return ent->data;

   struct agx_bg_eot_shader *ret = NULL;
   bool has_store = false;

   for (unsigned rt = 0; rt < ARRAY_SIZE(key->op); ++rt) {
      if (key->op[rt] == AGX_EOT_STORE) {
         has_store = true;
         ret = agx_build_end_of_tile_shader(cache, key);
         break;
      }
   }

   if (!ret && !has_store)
      ret = agx_build_background_shader(cache, key);

   if (!ret)
      return NULL;

   ret->key = *key;
   _mesa_hash_table_insert(cache->ht, &ret->key, ret);
   return ret;
}

DERIVE_HASH_TABLE(agx_bg_eot_key)

void
agx_bg_eot_init(struct agx_bg_eot_cache *cache, struct agx_device *dev)
{
   agx_pool_init(&cache->pool, dev, "Internal programs",
                 AGX_BO_EXEC | AGX_BO_LOW_VA, true);
   simple_mtx_init(&cache->lock, mtx_plain);
   cache->ht = agx_bg_eot_key_table_create(NULL);
   cache->dev = dev;
}

void
agx_bg_eot_cleanup(struct agx_bg_eot_cache *cache)
{
   agx_pool_cleanup(&cache->pool);
   _mesa_hash_table_destroy(cache->ht, NULL);
   simple_mtx_destroy(&cache->lock);
   cache->ht = NULL;
   cache->dev = NULL;
}


/* Native Gallium internal kernels retain the portable NIR from this exact
 * compiler build. Compile against the real chip and the explicit argument
 * prefix instead of executing an AGX2 precompiled binary. */
struct native_precomp_inputs {
   struct agx_device *dev;
   unsigned end_half;
};

static bool
lower_native_precomp_inputs(nir_builder *b, nir_intrinsic_instr *intr, void *data)
{
   struct native_precomp_inputs *inputs = data;
   if (intr->intrinsic == nir_intrinsic_load_preamble) {
      unsigned base = nir_intrinsic_base(intr) + AGX_ABI_AGX3_PRECOMP_ARG_HALFS;
      nir_intrinsic_set_base(intr, base);
      inputs->end_half = MAX2(inputs->end_half, base +
         intr->def.num_components * intr->def.bit_size / 16);
      return true;
   }
   if (intr->intrinsic == nir_intrinsic_load_printf_buffer_address) {
      b->cursor = nir_before_instr(&intr->instr);
      nir_def_replace(&intr->def, nir_imm_int64(b, inputs->dev->printf_buffer_address));
      return true;
   }
   return false;
}

static struct agx_precompiled_shader *
agx_get_native_precompiled_locked(struct agx_bg_eot_cache *cache, unsigned program)
{
   if (program == LIBAGX_HELPER || program >= LIBAGX_NUM_PROGRAMS || !libagx_nir[program])
      return NULL;
   const uint32_t *serialized = libagx_nir[program];
   struct blob_reader reader;
   blob_reader_init(&reader, serialized + 1, serialized[0]);
   nir_shader *nir = nir_deserialize(NULL, &agx_nir_options, &reader);
   if (!nir || reader.overrun) {
      ralloc_free(nir);
      return NULL;
   }
   struct native_precomp_inputs inputs = {
      .dev = cache->dev, .end_half = AGX_ABI_AGX3_PRECOMP_ARG_HALFS,
   };
   NIR_PASS(_, nir, nir_shader_intrinsics_pass, lower_native_precomp_inputs,
            nir_metadata_control_flow, &inputs);
   struct agx_shader_key key = {
      .dev = agx_gather_device_key(cache->dev),
      .reserved_preamble = inputs.end_half,
      .no_preamble = true,
      .promote_constants = true,
   };
   struct agx_shader_part bin;
   bool compiled = agx_compile_shader_nir(nir, &key, &bin);
   ralloc_free(nir);
   if (!compiled)
      return NULL;
   const size_t span = MAX2(bin.info.main_size, bin.info.binary_size);
   const size_t block_size = agx3_code_block_size(span);
   const size_t lead = AGX3_CONTAINER_LEAD_SIZE;
   const size_t rodata = bin.info.rodata.size_16 * 2;
   if (!block_size || bin.info.has_preamble || bin.info.main_offset ||
       (rodata && (bin.info.rodata.offset > bin.info.binary_size ||
        rodata > bin.info.binary_size - bin.info.rodata.offset))) {
      free(bin.binary);
      return NULL;
   }
   const size_t size = lead + block_size + ALIGN_POT(rodata, 16);
   uint8_t *image = calloc(1, size);
   struct agx_precompiled_shader *p = rzalloc(cache->ht, struct agx_precompiled_shader);
   if (!image || !p) {
      free(image); free(bin.binary); ralloc_free(p);
      return NULL;
   }
   agx3_build_container_lead_for_chip(image, cache->dev->chip);
   bool built = agx3_build_code_block(image + lead, block_size,
      bin.binary, bin.info.main_size, span, NULL, false);
   if (rodata) {
      p->rodata_offset = lead + block_size;
      memcpy(image + p->rodata_offset, (uint8_t *)bin.binary + bin.info.rodata.offset, rodata);
   }
   p->ptr = built ? agx_pool_upload_aligned_with_bo(&cache->pool, image, size, 128, &p->bo) : 0;
   p->info = bin.info;
   p->entry_offset = lead + AGX3_CODE_BLOCK_ENTRY_OFFSET;
   p->b.workgroup = agx_workgroup(bin.info.workgroup_size[0], bin.info.workgroup_size[1], bin.info.workgroup_size[2]);
   free(image); free(bin.binary);
   if (!p->ptr) {
      ralloc_free(p);
      return NULL;
   }
   p_atomic_set(&cache->precomp[program], p);
   return p;
}

static struct agx_precompiled_shader *
agx_get_precompiled_locked(struct agx_bg_eot_cache *cache, unsigned program)
{
   simple_mtx_assert_locked(&cache->lock);

   /* It is possible that, while waiting for the lock, another thread uploaded
    * the shader. Check for that so we don't double-upload.
    */
   if (cache->precomp[program])
      return cache->precomp[program];

   if (agx_chip_uses_native_gallium(cache->dev->chip))
      return agx_get_native_precompiled_locked(cache, program);
   if (!cache->dev->libagx_programs)
      return NULL;

   /* Otherwise, we need to upload. */
   struct agx_precompiled_shader *p =
      ralloc(cache->ht, struct agx_precompiled_shader);

   const uint32_t *bin = cache->dev->libagx_programs[program];
   const struct agx_precompiled_kernel_info *info = (void *)bin;
   const void *binary = (const uint8_t *)bin + sizeof(*info);
   p->info = (struct agx_shader_info){0};
   p->entry_offset = info->main_offset;
   p->rodata_offset = info->rodata.offset;

   assert(info->main_offset == 0 || program != LIBAGX_HELPER);

   p->b.workgroup =
      agx_workgroup(info->workgroup_size[0], info->workgroup_size[1],
                    info->workgroup_size[2]);

   p->ptr = agx_pool_upload_aligned_with_bo(&cache->pool, binary,
                                            info->binary_size, 128, &p->bo);

   /* Bake launch */
   agx_pack(&p->b.launch, CDM_LAUNCH_WORD_0, cfg) {
      cfg.texture_state_register_count = 8 /* same encoding as 0 */;
      cfg.sampler_state_register_count = 1;
      cfg.uniform_register_count = info->push_count;
      cfg.preshader_register_count = info->nr_preamble_gprs;
   }

   /* Bake USC */
   struct agx_usc_builder b =
      agx_usc_builder(p->b.usc.data, sizeof(p->b.usc.data));

   agx_usc_immediates(&b, &info->rodata, p->ptr);

   if (info->uses_txf)
      agx_usc_push_packed(&b, SAMPLER, cache->dev->txf_sampler);

   agx_usc_shared(&b, info->local_size, info->imageblock_stride, 0);

   agx_usc_pack(&b, SHADER, cfg) {
      cfg.code = agx_usc_addr(cache->dev, p->ptr + info->main_offset);
      cfg.unk_2 = 3;
   }

   agx_usc_pack(&b, REGISTERS, cfg) {
      cfg.register_count = info->nr_gprs;
      cfg.spill_size = 0;
   }

   if (info->nr_preamble_gprs) {
      agx_usc_pack(&b, PRESHADER, cfg) {
         cfg.code = agx_usc_addr(cache->dev, p->ptr + info->preamble_offset);
      }
   } else {
      agx_usc_pack(&b, NO_PRESHADER, cfg)
         ;
   }

   p->b.usc.size = b.head - p->b.usc.data;

   /* We must only write to the cache once we are done compiling, since other
    * threads may be reading the cache concurrently. Do this last.
    */
   p_atomic_set(&cache->precomp[program], p);
   return p;
}

struct agx_precompiled_shader *
agx_get_precompiled(struct agx_bg_eot_cache *cache, unsigned program)
{
   /* Shaders are immutable once written, so if we atomically read a non-NULL
    * shader, then we have a valid cached shader and are done.
    */
   struct agx_precompiled_shader *ret = p_atomic_read(cache->precomp + program);

   if (ret != NULL)
      return ret;

   /* Otherwise, take the lock and upload. */
   simple_mtx_lock(&cache->lock);
   ret = agx_get_precompiled_locked(cache, program);
   simple_mtx_unlock(&cache->lock);

   return ret;
}

uint64_t
agx_helper_program(struct agx_bg_eot_cache *cache)
{
   struct agx_precompiled_shader *pc =
      agx_get_precompiled(cache, LIBAGX_HELPER);

   return pc ? (pc->ptr | 1) : 0;
}
