{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675876845400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675876845402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  8 12:20:45 2023 " "Processing started: Wed Feb  8 12:20:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675876845402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675876845402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675876845402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1675876845934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavior " "Found design unit 1: alu-Behavior" {  } { { "alu.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876846925 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876846925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675876846925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-Behavior " "Found design unit 1: fulladd-Behavior" {  } { { "fulladd.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/fulladd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876846973 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876846973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675876846973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-Behavior " "Found design unit 1: adder4-Behavior" {  } { { "adder4.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/adder4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876847068 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "adder4.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/adder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876847068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675876847068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder16-Behavior " "Found design unit 1: adder16-Behavior" {  } { { "adder16.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/adder16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876847133 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/adder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876847133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675876847133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32-Behavior " "Found design unit 1: adder32-Behavior" {  } { { "adder32.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/adder32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876847183 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/adder32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876847183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675876847183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876847239 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876847239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675876847239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg32-Behavior " "Found design unit 1: sseg32-Behavior" {  } { { "sseg32.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/sseg32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876847283 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg32 " "Found entity 1: sseg32" {  } { { "sseg32.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/sseg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876847283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675876847283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bufr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufr-Behavior " "Found design unit 1: bufr-Behavior" {  } { { "bufr.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/bufr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876847322 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufr " "Found entity 1: bufr" {  } { { "bufr.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/bufr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876847322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675876847322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_block " "Found entity 1: lab3_block" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675876847358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675876847358 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_block " "Elaborating entity \"lab3_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675876847572 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 184 128 296 200 "SW\[3..0\]" "" } { 232 144 312 248 "SW\[7..4\]" "" } { 288 344 512 304 "SW\[17..15\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1675876847576 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[3..0\] SW3..0 " "Converted element name(s) from \"SW\[3..0\]\" to \"SW3..0\"" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 184 128 296 200 "SW\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675876847577 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..4\] SW7..4 " "Converted element name(s) from \"SW\[7..4\]\" to \"SW7..4\"" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 232 144 312 248 "SW\[7..4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675876847577 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[17..15\] SW17..15 " "Converted element name(s) from \"SW\[17..15\]\" to \"SW17..15\"" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 288 344 512 304 "SW\[17..15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675876847577 ""}  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 184 128 296 200 "SW\[3..0\]" "" } { 232 144 312 248 "SW\[7..4\]" "" } { 288 344 512 304 "SW\[17..15\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1675876847577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg32 sseg32:inst2 " "Elaborating entity \"sseg32\" for hierarchy \"sseg32:inst2\"" {  } { { "lab3_block.bdf" "inst2" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 176 856 1048 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675876847660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg32:inst2\|sseg:stage0 " "Elaborating entity \"sseg\" for hierarchy \"sseg32:inst2\|sseg:stage0\"" {  } { { "sseg32.vhd" "stage0" { Text "/home/student2/jsma/COE 608/Lab3/alu/sseg32.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675876847664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst " "Elaborating entity \"alu\" for hierarchy \"alu:inst\"" {  } { { "lab3_block.bdf" "inst" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 176 616 792 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675876847675 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_add alu.vhd(48) " "VHDL Process Statement warning at alu.vhd(48): signal \"result_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/alu.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1675876847677 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_add alu.vhd(49) " "VHDL Process Statement warning at alu.vhd(49): signal \"cout_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1675876847677 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_sub alu.vhd(54) " "VHDL Process Statement warning at alu.vhd(54): signal \"result_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/alu.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1675876847677 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_sub alu.vhd(55) " "VHDL Process Statement warning at alu.vhd(55): signal \"cout_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/alu.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1675876847678 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_s alu.vhd(67) " "VHDL Process Statement warning at alu.vhd(67): signal \"result_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/student2/jsma/COE 608/Lab3/alu/alu.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1675876847678 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 alu:inst\|adder32:add0 " "Elaborating entity \"adder32\" for hierarchy \"alu:inst\|adder32:add0\"" {  } { { "alu.vhd" "add0" { Text "/home/student2/jsma/COE 608/Lab3/alu/alu.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675876847679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 alu:inst\|adder32:add0\|adder16:stage0 " "Elaborating entity \"adder16\" for hierarchy \"alu:inst\|adder32:add0\|adder16:stage0\"" {  } { { "adder32.vhd" "stage0" { Text "/home/student2/jsma/COE 608/Lab3/alu/adder32.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675876847681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 alu:inst\|adder32:add0\|adder16:stage0\|adder4:stage0 " "Elaborating entity \"adder4\" for hierarchy \"alu:inst\|adder32:add0\|adder16:stage0\|adder4:stage0\"" {  } { { "adder16.vhd" "stage0" { Text "/home/student2/jsma/COE 608/Lab3/alu/adder16.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675876847683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd alu:inst\|adder32:add0\|adder16:stage0\|adder4:stage0\|fulladd:stage0 " "Elaborating entity \"fulladd\" for hierarchy \"alu:inst\|adder32:add0\|adder16:stage0\|adder4:stage0\|fulladd:stage0\"" {  } { { "adder4.vhd" "stage0" { Text "/home/student2/jsma/COE 608/Lab3/alu/adder4.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675876847686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufr bufr:inst1 " "Elaborating entity \"bufr\" for hierarchy \"bufr:inst1\"" {  } { { "lab3_block.bdf" "inst1" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 176 376 552 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675876847746 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 312 1144 1320 328 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 312 1144 1320 328 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 312 1144 1320 328 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 296 1144 1320 312 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 296 1144 1320 312 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 296 1144 1320 312 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 280 1144 1320 296 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 280 1144 1320 296 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 280 1144 1320 296 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 264 1144 1320 280 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 264 1144 1320 280 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 264 1144 1320 280 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 248 1144 1320 264 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 248 1144 1320 264 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 248 1144 1320 264 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 232 1144 1320 248 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 232 1144 1320 248 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab3_block.bdf" "" { Schematic "/home/student2/jsma/COE 608/Lab3/alu/lab3_block.bdf" { { 232 1144 1320 248 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675876850073 "|lab3_block|HEX5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1675876850073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1675876850130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675876851418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675876851418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675876852096 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675876852096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675876852096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675876852096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "991 " "Peak virtual memory: 991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675876852526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  8 12:20:52 2023 " "Processing ended: Wed Feb  8 12:20:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675876852526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675876852526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675876852526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675876852526 ""}
