
---------- Begin Simulation Statistics ----------
final_tick                               2542221972500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227485                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   227483                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.46                       # Real time elapsed on the host
host_tick_rate                              661430248                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200059                       # Number of instructions simulated
sim_ops                                       4200059                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012212                       # Number of seconds simulated
sim_ticks                                 12212127500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.679180                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  363514                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               795798                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2752                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122693                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            878230                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46566                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          286673                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240107                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1093048                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73592                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30791                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200059                       # Number of instructions committed
system.cpu.committedOps                       4200059                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.811997                       # CPI: cycles per instruction
system.cpu.discardedOps                        318581                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   624939                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1485243                       # DTB hits
system.cpu.dtb.data_misses                       9282                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   421982                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       879893                       # DTB read hits
system.cpu.dtb.read_misses                       8193                       # DTB read misses
system.cpu.dtb.write_accesses                  202957                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      605350                       # DTB write hits
system.cpu.dtb.write_misses                      1089                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18171                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3737568                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1191747                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           694717                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17139149                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172058                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1007800                       # ITB accesses
system.cpu.itb.fetch_acv                          847                       # ITB acv
system.cpu.itb.fetch_hits                      999544                       # ITB hits
system.cpu.itb.fetch_misses                      8256                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4231     69.39%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.04% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.10% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.15% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6097                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14441                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5146                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4860                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11271506500     92.27%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9394500      0.08%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19556000      0.16%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               915589000      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12216046000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898664                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944423                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8182220500     66.98%     66.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4033826500     33.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24410731                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85461      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543710     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840342     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593279     14.13%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200059                       # Class of committed instruction
system.cpu.quiesceCycles                        13524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7271582                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          446                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318925                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22776457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22776457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22776457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22776457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116802.343590                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116802.343590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116802.343590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116802.343590                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13012492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13012492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13012492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13012492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66730.728205                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66730.728205                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66730.728205                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66730.728205                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22426960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22426960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116807.083333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116807.083333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12812995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12812995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66734.348958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66734.348958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.276879                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539719791000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.276879                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204805                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204805                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131235                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34908                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89132                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34599                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28950                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28950                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89722                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41407                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11442624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11442624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6725376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6725817                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18179705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160494                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002785                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052701                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160047     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     447      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160494                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837955538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378536750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475773500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5738176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4502528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10240704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5738176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5738176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34908                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469875212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368693170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838568382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469875212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469875212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182942080                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182942080                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182942080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469875212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368693170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1021510462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000144614750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7490                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7490                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415172                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114328                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123813                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160011                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123813                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10481                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2044                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5803                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2042384750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4846072250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13658.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32408.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105773                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82243                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160011                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123813                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.531033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.263342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.774568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35298     42.40%     42.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24633     29.59%     71.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10275     12.34%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4729      5.68%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2450      2.94%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1472      1.77%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          954      1.15%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          618      0.74%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2820      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83249                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.963284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.369029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.548727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1325     17.69%     17.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5666     75.65%     93.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           318      4.25%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            78      1.04%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.49%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.33%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7490                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.766283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6658     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.16%     90.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              490      6.54%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              187      2.50%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.83%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7490                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9569920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  670784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7791808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10240704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7924032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12212122500                       # Total gap between requests
system.mem_ctrls.avgGap                      43027.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5098624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4471296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7791808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417504976.098554491997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366135712.225408732891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638038539.967749357224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123813                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2589564500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256507750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299729335000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28882.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32074.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2420822.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319550700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169818660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570407460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314635500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     963755520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5347871670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        185986080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7872025590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.607223                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    430362000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11374085500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274932840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146111295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497236740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320883840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     963755520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5268316200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252980160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7724216595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.503763                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    604902250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11199545250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12204927500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1706707                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1706707                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1706707                       # number of overall hits
system.cpu.icache.overall_hits::total         1706707                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89723                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89723                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89723                       # number of overall misses
system.cpu.icache.overall_misses::total         89723                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5525061500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5525061500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5525061500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5525061500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1796430                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1796430                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1796430                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1796430                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049945                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049945                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049945                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049945                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61579.099005                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61579.099005                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61579.099005                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61579.099005                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89132                       # number of writebacks
system.cpu.icache.writebacks::total             89132                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89723                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89723                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89723                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89723                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5435339500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5435339500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5435339500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5435339500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049945                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049945                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049945                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049945                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60579.110150                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60579.110150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60579.110150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60579.110150                       # average overall mshr miss latency
system.cpu.icache.replacements                  89132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1706707                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1706707                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89723                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89723                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5525061500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5525061500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1796430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1796430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049945                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049945                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61579.099005                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61579.099005                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89723                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89723                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5435339500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5435339500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049945                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049945                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60579.110150                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60579.110150                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.848076                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1760837                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89210                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.738112                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.848076                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3682582                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3682582                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1341145                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1341145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1341145                       # number of overall hits
system.cpu.dcache.overall_hits::total         1341145                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106058                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106058                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106058                       # number of overall misses
system.cpu.dcache.overall_misses::total        106058                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6791239000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6791239000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6791239000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6791239000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1447203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1447203                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1447203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1447203                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073285                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073285                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073285                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64033.255389                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64033.255389                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64033.255389                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64033.255389                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34732                       # number of writebacks
system.cpu.dcache.writebacks::total             34732                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36574                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36574                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36574                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36574                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69484                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69484                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69484                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69484                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4420737000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4420737000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4420737000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4420737000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21598500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21598500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048013                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048013                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048013                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048013                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63622.373496                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63622.373496                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63622.373496                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63622.373496                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103838.942308                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103838.942308                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69328                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       809492                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          809492                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3320840500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3320840500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       859166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       859166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66852.689536                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66852.689536                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2702976500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2702976500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21598500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21598500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66705.572419                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66705.572419                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199986.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199986.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3470398500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3470398500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588037                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588037                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095885                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095885                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61549.349106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61549.349106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28963                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28963                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717760500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717760500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59308.790526                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59308.790526                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62879500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62879500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079081                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079081                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71050.282486                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71050.282486                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61994500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61994500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079081                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079081                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70050.282486                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70050.282486                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542221972500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.254734                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1402964                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69328                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.236614                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.254734                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978764                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978764                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3009390                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3009390                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2626666775500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 322461                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   322461                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   182.93                       # Real time elapsed on the host
host_tick_rate                              449045852                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58988920                       # Number of instructions simulated
sim_ops                                      58988920                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082146                       # Number of seconds simulated
sim_ticks                                 82145580000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.667753                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5646896                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8470206                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1149                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            545132                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7957947                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             188117                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          632088                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           443971                       # Number of indirect misses.
system.cpu.branchPred.lookups                10165104                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  396750                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        42881                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54049614                       # Number of instructions committed
system.cpu.committedOps                      54049614                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.037547                       # CPI: cycles per instruction
system.cpu.discardedOps                        976436                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15036702                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15570692                       # DTB hits
system.cpu.dtb.data_misses                       3320                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10555544                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10877604                       # DTB read hits
system.cpu.dtb.read_misses                       3034                       # DTB read misses
system.cpu.dtb.write_accesses                 4481158                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4693088                       # DTB write hits
system.cpu.dtb.write_misses                       286                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123543                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38522712                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11483756                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4950931                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        91063233                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.329213                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18022645                       # ITB accesses
system.cpu.itb.fetch_acv                          130                       # ITB acv
system.cpu.itb.fetch_hits                    18021210                       # ITB hits
system.cpu.itb.fetch_misses                      1435                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4956      9.72%      9.99% # number of callpals executed
system.cpu.kern.callpal::rdps                     301      0.59%     10.58% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.58% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.58% # number of callpals executed
system.cpu.kern.callpal::rti                      393      0.77%     11.35% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.57% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.58% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.42%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51009                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52654                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1919     35.08%     35.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      84      1.54%     37.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3430     62.71%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5470                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1917     48.47%     48.47% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       84      2.12%     51.53% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1917     48.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3955                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              79388456000     96.64%     96.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                62467000      0.08%     96.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                95490500      0.12%     96.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2601856000      3.17%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          82148269500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998958                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.558892                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.723035                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 345                      
system.cpu.kern.mode_good::user                   345                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               524                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 345                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.658397                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.794016                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6612169500      8.05%      8.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          75536100000     91.95%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        164178267                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897374      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37603071     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28380      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10606068     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549638      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84836      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54049614                       # Class of committed instruction
system.cpu.quiesceCycles                       112893                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        73115034                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1311069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2622043                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1839049884                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1839049884                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1839049884                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1839049884                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117933.171989                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117933.171989                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117933.171989                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117933.171989                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            31                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1058482763                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1058482763                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1058482763                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1058482763                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67877.565923                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67877.565923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67877.565923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67877.565923                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4850975                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4850975                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115499.404762                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115499.404762                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2750975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2750975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65499.404762                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65499.404762                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1834198909                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1834198909                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117939.744663                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117939.744663                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1055731788                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1055731788                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67883.988426                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67883.988426                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1284098                       # Transaction distribution
system.membus.trans_dist::WriteReq                736                       # Transaction distribution
system.membus.trans_dist::WriteResp               736                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31529                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1264240                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15203                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12118                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12118                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1264241                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19096                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           34                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3792722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3792722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3920397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    161822784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    161822784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3017536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3020571                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               165838683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               76                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1312515                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000114                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010654                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1312366     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     149      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1312515                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2574000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7969528648                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             270973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          170053750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6464122000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80911424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1995008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82906432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80911424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80911424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2017856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2017856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1264241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1295413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31529                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31529                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         984975990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24286249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1009262239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    984975990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        984975990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24564389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24564389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24564389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        984975990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24286249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1033826628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    991669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    480686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000088494500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        57058                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        57058                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2252884                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             937792                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1295413                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1295736                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1295413                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1295736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 784212                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                304067                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            140212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            162533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             68348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            281393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            395400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            146979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4616                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6302519500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2556005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15887538250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12328.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31078.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        53                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   406331                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  887538                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1295413                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1295736                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  501975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  57374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  69526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  56848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  57262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  57174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  57001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  57017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  57087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  57239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  57143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    178                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       209015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.183317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.323159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.748147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        33119     15.85%     15.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38236     18.29%     34.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25612     12.25%     46.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22326     10.68%     57.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20301      9.71%     66.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20183      9.66%     76.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11548      5.52%     81.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5564      2.66%     84.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32126     15.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       209015                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        57058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.959515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.279161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          51392     90.07%     90.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5494      9.63%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           123      0.22%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            27      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         57058                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        57058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.380245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.311068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.581115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29194     51.17%     51.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1342      2.35%     53.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10026     17.57%     71.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10024     17.57%     88.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5849     10.25%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              296      0.52%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              130      0.23%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               87      0.15%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               40      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               35      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         57058                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32716864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50189568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                63467648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82906432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82927104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       398.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       772.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1009.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1009.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82145580000                       # Total gap between requests
system.mem_ctrls.avgGap                      31702.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30763904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1952960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     63467648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 374504678.157972753048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23774377.148472260684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 772624017.019540190697                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1264241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1295736                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14857708000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1029830250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2005631397750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11752.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33037.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1547870.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            244887720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            130138140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           396876900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          279238680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6484452000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6700628730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25903250880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40139473050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.638257                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67278188000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2743000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12129555500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1247829240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            663217995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3253598040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4897675440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6484452000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36745796130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        602107200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53894676045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        656.087352                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1262993750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2743000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  78144879250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16288                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16288                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          342                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3035                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998699                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               358500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2258000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81234884                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1160500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              916500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               93000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     84384803000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17316308                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17316308                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17316308                       # number of overall hits
system.cpu.icache.overall_hits::total        17316308                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1264241                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1264241                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1264241                       # number of overall misses
system.cpu.icache.overall_misses::total       1264241                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  49538614500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49538614500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  49538614500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49538614500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18580549                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18580549                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18580549                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18580549                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.068041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.068041                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.068041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.068041                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39184.470762                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39184.470762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39184.470762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39184.470762                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1264240                       # number of writebacks
system.cpu.icache.writebacks::total           1264240                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1264241                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1264241                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1264241                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1264241                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  48274373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  48274373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  48274373500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  48274373500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.068041                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.068041                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.068041                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.068041                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38184.470762                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38184.470762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38184.470762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38184.470762                       # average overall mshr miss latency
system.cpu.icache.replacements                1264240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17316308                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17316308                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1264241                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1264241                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  49538614500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49538614500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18580549                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18580549                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.068041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.068041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39184.470762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39184.470762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1264241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1264241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  48274373500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  48274373500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.068041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.068041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38184.470762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38184.470762                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999863                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18613340                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1264240                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.722948                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999863                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38425339                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38425339                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15416133                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15416133                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15416133                       # number of overall hits
system.cpu.dcache.overall_hits::total        15416133                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42032                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42032                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42032                       # number of overall misses
system.cpu.dcache.overall_misses::total         42032                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2718790500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2718790500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2718790500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2718790500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15458165                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15458165                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15458165                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15458165                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002719                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002719                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002719                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002719                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64683.824229                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64683.824229                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64683.824229                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64683.824229                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15977                       # number of writebacks
system.cpu.dcache.writebacks::total             15977                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11229                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11229                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30803                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30803                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30803                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30803                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1497                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1497                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1985398000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1985398000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1985398000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1985398000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149817500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149817500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001993                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001993                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001993                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001993                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64454.695971                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64454.695971                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64454.695971                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64454.695971                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100078.490314                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100078.490314                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31138                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10801305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10801305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1404209500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1404209500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10821730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10821730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001887                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001887                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68749.547124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68749.547124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1750                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1750                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1269333500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1269333500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149817500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149817500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67969.665328                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67969.665328                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196869.250986                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196869.250986                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21607                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21607                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1314581000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1314581000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60840.514648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60840.514648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          736                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          736                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    716064500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    716064500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59042.257586                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59042.257586                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13876                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13876                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          382                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          382                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29329000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29329000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026792                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026792                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76777.486911                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76777.486911                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          380                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          380                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     28839500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     28839500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026652                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026652                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75893.421053                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75893.421053                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14106                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14106                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14106                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14106                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84444803000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.938344                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15465477                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31172                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            496.133613                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.938344                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          955                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31004230                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31004230                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3014266297000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 275567                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   275567                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1593.19                       # Real time elapsed on the host
host_tick_rate                              243285590                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   439030018                       # Number of instructions simulated
sim_ops                                     439030018                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.387600                       # Number of seconds simulated
sim_ticks                                387599521500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             20.876433                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                21116552                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            101150190                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3098986                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7309601                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          94227330                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            9196070                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        62105472                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         52909402                       # Number of indirect misses.
system.cpu.branchPred.lookups               116213052                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8284429                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1426796                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   380041098                       # Number of instructions committed
system.cpu.committedOps                     380041098                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.039777                       # CPI: cycles per instruction
system.cpu.discardedOps                      33854850                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 38563317                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    125875559                       # DTB hits
system.cpu.dtb.data_misses                     177320                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 27703132                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     75919051                       # DTB read hits
system.cpu.dtb.read_misses                     177309                       # DTB read misses
system.cpu.dtb.write_accesses                10860185                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    49956508                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            62187157                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          319278420                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          90558811                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         73715822                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        54241288                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.490250                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               135175007                       # ITB accesses
system.cpu.itb.fetch_acv                       794885                       # ITB acv
system.cpu.itb.fetch_hits                   135174944                       # ITB hits
system.cpu.itb.fetch_misses                        63                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1069713     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     798      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                  1063842     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1063440     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               94974      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3292775                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3293263                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1065055     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     397      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1068499     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2133951                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1065055     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      397      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1065055     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2130507                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             314662387000     81.18%     81.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               255868500      0.07%     81.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             72680968500     18.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         387599224000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996777                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998386                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1063708                      
system.cpu.kern.mode_good::user               1063707                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1063851                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1063707                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999866                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999933                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       182437583500     47.07%     47.07% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         205162107500     52.93%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        775199043                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            17139441      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               166658564     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3634      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              32004724      8.42%     56.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               4099977      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4573873      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12295954      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                837152      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               179340      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               52561564     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              42795893     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          19395526      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          7161296      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             20334160      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                380041098                       # Class of committed instruction
system.cpu.tickCycles                       720957755                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       693196                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1386394                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             676473                       # Transaction distribution
system.membus.trans_dist::WriteReq                397                       # Transaction distribution
system.membus.trans_dist::WriteResp               397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19063                       # Transaction distribution
system.membus.trans_dist::WritebackClean       569386                       # Transaction distribution
system.membus.trans_dist::CleanEvict           104748                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16724                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16724                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         569386                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        107087                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1708158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1708158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       371433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       372227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2080385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     72881408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     72881408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9143936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9147112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82028520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            693594                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001698                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  693592    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              693594                       # Request fanout histogram
system.membus.reqLayer0.occupancy              992500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3877748000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          669577500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2857648750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36440704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7923904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44364608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36440704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36440704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1220032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1220032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          569386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          123811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              693197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19063                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19063                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94016380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20443534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             114459914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94016380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94016380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3147661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3147661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3147661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94016380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20443534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            117607576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     56370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     29229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    119227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001952115750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3383                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3383                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              980417                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53028                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      693197                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     588448                       # Number of write requests accepted
system.mem_ctrls.readBursts                    693197                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   588448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 544741                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                532078                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1646                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2385007000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  742280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5168557000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16065.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34815.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    45137                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   39755                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                693197                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               588448                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  116889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       119936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    109.302561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.266694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   105.456537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        89044     74.24%     74.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18648     15.55%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8177      6.82%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2083      1.74%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          993      0.83%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          435      0.36%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          236      0.20%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          110      0.09%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          210      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       119936                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.864913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.354123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.558393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            980     28.97%     28.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1176     34.76%     63.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           190      5.62%     69.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           205      6.06%     75.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           207      6.12%     81.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           150      4.43%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          121      3.58%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           92      2.72%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           80      2.36%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           54      1.60%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           49      1.45%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           28      0.83%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           17      0.50%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           19      0.56%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            9      0.27%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            4      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3383                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.660065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.628416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.052028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2354     69.58%     69.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               61      1.80%     71.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              784     23.17%     94.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              132      3.90%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      1.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3383                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9501184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                34863424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3607104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44364608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             37660672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    114.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  387599257000                       # Total gap between requests
system.mem_ctrls.avgGap                     302423.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1870656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7630528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3607104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4826259.828083921224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19686629.050701756030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9306265.358740903437                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       569386                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       123811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       588448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    987623250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4180933750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9600239269500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1734.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33768.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16314507.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            534186240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            283949490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           602194740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          185377860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30596779200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      57894877200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     100084635360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       190182000090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.666241                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 259556508500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12942800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 115100213000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            322078260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            171207630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           457781100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          108826560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30596779200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41896669530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     113556810240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       187110152520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.740928                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 294797276750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12942800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  79859444750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 397                       # Transaction distribution
system.iobus.trans_dist::WriteResp                397                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          794                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          794                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     794                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               992500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              397000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    387599521500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    176655994                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        176655994                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    176655994                       # number of overall hits
system.cpu.icache.overall_hits::total       176655994                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       569385                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         569385                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       569385                       # number of overall misses
system.cpu.icache.overall_misses::total        569385                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13995251500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13995251500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13995251500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13995251500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    177225379                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    177225379                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    177225379                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    177225379                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003213                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003213                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003213                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003213                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24579.592894                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24579.592894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24579.592894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24579.592894                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       569386                       # number of writebacks
system.cpu.icache.writebacks::total            569386                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       569385                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       569385                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       569385                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       569385                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13425865500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13425865500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13425865500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13425865500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003213                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23579.591138                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23579.591138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23579.591138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23579.591138                       # average overall mshr miss latency
system.cpu.icache.replacements                 569386                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    176655994                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       176655994                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       569385                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        569385                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13995251500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13995251500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    177225379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    177225379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24579.592894                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24579.592894                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       569385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       569385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13425865500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13425865500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23579.591138                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23579.591138                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           177248814                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            569898                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            311.018488                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         355020144                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        355020144                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    123349473                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        123349473                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    123349473                       # number of overall hits
system.cpu.dcache.overall_hits::total       123349473                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       128217                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         128217                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       128217                       # number of overall misses
system.cpu.dcache.overall_misses::total        128217                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8347747000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8347747000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8347747000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8347747000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    123477690                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    123477690                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    123477690                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    123477690                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65106.397748                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65106.397748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65106.397748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65106.397748                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19063                       # number of writebacks
system.cpu.dcache.writebacks::total             19063                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4643                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4643                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4643                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4643                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       123574                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       123574                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       123574                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       123574                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          397                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          397                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8079325000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8079325000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8079325000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8079325000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65380.460291                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65380.460291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65380.460291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65380.460291                       # average overall mshr miss latency
system.cpu.dcache.replacements                 123811                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     74481190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        74481190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       106894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        106894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7259114000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7259114000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     74588084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     74588084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67909.461710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67909.461710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       106850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       106850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7148666000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7148666000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66903.752925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66903.752925                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48868283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48868283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1088633000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1088633000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48889606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48889606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51054.401351                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51054.401351                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16724                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16724                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          397                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          397                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    930659000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    930659000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55648.110500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55648.110500                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          237                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          237                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     20897500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     20897500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.093565                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.093565                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 88175.105485                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 88175.105485                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          237                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          237                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     20660500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     20660500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.093565                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.093565                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 87175.105485                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 87175.105485                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2533                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2533                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2533                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2533                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 387599521500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           123519263                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            124835                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            989.460191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          653                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         247089323                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        247089323                       # Number of data accesses

---------- End Simulation Statistics   ----------
