# Reading F:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do MagSimulator_run_msim_rtl_verilog.do
# if ![file isdirectory MagSimulator_iputf_libs] {
# 	file mkdir MagSimulator_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# ** Warning: (vlib-34) Library already exists at "MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0".
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid146_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid147_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid148_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid149_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid150_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid151_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid152_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid153_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid154_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid155_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid156_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid157_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid158_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid159_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid160_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid164_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid165_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid166_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid167_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid168_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid169_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid170_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid171_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid172_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid173_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid174_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid175_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid179_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid180_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid181_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid182_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid183_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid184_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid185_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid186_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid187_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid188_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid191_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid192_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid193_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid194_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid195_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid196_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid197_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid200_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid201_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid202_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid203_invTables_lutmem.hex ./
# 
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:37 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity fpoint2_multi
# -- Compiling architecture fpmulti of fpoint2_multi
# End time: 17:14:37 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd"              -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:37 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity fpoint2_multi_datapath
# -- Compiling architecture fp_data_path of fpoint2_multi_datapath
# End time: 17:14:37 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd" -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:37 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fpoint2_multi_dspba_library_package
# End time: 17:14:37 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd"         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:37 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fpoint2_multi_dspba_library_package
# -- Compiling entity fpoint2_multi_dspba_delay
# -- Compiling architecture delay of fpoint2_multi_dspba_delay
# End time: 17:14:37 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd"                   -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:37 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPAddSub
# -- Compiling architecture normal of FPAddSub
# ** Warning: F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd(1590): (vcom-1445) Duplicate signal "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" found in sensitivity list.
# End time: 17:14:37 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd"                         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:38 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FPDiv
# -- Compiling architecture beh of FPDiv
# End time: 17:14:38 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:38 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPMult
# -- Compiling architecture normal of FPMult
# End time: 17:14:38 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:38 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity IntToFloat
# -- Compiling architecture normal of IntToFloat
# End time: 17:14:38 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:38 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FloatToInt
# -- Compiling architecture normal of FloatToInt
# End time: 17:14:38 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd"             -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:38 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 17:14:38 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:38 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Loading package FPSqrt_safe_path
# -- Compiling entity FPSqrt
# -- Compiling architecture normal of FPSqrt
# End time: 17:14:38 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v"                                                                                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:38 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v 
# -- Compiling module FPH
# 
# Top level modules:
# 	FPH
# End time: 17:14:38 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo"                                                                                                  
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:39 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo 
# -- Compiling module MULT
# 
# Top level modules:
# 	MULT
# End time: 17:14:39 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:39 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo 
# -- Compiling module ADD
# 
# Top level modules:
# 	ADD
# End time: 17:14:39 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:39 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo 
# -- Compiling module DIV
# 
# Top level modules:
# 	DIV
# End time: 17:14:39 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/MagSimulator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:39 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/MagSimulator.v 
# -- Compiling module MagSimulator
# 
# Top level modules:
# 	MagSimulator
# End time: 17:14:39 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:39 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 17:14:39 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/db {F:/Git/MagSimulator/FPGA/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:40 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/db" F:/Git/MagSimulator/FPGA/db/pll_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 17:14:40 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim {F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:40 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim" F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:14:40 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs=""+acc"" tb 
# Start time: 17:14:40 on Jan 09,2018
# Loading work.tb
# Loading work.MagSimulator
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.MULT
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_mux
# Loading work.DIV
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error (suppressible): (vsim-3053) F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v(79): Illegal output or inout port connection for port 'Data'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target File: F:/Git/MagSimulator/FPGA/MagSimulator.v
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Missing connection for port 'sclr'.
# ** Error (suppressible): (vsim-3053) F:/Git/MagSimulator/FPGA/MagSimulator.v(69): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst File: F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3698): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3769): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3840): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3911): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3983): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4055): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4127): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4199): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4271): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4343): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4415): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4487): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4559): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4631): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4703): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4775): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4847): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4919): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4991): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5063): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5135): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5207): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5279): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5351): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5423): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5494): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5566): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5638): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5710): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5782): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5854): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5926): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5998): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6070): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6142): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6214): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6286): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6358): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6430): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6502): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6574): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6646): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6718): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6790): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6862): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6934): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7006): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7078): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7150): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7222): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7294): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7366): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1i10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0i01O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0lllO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0l1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Missing connection for port 'sclr'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./MagSimulator_run_msim_rtl_verilog.do PAUSED at line 92
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs=\"+acc\" work.tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs=""+acc"" work.tb 
# Start time: 17:14:40 on Jan 09,2018
# Loading work.tb
# Loading work.MagSimulator
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.MULT
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_mux
# Loading work.DIV
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error (suppressible): (vsim-3053) F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v(79): Illegal output or inout port connection for port 'Data'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target File: F:/Git/MagSimulator/FPGA/MagSimulator.v
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Missing connection for port 'sclr'.
# ** Error (suppressible): (vsim-3053) F:/Git/MagSimulator/FPGA/MagSimulator.v(69): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst File: F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3698): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3769): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3840): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3911): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3983): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4055): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4127): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4199): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4271): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4343): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4415): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4487): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4559): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4631): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4703): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4775): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4847): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4919): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4991): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5063): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5135): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5207): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5279): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5351): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5423): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5494): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5566): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5638): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5710): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5782): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5854): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5926): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5998): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6070): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6142): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6214): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6286): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6358): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6430): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6502): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6574): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6646): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6718): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6790): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6862): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6934): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7006): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7078): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7150): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7222): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7294): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7366): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1i10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0i01O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0lllO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0l1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Missing connection for port 'sclr'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./MagSimulator_run_msim_rtl_verilog.do PAUSED at line 92
do MagSimulator_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory MagSimulator_iputf_libs] {
# 	file mkdir MagSimulator_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# ** Warning: (vlib-34) Library already exists at "MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0".
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid146_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid147_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid148_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid149_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid150_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid151_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid152_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid153_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid154_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid155_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid156_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid157_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid158_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid159_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid160_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid164_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid165_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid166_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid167_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid168_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid169_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid170_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid171_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid172_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid173_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid174_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid175_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid179_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid180_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid181_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid182_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid183_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid184_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid185_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid186_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid187_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid188_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid191_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid192_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid193_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid194_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid195_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid196_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid197_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid200_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid201_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid202_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid203_invTables_lutmem.hex ./
# 
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:32 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity fpoint2_multi
# -- Compiling architecture fpmulti of fpoint2_multi
# End time: 17:21:32 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd"              -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:32 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity fpoint2_multi_datapath
# -- Compiling architecture fp_data_path of fpoint2_multi_datapath
# End time: 17:21:32 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd" -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:32 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fpoint2_multi_dspba_library_package
# End time: 17:21:32 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd"         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:32 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fpoint2_multi_dspba_library_package
# -- Compiling entity fpoint2_multi_dspba_delay
# -- Compiling architecture delay of fpoint2_multi_dspba_delay
# End time: 17:21:32 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd"                   -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:32 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPAddSub
# -- Compiling architecture normal of FPAddSub
# ** Warning: F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd(1590): (vcom-1445) Duplicate signal "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" found in sensitivity list.
# End time: 17:21:32 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd"                         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:32 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FPDiv
# -- Compiling architecture beh of FPDiv
# End time: 17:21:32 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:32 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPMult
# -- Compiling architecture normal of FPMult
# End time: 17:21:32 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:33 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity IntToFloat
# -- Compiling architecture normal of IntToFloat
# End time: 17:21:33 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:33 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FloatToInt
# -- Compiling architecture normal of FloatToInt
# End time: 17:21:33 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd"             -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:33 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 17:21:33 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:33 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Loading package FPSqrt_safe_path
# -- Compiling entity FPSqrt
# -- Compiling architecture normal of FPSqrt
# End time: 17:21:33 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v"                                                                                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:33 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v 
# -- Compiling module FPH
# 
# Top level modules:
# 	FPH
# End time: 17:21:33 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo"                                                                                                  
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:33 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo 
# -- Compiling module MULT
# 
# Top level modules:
# 	MULT
# End time: 17:21:33 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:33 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo 
# -- Compiling module ADD
# 
# Top level modules:
# 	ADD
# End time: 17:21:34 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:34 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo 
# -- Compiling module DIV
# 
# Top level modules:
# 	DIV
# End time: 17:21:34 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/MagSimulator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:34 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/MagSimulator.v 
# -- Compiling module MagSimulator
# 
# Top level modules:
# 	MagSimulator
# End time: 17:21:34 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:34 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 17:21:34 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/db {F:/Git/MagSimulator/FPGA/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:34 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/db" F:/Git/MagSimulator/FPGA/db/pll_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 17:21:34 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim {F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:34 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim" F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:21:34 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs=""+acc"" tb 
# Start time: 17:14:40 on Jan 09,2018
# Loading work.tb
# Loading work.MagSimulator
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.MULT
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_mux
# Loading work.DIV
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Missing connection for port 'sclr'.
# ** Error (suppressible): (vsim-3053) F:/Git/MagSimulator/FPGA/MagSimulator.v(69): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst File: F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3698): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3769): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3840): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3911): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3983): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4055): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4127): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4199): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4271): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4343): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4415): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4487): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4559): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4631): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4703): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4775): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4847): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4919): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4991): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5063): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5135): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5207): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5279): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5351): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5423): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5494): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5566): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5638): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5710): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5782): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5854): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5926): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5998): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6070): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6142): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6214): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6286): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6358): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6430): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6502): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6574): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6646): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6718): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6790): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6862): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6934): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7006): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7078): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7150): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7222): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7294): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7366): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1i10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0i01O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0lllO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0l1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Missing connection for port 'sclr'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./MagSimulator_run_msim_rtl_verilog.do PAUSED at line 92
do MagSimulator_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory MagSimulator_iputf_libs] {
# 	file mkdir MagSimulator_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# ** Warning: (vlib-34) Library already exists at "MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0".
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid146_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid147_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid148_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid149_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid150_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid151_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid152_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid153_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid154_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid155_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid156_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid157_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid158_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid159_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid160_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid164_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid165_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid166_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid167_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid168_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid169_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid170_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid171_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid172_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid173_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid174_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid175_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid179_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid180_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid181_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid182_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid183_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid184_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid185_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid186_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid187_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid188_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid191_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid192_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid193_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid194_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid195_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid196_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid197_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid200_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid201_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid202_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid203_invTables_lutmem.hex ./
# 
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:52 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity fpoint2_multi
# -- Compiling architecture fpmulti of fpoint2_multi
# End time: 17:31:52 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd"              -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:52 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity fpoint2_multi_datapath
# -- Compiling architecture fp_data_path of fpoint2_multi_datapath
# End time: 17:31:52 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd" -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:52 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fpoint2_multi_dspba_library_package
# End time: 17:31:52 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd"         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:52 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fpoint2_multi_dspba_library_package
# -- Compiling entity fpoint2_multi_dspba_delay
# -- Compiling architecture delay of fpoint2_multi_dspba_delay
# End time: 17:31:52 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd"                   -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:52 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPAddSub
# -- Compiling architecture normal of FPAddSub
# ** Warning: F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd(1590): (vcom-1445) Duplicate signal "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" found in sensitivity list.
# End time: 17:31:52 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd"                         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:52 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FPDiv
# -- Compiling architecture beh of FPDiv
# End time: 17:31:52 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:53 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPMult
# -- Compiling architecture normal of FPMult
# End time: 17:31:53 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:53 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity IntToFloat
# -- Compiling architecture normal of IntToFloat
# End time: 17:31:53 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:53 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FloatToInt
# -- Compiling architecture normal of FloatToInt
# End time: 17:31:53 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd"             -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:53 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 17:31:53 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:53 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Loading package FPSqrt_safe_path
# -- Compiling entity FPSqrt
# -- Compiling architecture normal of FPSqrt
# End time: 17:31:53 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v"                                                                                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:53 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v 
# -- Compiling module FPH
# 
# Top level modules:
# 	FPH
# End time: 17:31:53 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo"                                                                                                  
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:53 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo 
# -- Compiling module MULT
# 
# Top level modules:
# 	MULT
# End time: 17:31:53 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:54 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo 
# -- Compiling module ADD
# 
# Top level modules:
# 	ADD
# End time: 17:31:54 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:54 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo 
# -- Compiling module DIV
# 
# Top level modules:
# 	DIV
# End time: 17:31:54 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/MagSimulator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:54 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/MagSimulator.v 
# -- Compiling module MagSimulator
# 
# Top level modules:
# 	MagSimulator
# End time: 17:31:54 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:54 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 17:31:54 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/db {F:/Git/MagSimulator/FPGA/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:54 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/db" F:/Git/MagSimulator/FPGA/db/pll_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 17:31:54 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim {F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:55 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim" F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:31:55 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs=""+acc"" tb 
# Start time: 17:14:40 on Jan 09,2018
# Loading work.tb
# Loading work.MagSimulator
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.MULT
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_mux
# Loading work.DIV
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Missing connection for port 'sclr'.
# ** Error (suppressible): (vsim-3053) F:/Git/MagSimulator/FPGA/MagSimulator.v(70): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst File: F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3698): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3769): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3840): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3911): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3983): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4055): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4127): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4199): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4271): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4343): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4415): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4487): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4559): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4631): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4703): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4775): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4847): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4919): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4991): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5063): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5135): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5207): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5279): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5351): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5423): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5494): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5566): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5638): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5710): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5782): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5854): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5926): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5998): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6070): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6142): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6214): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6286): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6358): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6430): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6502): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6574): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6646): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6718): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6790): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6862): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6934): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7006): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7078): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7150): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7222): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7294): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7366): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1i10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0i01O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0lllO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0l1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Missing connection for port 'sclr'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./MagSimulator_run_msim_rtl_verilog.do PAUSED at line 92
do MagSimulator_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory MagSimulator_iputf_libs] {
# 	file mkdir MagSimulator_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# ** Warning: (vlib-34) Library already exists at "MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0".
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid146_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid147_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid148_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid149_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid150_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid151_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid152_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid153_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid154_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid155_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid156_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid157_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid158_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid159_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid160_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid164_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid165_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid166_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid167_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid168_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid169_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid170_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid171_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid172_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid173_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid174_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid175_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid179_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid180_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid181_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid182_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid183_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid184_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid185_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid186_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid187_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid188_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid191_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid192_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid193_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid194_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid195_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid196_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid197_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid200_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid201_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid202_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid203_invTables_lutmem.hex ./
# 
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity fpoint2_multi
# -- Compiling architecture fpmulti of fpoint2_multi
# End time: 17:36:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd"              -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity fpoint2_multi_datapath
# -- Compiling architecture fp_data_path of fpoint2_multi_datapath
# End time: 17:36:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd" -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fpoint2_multi_dspba_library_package
# End time: 17:36:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd"         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fpoint2_multi_dspba_library_package
# -- Compiling entity fpoint2_multi_dspba_delay
# -- Compiling architecture delay of fpoint2_multi_dspba_delay
# End time: 17:36:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd"                   -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPAddSub
# -- Compiling architecture normal of FPAddSub
# ** Warning: F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd(1590): (vcom-1445) Duplicate signal "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" found in sensitivity list.
# End time: 17:36:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd"                         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FPDiv
# -- Compiling architecture beh of FPDiv
# End time: 17:36:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPMult
# -- Compiling architecture normal of FPMult
# End time: 17:36:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity IntToFloat
# -- Compiling architecture normal of IntToFloat
# End time: 17:36:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FloatToInt
# -- Compiling architecture normal of FloatToInt
# End time: 17:36:29 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd"             -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:29 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 17:36:29 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:29 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Loading package FPSqrt_safe_path
# -- Compiling entity FPSqrt
# -- Compiling architecture normal of FPSqrt
# End time: 17:36:29 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v"                                                                                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:29 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v 
# -- Compiling module FPH
# 
# Top level modules:
# 	FPH
# End time: 17:36:29 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo"                                                                                                  
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:29 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo 
# -- Compiling module MULT
# 
# Top level modules:
# 	MULT
# End time: 17:36:29 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:29 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo 
# -- Compiling module ADD
# 
# Top level modules:
# 	ADD
# End time: 17:36:29 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:29 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo 
# -- Compiling module DIV
# 
# Top level modules:
# 	DIV
# End time: 17:36:30 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/MagSimulator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:30 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/MagSimulator.v 
# -- Compiling module MagSimulator
# 
# Top level modules:
# 	MagSimulator
# End time: 17:36:30 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:30 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 17:36:30 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/db {F:/Git/MagSimulator/FPGA/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:30 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/db" F:/Git/MagSimulator/FPGA/db/pll_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 17:36:30 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim {F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:30 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim" F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:36:30 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs=""+acc"" tb 
# Start time: 17:14:40 on Jan 09,2018
# Loading work.tb
# Loading work.MagSimulator
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.MULT
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_mux
# Loading work.DIV
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3698): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3769): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3840): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3911): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3983): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4055): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4127): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4199): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4271): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4343): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4415): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4487): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4559): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4631): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4703): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4775): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4847): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4919): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4991): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5063): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5135): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5207): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5279): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5351): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5423): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5494): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5566): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5638): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5710): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5782): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5854): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5926): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5998): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6070): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6142): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6214): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6286): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6358): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6430): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6502): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6574): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6646): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6718): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6790): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6862): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6934): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7006): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7078): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7150): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7222): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7294): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7366): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1i10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0i01O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0lllO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0l1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: Design size of 22675 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOli1i.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOO00O.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOO1iO.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.nl1illO.m_default.altsyncram_inst
#  Note : MAX 10 PLL locked to incoming clock
# Time: 88000  Instance: tb.target.pll.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v(35)
#    Time: 15992 ns  Iteration: 4  Instance: /tb
# Break in Module tb at F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v line 35
restart -f -nolog
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3698): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3769): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3840): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3911): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3983): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4055): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4127): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4199): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4271): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4343): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4415): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4487): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4559): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4631): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4703): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4775): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4847): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4919): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4991): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5063): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5135): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5207): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5279): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5351): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5423): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5494): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5566): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5638): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5710): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5782): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5854): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5926): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5998): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6070): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6142): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6214): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6286): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6358): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6430): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6502): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6574): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6646): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6718): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6790): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6862): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6934): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7006): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7078): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7150): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7222): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7294): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7366): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1i10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0i01O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0lllO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0l1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Missing connection for port 'sclr'.
quit -sim
# End time: 17:38:16 on Jan 09,2018, Elapsed time: 0:23:36
# Errors: 6, Warnings: 1213
do MagSimulator_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory MagSimulator_iputf_libs] {
# 	file mkdir MagSimulator_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# ** Warning: (vlib-34) Library already exists at "MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0".
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid146_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid147_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid148_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid149_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid150_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid151_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid152_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid153_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid154_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid155_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid156_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid157_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid158_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid159_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid160_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid164_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid165_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid166_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid167_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid168_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid169_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid170_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid171_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid172_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid173_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid174_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid175_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid179_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid180_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid181_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid182_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid183_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid184_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid185_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid186_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid187_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid188_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid191_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid192_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid193_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid194_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid195_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid196_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid197_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid200_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid201_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid202_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid203_invTables_lutmem.hex ./
# 
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:24 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity fpoint2_multi
# -- Compiling architecture fpmulti of fpoint2_multi
# End time: 17:38:24 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd"              -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:24 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity fpoint2_multi_datapath
# -- Compiling architecture fp_data_path of fpoint2_multi_datapath
# End time: 17:38:24 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd" -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:24 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fpoint2_multi_dspba_library_package
# End time: 17:38:24 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd"         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:24 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fpoint2_multi_dspba_library_package
# -- Compiling entity fpoint2_multi_dspba_delay
# -- Compiling architecture delay of fpoint2_multi_dspba_delay
# End time: 17:38:24 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd"                   -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:25 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPAddSub
# -- Compiling architecture normal of FPAddSub
# ** Warning: F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd(1590): (vcom-1445) Duplicate signal "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" found in sensitivity list.
# End time: 17:38:25 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd"                         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:25 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FPDiv
# -- Compiling architecture beh of FPDiv
# End time: 17:38:25 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:25 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPMult
# -- Compiling architecture normal of FPMult
# End time: 17:38:25 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:25 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity IntToFloat
# -- Compiling architecture normal of IntToFloat
# End time: 17:38:25 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:25 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FloatToInt
# -- Compiling architecture normal of FloatToInt
# End time: 17:38:25 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd"             -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:25 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 17:38:25 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:25 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Loading package FPSqrt_safe_path
# -- Compiling entity FPSqrt
# -- Compiling architecture normal of FPSqrt
# End time: 17:38:25 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v"                                                                                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:26 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v 
# -- Compiling module FPH
# 
# Top level modules:
# 	FPH
# End time: 17:38:26 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo"                                                                                                  
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:26 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo 
# -- Compiling module MULT
# 
# Top level modules:
# 	MULT
# End time: 17:38:26 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:26 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo 
# -- Compiling module ADD
# 
# Top level modules:
# 	ADD
# End time: 17:38:26 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:26 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo 
# -- Compiling module DIV
# 
# Top level modules:
# 	DIV
# End time: 17:38:26 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/MagSimulator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:26 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/MagSimulator.v 
# -- Compiling module MagSimulator
# 
# Top level modules:
# 	MagSimulator
# End time: 17:38:26 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:27 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 17:38:27 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/db {F:/Git/MagSimulator/FPGA/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:27 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/db" F:/Git/MagSimulator/FPGA/db/pll_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 17:38:27 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim {F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:27 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim" F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:38:27 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs=""+acc"" tb 
# Start time: 17:38:27 on Jan 09,2018
# Loading work.tb
# Loading work.MagSimulator
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.MULT
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_mux
# Loading work.DIV
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3698): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3769): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3840): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3911): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3983): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4055): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4127): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4199): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4271): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4343): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4415): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4487): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4559): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4631): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4703): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4775): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4847): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4919): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4991): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5063): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5135): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5207): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5279): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5351): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5423): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5494): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5566): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5638): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5710): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5782): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5854): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5926): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5998): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6070): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6142): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6214): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6286): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6358): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6430): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6502): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6574): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6646): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6718): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6790): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6862): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6934): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7006): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7078): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7150): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7222): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7294): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7366): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1i10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0i01O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0lllO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0l1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: Design size of 22675 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOli1i.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOO00O.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOO1iO.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.nl1illO.m_default.altsyncram_inst
#  Note : MAX 10 PLL locked to incoming clock
# Time: 88000  Instance: tb.target.pll.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v(35)
#    Time: 15992 ns  Iteration: 4  Instance: /tb
# Break in Module tb at F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v line 35
add wave -position end  sim:/tb/target/div_inst/q
quit -sim
# End time: 17:40:58 on Jan 09,2018, Elapsed time: 0:02:31
# Errors: 0, Warnings: 203
do MagSimulator_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory MagSimulator_iputf_libs] {
# 	file mkdir MagSimulator_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# ** Warning: (vlib-34) Library already exists at "MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0".
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid146_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid147_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid148_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid149_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid150_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid151_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid152_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid153_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid154_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid155_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid156_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid157_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid158_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid159_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid160_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid164_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid165_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid166_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid167_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid168_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid169_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid170_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid171_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid172_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid173_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid174_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid175_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid179_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid180_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid181_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid182_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid183_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid184_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid185_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid186_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid187_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid188_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid191_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid192_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid193_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid194_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid195_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid196_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid197_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid200_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid201_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid202_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid203_invTables_lutmem.hex ./
# 
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:05 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity fpoint2_multi
# -- Compiling architecture fpmulti of fpoint2_multi
# End time: 17:41:06 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd"              -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:06 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity fpoint2_multi_datapath
# -- Compiling architecture fp_data_path of fpoint2_multi_datapath
# End time: 17:41:06 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd" -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:06 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fpoint2_multi_dspba_library_package
# End time: 17:41:06 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd"         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:06 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fpoint2_multi_dspba_library_package
# -- Compiling entity fpoint2_multi_dspba_delay
# -- Compiling architecture delay of fpoint2_multi_dspba_delay
# End time: 17:41:06 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd"                   -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:06 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPAddSub
# -- Compiling architecture normal of FPAddSub
# ** Warning: F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd(1590): (vcom-1445) Duplicate signal "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" found in sensitivity list.
# End time: 17:41:06 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd"                         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:06 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FPDiv
# -- Compiling architecture beh of FPDiv
# End time: 17:41:06 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:06 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPMult
# -- Compiling architecture normal of FPMult
# End time: 17:41:06 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:06 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity IntToFloat
# -- Compiling architecture normal of IntToFloat
# End time: 17:41:06 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:06 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FloatToInt
# -- Compiling architecture normal of FloatToInt
# End time: 17:41:07 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd"             -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 17:41:07 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Loading package FPSqrt_safe_path
# -- Compiling entity FPSqrt
# -- Compiling architecture normal of FPSqrt
# End time: 17:41:07 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v"                                                                                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v 
# -- Compiling module FPH
# 
# Top level modules:
# 	FPH
# End time: 17:41:07 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo"                                                                                                  
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo 
# -- Compiling module MULT
# 
# Top level modules:
# 	MULT
# End time: 17:41:07 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo 
# -- Compiling module ADD
# 
# Top level modules:
# 	ADD
# End time: 17:41:07 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo 
# -- Compiling module DIV
# 
# Top level modules:
# 	DIV
# End time: 17:41:08 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/MagSimulator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:08 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/MagSimulator.v 
# -- Compiling module MagSimulator
# 
# Top level modules:
# 	MagSimulator
# End time: 17:41:08 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:08 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 17:41:08 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/db {F:/Git/MagSimulator/FPGA/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:08 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/db" F:/Git/MagSimulator/FPGA/db/pll_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 17:41:08 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim {F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:08 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim" F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:41:08 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs=""+acc"" tb 
# Start time: 17:41:08 on Jan 09,2018
# Loading work.tb
# Loading work.MagSimulator
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.MULT
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_mux
# Loading work.DIV
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3698): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3769): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3840): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3911): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3983): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4055): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4127): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4199): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4271): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4343): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4415): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4487): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4559): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4631): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4703): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4775): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4847): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4919): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4991): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5063): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5135): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5207): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5279): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5351): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5423): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5494): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5566): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5638): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5710): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5782): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5854): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5926): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5998): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6070): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6142): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6214): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6286): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6358): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6430): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6502): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6574): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6646): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6718): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6790): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6862): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6934): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7006): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7078): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7150): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7222): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7294): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7366): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1i10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0i01O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0lllO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0l1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: Design size of 22675 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# log -r *
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOli1i.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOO00O.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOO1iO.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.nl1illO.m_default.altsyncram_inst
#  Note : MAX 10 PLL locked to incoming clock
# Time: 88000  Instance: tb.target.pll.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v(35)
#    Time: 15992 ns  Iteration: 4  Instance: /tb
# Break in Module tb at F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v line 35
add wave -position end  sim:/tb/target/div_inst/q
add wave -position end  sim:/tb/target/div_inst/a
add wave -position end  sim:/tb/target/div_inst/b
quit -sim
# End time: 17:44:35 on Jan 09,2018, Elapsed time: 0:03:27
# Errors: 0, Warnings: 203
do MagSimulator_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory MagSimulator_iputf_libs] {
# 	file mkdir MagSimulator_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# ** Warning: (vlib-34) Library already exists at "MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0".
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid146_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid147_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid148_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid149_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid150_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid151_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid152_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid153_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid154_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid155_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid156_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid157_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid158_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid159_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid160_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid164_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid165_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid166_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid167_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid168_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid169_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid170_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid171_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid172_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid173_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid174_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid175_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid179_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid180_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid181_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid182_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid183_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid184_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid185_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid186_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid187_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid188_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid191_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid192_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid193_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid194_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid195_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid196_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid197_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid200_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid201_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid202_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid203_invTables_lutmem.hex ./
# 
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:44 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity fpoint2_multi
# -- Compiling architecture fpmulti of fpoint2_multi
# End time: 17:44:44 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd"              -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:44 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity fpoint2_multi_datapath
# -- Compiling architecture fp_data_path of fpoint2_multi_datapath
# End time: 17:44:44 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd" -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:44 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fpoint2_multi_dspba_library_package
# End time: 17:44:44 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd"         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:44 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fpoint2_multi_dspba_library_package
# -- Compiling entity fpoint2_multi_dspba_delay
# -- Compiling architecture delay of fpoint2_multi_dspba_delay
# End time: 17:44:45 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd"                   -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPAddSub
# -- Compiling architecture normal of FPAddSub
# ** Warning: F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd(1590): (vcom-1445) Duplicate signal "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" found in sensitivity list.
# End time: 17:44:45 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd"                         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FPDiv
# -- Compiling architecture beh of FPDiv
# End time: 17:44:45 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPMult
# -- Compiling architecture normal of FPMult
# End time: 17:44:45 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity IntToFloat
# -- Compiling architecture normal of IntToFloat
# End time: 17:44:45 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FloatToInt
# -- Compiling architecture normal of FloatToInt
# End time: 17:44:45 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd"             -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 17:44:45 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Loading package FPSqrt_safe_path
# -- Compiling entity FPSqrt
# -- Compiling architecture normal of FPSqrt
# End time: 17:44:45 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v"                                                                                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v 
# -- Compiling module FPH
# 
# Top level modules:
# 	FPH
# End time: 17:44:46 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo"                                                                                                  
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo 
# -- Compiling module MULT
# 
# Top level modules:
# 	MULT
# End time: 17:44:46 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo 
# -- Compiling module ADD
# 
# Top level modules:
# 	ADD
# End time: 17:44:46 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo 
# -- Compiling module DIV
# 
# Top level modules:
# 	DIV
# End time: 17:44:46 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/MagSimulator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/MagSimulator.v 
# -- Compiling module MagSimulator
# 
# Top level modules:
# 	MagSimulator
# End time: 17:44:47 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 17:44:47 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/db {F:/Git/MagSimulator/FPGA/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/db" F:/Git/MagSimulator/FPGA/db/pll_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 17:44:47 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim {F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim" F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:44:47 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs=""+acc"" tb 
# Start time: 17:44:47 on Jan 09,2018
# Loading work.tb
# Loading work.MagSimulator
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.MULT
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_mux
# Loading work.DIV
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3698): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3769): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3840): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3911): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3983): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4055): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4127): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4199): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4271): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4343): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4415): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4487): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4559): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4631): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4703): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4775): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4847): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4919): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4991): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5063): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5135): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5207): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5279): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5351): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5423): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5494): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5566): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5638): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5710): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5782): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5854): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5926): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5998): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6070): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6142): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6214): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6286): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6358): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6430): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6502): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6574): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6646): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6718): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6790): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6862): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6934): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7006): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7078): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7150): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7222): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7294): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7366): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1i10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0i01O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0lllO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0l1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: Design size of 22675 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# log -r *
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOli1i.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOO00O.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOO1iO.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.nl1illO.m_default.altsyncram_inst
#  Note : MAX 10 PLL locked to incoming clock
# Time: 88000  Instance: tb.target.pll.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v(35)
#    Time: 15992 ns  Iteration: 4  Instance: /tb
# Break in Module tb at F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v line 35
add wave -position end  sim:/tb/target/div_inst/q
add wave -position end  sim:/tb/target/div_inst/a
add wave -position end  sim:/tb/target/div_inst/b
add wave -position end  sim:/tb/target/mult_inst/a
add wave -position end  sim:/tb/target/mult_inst/b
add wave -position end  sim:/tb/target/Data
add wave -position end  sim:/tb/target/Address
quit -sim
# End time: 17:48:31 on Jan 09,2018, Elapsed time: 0:03:44
# Errors: 0, Warnings: 203
do MagSimulator_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory MagSimulator_iputf_libs] {
# 	file mkdir MagSimulator_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# ** Warning: (vlib-34) Library already exists at "MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0".
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid146_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid147_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid148_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid149_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid150_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid151_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid152_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid153_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid154_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid155_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid156_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid157_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid158_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid159_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid160_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid164_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid165_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid166_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid167_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid168_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid169_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid170_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid171_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid172_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid173_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid174_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid175_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid179_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid180_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid181_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid182_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid183_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid184_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid185_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid186_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid187_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid188_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid191_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid192_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid193_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid194_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid195_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid196_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid197_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid200_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid201_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid202_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid203_invTables_lutmem.hex ./
# 
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:39 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity fpoint2_multi
# -- Compiling architecture fpmulti of fpoint2_multi
# End time: 17:48:39 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd"              -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:39 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity fpoint2_multi_datapath
# -- Compiling architecture fp_data_path of fpoint2_multi_datapath
# End time: 17:48:40 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd" -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:40 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fpoint2_multi_dspba_library_package
# End time: 17:48:40 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd"         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:40 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fpoint2_multi_dspba_library_package
# -- Compiling entity fpoint2_multi_dspba_delay
# -- Compiling architecture delay of fpoint2_multi_dspba_delay
# End time: 17:48:40 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd"                   -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:40 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPAddSub
# -- Compiling architecture normal of FPAddSub
# ** Warning: F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd(1590): (vcom-1445) Duplicate signal "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" found in sensitivity list.
# End time: 17:48:40 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd"                         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:40 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FPDiv
# -- Compiling architecture beh of FPDiv
# End time: 17:48:40 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:40 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPMult
# -- Compiling architecture normal of FPMult
# End time: 17:48:40 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:40 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity IntToFloat
# -- Compiling architecture normal of IntToFloat
# End time: 17:48:40 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:40 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FloatToInt
# -- Compiling architecture normal of FloatToInt
# End time: 17:48:40 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd"             -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:41 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 17:48:41 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:41 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Loading package FPSqrt_safe_path
# -- Compiling entity FPSqrt
# -- Compiling architecture normal of FPSqrt
# End time: 17:48:41 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v"                                                                                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:41 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v 
# -- Compiling module FPH
# 
# Top level modules:
# 	FPH
# End time: 17:48:41 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo"                                                                                                  
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:41 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo 
# -- Compiling module MULT
# 
# Top level modules:
# 	MULT
# End time: 17:48:41 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:41 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo 
# -- Compiling module ADD
# 
# Top level modules:
# 	ADD
# End time: 17:48:41 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:41 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo 
# -- Compiling module DIV
# 
# Top level modules:
# 	DIV
# End time: 17:48:42 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/MagSimulator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:42 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/MagSimulator.v 
# -- Compiling module MagSimulator
# 
# Top level modules:
# 	MagSimulator
# End time: 17:48:42 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:42 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 17:48:42 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/db {F:/Git/MagSimulator/FPGA/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:42 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/db" F:/Git/MagSimulator/FPGA/db/pll_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 17:48:42 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim {F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:42 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim" F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:48:42 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs=""+acc"" tb 
# Start time: 17:48:42 on Jan 09,2018
# Loading work.tb
# Loading work.MagSimulator
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.MULT
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_mux
# Loading work.DIV
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3698): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3769): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3840): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3911): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3983): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4055): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4127): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4199): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4271): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4343): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4415): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4487): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4559): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4631): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4703): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4775): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4847): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4919): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4991): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5063): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5135): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5207): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5279): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5351): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5423): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5494): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5566): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5638): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5710): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5782): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5854): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5926): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5998): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6070): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6142): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6214): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6286): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6358): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6430): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6502): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6574): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6646): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6718): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6790): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6862): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6934): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7006): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7078): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7150): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7222): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7294): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7366): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1i10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0i01O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0lllO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0l1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: Design size of 22675 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# log -r *
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOli1i.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOO00O.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOO1iO.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.nl1illO.m_default.altsyncram_inst
#  Note : MAX 10 PLL locked to incoming clock
# Time: 88000  Instance: tb.target.pll.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v(35)
#    Time: 15992 ns  Iteration: 4  Instance: /tb
# Break in Module tb at F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v line 35
add wave -position end  sim:/tb/target/Address
add wave -position end  sim:/tb/target/actualAddr
add wave -position end  sim:/tb/target/Data
add wave -position end  sim:/tb/target/mult_result
add wave -position end  sim:/tb/target/mult_inst/a
add wave -position end  sim:/tb/target/div_inst/a
add wave -position end  sim:/tb/target/div_inst/b
add wave -position end  sim:/tb/target/div_inst/q
add wave -position end  sim:/tb/target/innerClk
add wave -position end  sim:/tb/target/mult_inst/a
add wave -position end  sim:/tb/target/mult_inst/b
add wave -position end  sim:/tb/target/mult_inst/q
add wave -position end  sim:/tb/target/div_inst/a
add wave -position end  sim:/tb/target/div_inst/b
add wave -position end  sim:/tb/target/div_inst/q
quit -sim
# End time: 20:38:17 on Jan 09,2018, Elapsed time: 2:49:35
# Errors: 0, Warnings: 203
do MagSimulator_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory MagSimulator_iputf_libs] {
# 	file mkdir MagSimulator_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# ** Warning: (vlib-34) Library already exists at "MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0".
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_custom_instr_floating_point_2_multi_0 ./MagSimulator_iputf_libs/nios_custom_instr_floating_point_2_multi_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid146_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid147_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid148_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid149_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid150_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid151_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid152_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid153_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid154_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid155_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid156_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid157_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid158_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid159_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC0_uid160_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid164_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid165_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid166_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid167_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid168_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid169_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid170_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid171_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid172_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid173_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid174_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC1_uid175_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid179_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid180_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid181_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid182_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid183_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid184_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid185_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid186_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid187_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC2_uid188_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid191_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid192_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid193_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid194_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid195_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid196_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC3_uid197_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid200_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid201_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid202_invTables_lutmem.hex ./
# file copy -force F:/Git/MagSimulator/FPGA/DIV_sim/DIV_memoryC4_uid203_invTables_lutmem.hex ./
# 
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:27 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity fpoint2_multi
# -- Compiling architecture fpmulti of fpoint2_multi
# End time: 20:38:27 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd"              -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:27 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_datapath.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity fpoint2_multi_datapath
# -- Compiling architecture fp_data_path of fpoint2_multi_datapath
# End time: 20:38:27 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd" -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library_package.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fpoint2_multi_dspba_library_package
# End time: 20:38:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd"         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/fpoint2_multi_dspba_library.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fpoint2_multi_dspba_library_package
# -- Compiling entity fpoint2_multi_dspba_delay
# -- Compiling architecture delay of fpoint2_multi_dspba_delay
# End time: 20:38:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd"                   -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPAddSub
# -- Compiling architecture normal of FPAddSub
# ** Warning: F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPAddSub/FPAddSub.vhd(1590): (vcom-1445) Duplicate signal "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" found in sensitivity list.
# End time: 20:38:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd"                         -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPDiv/FPDiv.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FPDiv
# -- Compiling architecture beh of FPDiv
# End time: 20:38:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPMult/FPMult.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPMult
# -- Compiling architecture normal of FPMult
# End time: 20:38:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/IntToFloat/IntToFloat.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity IntToFloat
# -- Compiling architecture normal of IntToFloat
# End time: 20:38:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd"               -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FloatToInt/FloatToInt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FloatToInt
# -- Compiling architecture normal of FloatToInt
# End time: 20:38:28 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd"             -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:28 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 20:38:29 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd"                       -work nios_custom_instr_floating_point_2_multi_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:29 on Jan 09,2018
# vcom -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/submodules/FPSqrt/FPSqrt.vhd -work nios_custom_instr_floating_point_2_multi_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Loading package FPSqrt_safe_path
# -- Compiling entity FPSqrt
# -- Compiling architecture normal of FPSqrt
# End time: 20:38:29 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v"                                                                                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:29 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/FPH/simulation/FPH.v 
# -- Compiling module FPH
# 
# Top level modules:
# 	FPH
# End time: 20:38:29 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo"                                                                                                  
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:29 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo 
# -- Compiling module MULT
# 
# Top level modules:
# 	MULT
# End time: 20:38:29 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:29 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/ADD_sim/ADD.vo 
# -- Compiling module ADD
# 
# Top level modules:
# 	ADD
# End time: 20:38:29 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo"                                                                                                    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:29 on Jan 09,2018
# vlog -reportprogress 300 F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo 
# -- Compiling module DIV
# 
# Top level modules:
# 	DIV
# End time: 20:38:30 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/MagSimulator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:30 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/MagSimulator.v 
# -- Compiling module MagSimulator
# 
# Top level modules:
# 	MagSimulator
# End time: 20:38:30 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA {F:/Git/MagSimulator/FPGA/PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:30 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA" F:/Git/MagSimulator/FPGA/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 20:38:30 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/db {F:/Git/MagSimulator/FPGA/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:30 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/db" F:/Git/MagSimulator/FPGA/db/pll_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 20:38:30 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim {F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:30 on Jan 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Git/MagSimulator/FPGA/simulation/modelsim" F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:38:30 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm -L fiftyfivenm_ver -L rtl_work -L work -L nios_custom_instr_floating_point_2_multi_0 -voptargs=""+acc"" tb 
# Start time: 20:38:30 on Jan 09,2018
# Loading work.tb
# Loading work.MagSimulator
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.MULT
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_mux
# Loading work.DIV
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3086): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3104): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3122): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3140): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3158): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3176): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3194): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3212): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/mult_inst/nii1li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/MULT_sim/MULT.vo(3230): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3698): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOli1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3769): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO00O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3840): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/niOO1iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3911): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001ii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(3983): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001il/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4055): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001iO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4127): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl001li/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4199): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iill/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4271): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iilO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4343): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4415): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4487): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0iiOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4559): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4631): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0il1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4703): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4775): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4847): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4919): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(4991): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5063): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Ol1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5135): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5207): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5279): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0OliO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5351): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0Olli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5423): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl1illO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5494): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliillO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5566): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5638): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5710): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliilOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5782): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5854): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5926): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(5998): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6070): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6142): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiO1O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6214): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6286): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nliiOil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6358): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6430): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0O0O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6502): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oii/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6574): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oil/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6646): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OiO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6718): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oli/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6790): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0Oll/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6862): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OlO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(6934): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOi/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7006): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOl/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7078): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll0OOO/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7150): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7222): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11i/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7294): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11l/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(7366): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47805): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli11O/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1i10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16857): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16875): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16893): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16911): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16929): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16947): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l11O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16965): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1ii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(16983): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/n1l1il File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17001): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0i01O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17019): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llli File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17037): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0llll File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17055): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nl0lllO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17073): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iii File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17091): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17109): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17127): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17145): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17163): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0ilO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17181): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOi File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17199): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17217): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0iOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17235): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nli0l1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17253): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17271): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17289): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i0O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17307): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1i1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17325): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iil File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17343): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1iiO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17361): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ili File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17379): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nll1ill File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17397): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17415): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlli10O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17433): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOl File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17451): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nlliiOO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17469): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17487): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil0l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17505): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1i File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17523): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1l File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17541): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/target/div_inst/nllil1O File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) F:/Git/MagSimulator/FPGA/DIV_sim/DIV.vo(17559): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: Design size of 22675 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# log -r *
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOli1i.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOO00O.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.niOO1iO.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb.target.div_inst.nl1illO.m_default.altsyncram_inst
#  Note : MAX 10 PLL locked to incoming clock
# Time: 88000  Instance: tb.target.pll.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v(35)
#    Time: 15992 ns  Iteration: 4  Instance: /tb
# Break in Module tb at F:/Git/MagSimulator/FPGA/simulation/modelsim/tb.v line 35
add wave -position end  sim:/tb/target/innerClk
add wave -position end  sim:/tb/target/mult_inst/a
add wave -position end  sim:/tb/target/mult_inst/b
add wave -position end  sim:/tb/target/mult_inst/q
add wave -position end  sim:/tb/target/div_inst/a
add wave -position end  sim:/tb/target/div_inst/b
add wave -position end  sim:/tb/target/div_inst/q
# End time: 00:39:53 on Jan 10,2018, Elapsed time: 4:01:23
# Errors: 0, Warnings: 203
