
---------- Begin Simulation Statistics ----------
final_tick                               110224650000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 245134                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708616                       # Number of bytes of host memory used
host_op_rate                                   267538                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   407.94                       # Real time elapsed on the host
host_tick_rate                              270198226                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.110225                       # Number of seconds simulated
sim_ticks                                110224650000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.962623                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062956                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8673331                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88897                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15819119                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287880                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551181                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           263301                       # Number of indirect misses.
system.cpu.branchPred.lookups                19659516                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050591                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          987                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.102246                       # CPI: cycles per instruction
system.cpu.discardedOps                        430910                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49083118                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17523773                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083653                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3692699                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.907238                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        110224650                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223172     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737791     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       106531951                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         82014                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1079                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           39                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        82832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          646                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       166614                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            685                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 110224650000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36348                       # Transaction distribution
system.membus.trans_dist::CleanEvict              325                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7400                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       127355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 127355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5228096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5228096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45341                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45341    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               45341                       # Request fanout histogram
system.membus.respLayer1.occupancy          244952500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           227406000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 110224650000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38027                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       106070                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          484                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            45757                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           45757                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           926                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37101                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       248062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                250398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9765120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9855360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           37297                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2326272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           121081                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014907                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.123812                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 119315     98.54%     98.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1727      1.43%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     39      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             121081                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          307026000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         248574999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2778999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 110224650000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  411                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38030                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38441                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 411                       # number of overall hits
system.l2.overall_hits::.cpu.data               38030                       # number of overall hits
system.l2.overall_hits::total                   38441                       # number of overall hits
system.l2.demand_misses::.cpu.inst                515                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44828                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45343                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               515                       # number of overall misses
system.l2.overall_misses::.cpu.data             44828                       # number of overall misses
system.l2.overall_misses::total                 45343                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49780000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4792233000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4842013000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49780000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4792233000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4842013000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            82858                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                83784                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           82858                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               83784                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.556156                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.541022                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.541189                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.556156                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.541022                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.541189                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96660.194175                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106902.672437                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106786.339678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96660.194175                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106902.672437                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106786.339678                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36348                       # number of writebacks
system.l2.writebacks::total                     36348                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45341                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45341                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39426000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3895606000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3935032000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39426000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3895606000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3935032000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.555076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.541010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.541165                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.555076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.541010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.541165                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76704.280156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86903.116425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86787.499173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76704.280156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86903.116425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86787.499173                       # average overall mshr miss latency
system.l2.replacements                          37297                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        69722                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            69722                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        69722                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        69722                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              483                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          483                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           61                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            61                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              7816                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7816                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4029906000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4029906000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         45757                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             45757                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.829185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.829185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106215.070768                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106215.070768                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3271086000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3271086000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.829185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.829185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86215.070768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86215.070768                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            411                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                411                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49780000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49780000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.556156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.556156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96660.194175                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96660.194175                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39426000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39426000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.555076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.555076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76704.280156                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76704.280156                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         30214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6887                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6887                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    762327000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    762327000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        37101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         37101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.185628                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.185628                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110690.721649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110690.721649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6886                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6886                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    624520000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    624520000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.185601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.185601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90694.162068                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90694.162068                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 110224650000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7963.861178                       # Cycle average of tags in use
system.l2.tags.total_refs                      165472                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     45489                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.637627                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.773455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        18.681217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7921.406506                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972151                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5510                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    376559                       # Number of tag accesses
system.l2.tags.data_accesses                   376559                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 110224650000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2868928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2901824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2326272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2326272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           44827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               45341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36348                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36348                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            298445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          26028007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26326452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       298445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           298445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       21104825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21104825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       21104825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           298445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         26028007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47431278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     36348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002782972500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2040                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2040                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154726                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34331                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       45341                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36348                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45341                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36348                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2252                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    754864250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  226580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1604539250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16657.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35407.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    18672                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27052                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 41.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45341                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36348                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.468151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.697269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.643980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19782     55.07%     55.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11515     32.06%     87.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2166      6.03%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          729      2.03%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          351      0.98%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          311      0.87%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          283      0.79%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          317      0.88%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          466      1.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35920                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.211765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.186785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.152267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2035     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.05%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2040                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.808333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.791195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.763969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              275     13.48%     13.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.15%     13.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1600     78.43%     92.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              162      7.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2040                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2900224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2325056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2901824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2326272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        26.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     26.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  110222488000                       # Total gap between requests
system.mem_ctrls.avgGap                    1349294.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2867328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2325056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 298445.039290213259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 26013491.537509985268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 21093793.448198746890                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        44827                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        36348                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13055750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1591483500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2541634777000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25400.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35502.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69925024.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            124921440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             66393525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           157515540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           92498400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8700843840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25201567890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21103892640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55447633275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.042044                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54614452000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3680560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51929638000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            131554500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             69922875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           166040700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           97138980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8700843840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25987107120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20442385920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55594993935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.378956                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  52884324500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3680560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  53659765500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    110224650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 110224650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26999165                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26999165                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26999165                       # number of overall hits
system.cpu.icache.overall_hits::total        26999165                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          926                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            926                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          926                       # number of overall misses
system.cpu.icache.overall_misses::total           926                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63058000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63058000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63058000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63058000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27000091                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27000091                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27000091                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27000091                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 68097.192225                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68097.192225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 68097.192225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68097.192225                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          484                       # number of writebacks
system.cpu.icache.writebacks::total               484                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          926                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          926                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          926                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          926                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     61206000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61206000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     61206000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61206000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66097.192225                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66097.192225                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66097.192225                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66097.192225                       # average overall mshr miss latency
system.cpu.icache.replacements                    484                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26999165                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26999165                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          926                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           926                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63058000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63058000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27000091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27000091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 68097.192225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68097.192225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          926                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          926                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     61206000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61206000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66097.192225                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66097.192225                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 110224650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.454556                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27000091                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               926                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29157.765659                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.454556                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.431108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.431108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.431641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27001017                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27001017                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 110224650000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110224650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 110224650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35057128                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35057128                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35060169                       # number of overall hits
system.cpu.dcache.overall_hits::total        35060169                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       113577                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         113577                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       113665                       # number of overall misses
system.cpu.dcache.overall_misses::total        113665                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7686730000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7686730000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7686730000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7686730000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173834                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173834                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003229                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003229                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003232                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003232                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67678.579290                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67678.579290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67626.182202                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67626.182202                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        69722                       # number of writebacks
system.cpu.dcache.writebacks::total             69722                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        30804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30804                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30804                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        82773                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        82773                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        82857                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        82857                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5907235000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5907235000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5910780000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5910780000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002353                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002353                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002356                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71366.689621                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71366.689621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71337.122995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71337.122995                       # average overall mshr miss latency
system.cpu.dcache.replacements                  82346                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20858434                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20858434                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        45285                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         45285                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1881423000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1881423000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41546.273601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41546.273601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8268                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8268                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        37017                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        37017                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1543879000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1543879000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41707.296647                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41707.296647                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        68292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        68292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5805307000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5805307000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85007.131143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85007.131143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22536                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22536                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        45756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        45756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4363356000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4363356000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95361.395227                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95361.395227                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3041                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3041                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           88                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           88                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.028124                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.028124                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           84                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           84                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3545000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3545000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.026846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42202.380952                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42202.380952                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        55000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        55000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        55000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        55000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        53000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        53000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        53000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110224650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.949519                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35314247                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             82858                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            426.202020                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.949519                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35427913                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35427913                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 110224650000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110224650000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
