#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr 10 06:33:34 2017
# Process ID: 4224
# Current directory: C:/axis_tut/tpg/proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6060 C:\axis_tut\tpg\proj\hdmi_out.xpr
# Log file: C:/axis_tut/tpg/proj/vivado.log
# Journal file: C:/axis_tut/tpg/proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/axis_tut/tpg/proj/hdmi_out.xpr
open_bd_design {C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd}
delete_bd_objs [get_bd_intf_nets v_ycrcb2rgb_0_video_out] [get_bd_intf_nets inverse_color_v1_0_0_m00_axis] [get_bd_cells v_ycrcb2rgb_0]
delete_bd_objs [get_bd_intf_nets v_rgb2ycrcb_0_video_out] [get_bd_cells inverse_color_v1_0_0]
delete_bd_objs [get_bd_intf_nets myip_test1_v1_0_0_m00_axis] [get_bd_cells v_rgb2ycrcb_0]
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells myip_test1_v1_0_0]
undo
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells myip_test1_v1_0_0]
set_property  ip_repo_paths  c:/ip_repo [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/ip_repo C:/axis_tut/ip_repo} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:test_pattern_generator:1.0 test_pattern_generator_0
endgroup
set_property location {2 290 535} [get_bd_cells test_pattern_generator_0]
delete_bd_objs [get_bd_cells test_pattern_generator_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:test_pattern_generator_v1_0:1.0 test_pattern_generator_v1_0_0
endgroup
set_property location {2 249 467} [get_bd_cells test_pattern_generator_v1_0_0]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/video_in] [get_bd_intf_pins test_pattern_generator_v1_0_0/m00_axis]
connect_bd_net [get_bd_pins test_pattern_generator_v1_0_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins test_pattern_generator_v1_0_0/aclken]
connect_bd_net [get_bd_pins test_pattern_generator_v1_0_0/aresetn] [get_bd_pins xlconstant_1/dout]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
set_property  ip_repo_paths  c:/axis_tut/ip_repo [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/axis_tut/ip_repo C:/axis_tut/tpg/repo} [current_project]
update_ip_catalog
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.C_M00_AXIS_TDATA_WIDTH {24}] [get_bd_cells test_pattern_generator_v1_0_0]
endgroup
validate_bd_design
reset_target all [get_files  C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects  [get_files  C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
export_ip_user_files -of_objects [get_files C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/axis_tut/tpg/proj/hdmi_out.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/axis_tut/tpg/proj/hdmi_out.runs/impl_1/hdmi_out_wrapper.sysdef C:/axis_tut/tpg/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf

launch_sdk -workspace C:/axis_tut/tpg/proj/hdmi_out.sdk -hwspec C:/axis_tut/tpg/proj/hdmi_out.sdk/hdmi_out_wrapper.hdf
