{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 18:04:42 2013 " "Info: Processing started: Wed Oct 23 18:04:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off gige_transport -c gige_transport " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off gige_transport -c gige_transport" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "gige_transport EP2S180F1508I4 " "Info: Selected device EP2S180F1508I4 for design \"gige_transport\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_SDRAM:inst26\|altpll:altpll_component\|pll Fast PLL " "Info: Implemented PLL \"PLL_SDRAM:inst26\|altpll:altpll_component\|pll\" as Fast PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_SDRAM:inst26\|altpll:altpll_component\|_clk0 5 2 0 0 " "Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_SDRAM:inst26\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 759 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_TEST:inst7\|altpll:altpll_component\|pll Fast PLL " "Info: Implemented PLL \"PLL_TEST:inst7\|altpll:altpll_component\|pll\" as Fast PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_TEST:inst7\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_TEST:inst7\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 759 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a0 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a0 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a1 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a1 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a0 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a0 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a2 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a2 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a0 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a1 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a1 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a3 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a3 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a1 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a2 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a2 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a4 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a4 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a2 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a3 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a3 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a5 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a5 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a3 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a8 " "Info: Atom \"triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a4 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a4 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a6 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a6 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a0 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a4 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a5 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a5 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a7 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a7 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a1 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a5 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a0 " "Info: Atom \"triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a5 " "Info: Atom \"triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a3 " "Info: Atom \"triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a7 " "Info: Atom \"triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a1 " "Info: Atom \"triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a6 " "Info: Atom \"triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a2 " "Info: Atom \"triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a4 " "Info: Atom \"triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_etd1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a6 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a6 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a8 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a8 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a2 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a6 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a7 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a7 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a9 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a9 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a3 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a7 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a8 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a8 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a10 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a10 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a0 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a4 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a8 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a9 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a9 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a11 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a11 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a1 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a5 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a9 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a10 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a10 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a12 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a12 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a2 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a6 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a10 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a11 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a11 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a13 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a13 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a3 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a7 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a11 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a12 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a12 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a14 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a14 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a4 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a8 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a12 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a13 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a13 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a15 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a15 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a5 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a9 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a13 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a14 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a14 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a16 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a16\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a16 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a16\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a6 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a10 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a14 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a15 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a15 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a17 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a17\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a17 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a17\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a7 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a11 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a15 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a16 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a16\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a16 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a16\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a18 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a18\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a18 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a18\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a8 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a12 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a16 " "Info: Atom \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a16\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a17 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a17\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a17 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a17\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a19 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a19\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a19 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a19\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a9 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a13 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a18 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a18\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a18 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a18\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a20 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a20\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a20 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a20\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a10 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a14 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a19 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a19\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a19 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a19\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a21 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a21\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a21 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a21\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a11 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a15 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a20 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a20\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a20 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a20\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a22 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a22\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a22 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a22\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a12 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a16 " "Info: Atom \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a16\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a21 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a21\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a21 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a21\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a23 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a23\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a23 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a23\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a13 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a22 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a22\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a22 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a22\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a24 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a24\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a24 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a24\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a14 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a23 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a23\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a23 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a23\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a25 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a25\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a25 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a25\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a15 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a24 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a24\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a24 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a24\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a26 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a26\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a26 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a26\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a16 " "Info: Atom \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a16\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a25 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a25\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a25 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a25\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a27 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a27\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a27 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a27\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a26 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a26\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a26 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a26\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a28 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a28\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a28 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a28\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a27 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a27\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a27 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a27\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a29 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a29\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a29 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a29\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a28 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a28\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a28 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a28\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a30 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a30\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a30 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a30\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a29 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a29\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a29 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a29\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a31 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a31\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a31 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a31\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a30 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a30\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a30 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a30\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a32 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a32\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a32 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a32\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a31 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a31\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a31 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a31\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a33 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a33\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a33 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a33\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a32 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a32\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a32 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a32\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a34 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a34\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a34 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a34\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a33 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a33\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a33 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a33\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a35 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a35\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a35 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a35\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a34 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a34\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a34 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a34\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a36 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a36\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a36 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a36\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a35 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a35\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a35 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a35\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a37 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a37\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a37 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a37\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a36 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a36\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a36 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a36\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a38 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a38\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a38 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a38\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a37 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a37\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a37 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a37\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a39 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a39\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a39 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a39\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a38 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a38\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a38 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a38\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a40 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a40\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a40 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a40\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a39 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a39\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a39 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a39\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a41 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a41\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a41 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a41\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a40 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a40\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a40 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a40\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a42 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a42\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a42 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a42\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a41 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a41\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a41 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a41\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a43 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a43\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a43 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a43\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a42 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a42\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a42 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a42\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a44 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a44\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a44 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a44\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a43 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a43\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a43 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a43\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a45 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a45\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a45 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a45\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a44 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a44\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a44 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a44\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a46 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a46\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a46 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a46\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a45 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a45\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a45 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a45\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a47 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a47\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a47 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a47\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a46 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a46\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a46 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a46\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a48 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a48\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a48 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a48\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a47 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a47\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a47 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a47\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a49 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a49\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a49 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a49\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a48 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a48\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a48 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a48\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a50 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a50\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a50 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a50\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a49 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a49\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a49 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a49\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a51 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a51\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a51 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a51\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a50 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a50\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a50 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a50\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a52 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a52\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a52 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a52\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a51 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a51\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a51 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a51\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a53 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a53\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a53 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a53\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a52 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a52\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a52 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a52\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a54 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a54\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a54 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a54\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a53 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a53\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a53 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a53\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a55 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a55\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a55 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a55\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a54 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a54\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a54 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a54\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a56 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a56\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a56 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a56\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a55 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a55\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a55 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a55\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a57 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a57\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a57 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a57\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a56 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a56\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a56 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a56\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a58 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a58\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a58 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a58\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a57 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a57\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a57 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a57\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a59 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a59\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a59 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a59\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a58 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a58\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a58 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a58\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a60 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a60\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a60 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a60\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a59 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a59\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a59 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a59\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a61 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a61\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a61 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a61\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a60 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a60\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a60 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a60\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a62 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a62\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a62 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a62\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a61 " "Info: Atom \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a61\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a61 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a61\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a63 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a63\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a63 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a63\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a62 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a62\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a64 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a64\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a64 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a64\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a63 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a63\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a65 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a65\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a65 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a65\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a64 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a64\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a66 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a66\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a66 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a66\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a65 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a65\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a67 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a67\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a67 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a67\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a66 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a66\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a68 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a68\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a68 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a68\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a67 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a67\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a69 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a69\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a69 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a69\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a68 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a68\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a70 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a70\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a70 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a70\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a69 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a69\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a71 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a71\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a71 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a71\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a70 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a70\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a72 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a72\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a72 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a72\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a71 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a71\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a73 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a73\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a73 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a73\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a72 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a72\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a74 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a74\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a74 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a74\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a73 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a73\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a75 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a75\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a75 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a75\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a74 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a74\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a76 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a76\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a76 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a76\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a75 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a75\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a77 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a77\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a77 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a77\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a76 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a76\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a78 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a78\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a78 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a78\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a77 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a77\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a79 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a79\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a79 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a79\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a78 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a78\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a80 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a80\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a80 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a80\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a79 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a79\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a81 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a81\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a81 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a81\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a80 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a80\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a82 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a82\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a82 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a82\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a81 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a81\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a83 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a83\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a83 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a83\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a82 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a82\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a84 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a84\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a84 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a84\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a83 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a83\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a85 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a85\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a85 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a85\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a84 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a84\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a86 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a86\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a86 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a86\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a85 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a85\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a87 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a87\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a87 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a87\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a86 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a86\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a88 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a88\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a88 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a88\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a87 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a87\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a89 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a89\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a89 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a89\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a88 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a88\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a90 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a90\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a90 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a90\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a89 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a89\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a91 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a91\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a91 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a91\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a90 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a90\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a92 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a92\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a92 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a92\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a91 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a91\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a93 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a93\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a93 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a93\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a92 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a92\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a94 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a94\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a94 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a94\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a93 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a93\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a95 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a95\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a95 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a95\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a94 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a94\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a96 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a96\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a96 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a96\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a95 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a95\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a97 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a97\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a97 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a97\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a96 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a96\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a98 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a98\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a98 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a98\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a97 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a97\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a99 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a99\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a99 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a99\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a98 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a98\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a100 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a100\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a100 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a100\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a99 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a99\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a101 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a101\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a101 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a101\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a100 " "Info: Atom \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a100\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a102 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a102\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a102 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a102\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a103 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a103\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a103 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a103\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a104 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a104\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a104 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a104\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a105 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a105\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a105 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a105\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a106 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a106\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a106 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a106\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a107 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a107\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a107 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a107\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a108 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a108\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a108 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a108\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a109 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a109\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a109 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a109\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a110 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a110\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a110 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a110\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a111 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a111\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a111 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a111\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a112 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a112\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a112 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a112\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a113 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a113\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a113 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a113\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a114 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a114\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a114 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a114\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a115 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a115\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a115 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a115\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a116 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a116\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a116 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a116\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a117 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a117\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a117 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a117\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a118 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a118\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a118 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a118\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a119 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a119\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a119 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a119\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a120 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a120\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a120 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a120\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a121 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a121\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a121 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a121\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a122 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a122\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a122 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a122\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a123 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a123\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a123 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a123\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a124 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a124\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a124 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a124\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a125 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a125\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a125 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a125\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a126 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a126\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a126 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a126\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a127 " "Info: Atom \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a127\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a127 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a127\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a128 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a128\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a129 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a129\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a130 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a130\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a131 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a131\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a132 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a132\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a133 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a133\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a134 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a134\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a135 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a135\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a136 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a136\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a137 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a137\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a138 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a138\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a139 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a139\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a140 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a140\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a141 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a141\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a142 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a142\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a143 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a143\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a144 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a144\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a145 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a145\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a146 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a146\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a147 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a147\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a148 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a148\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a149 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a149\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a150 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a150\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a151 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a151\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a152 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a152\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a153 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a153\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a154 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a154\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a155 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a155\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a156 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a156\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a157 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a157\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a158 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a158\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a159 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a159\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a160 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a160\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a161 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a161\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a162 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a162\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a163 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a163\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a164 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a164\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a165 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a165\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a166 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a166\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a167 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a167\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a168 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a168\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a169 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a169\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a170 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a170\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a171 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a171\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a172 " "Info: Atom \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a172\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a0 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a0 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a1 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a1 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a0 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a0 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a2 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a2 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a0 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a1 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a1 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a3 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a3 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a1 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a2 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a2 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a4 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a4 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a2 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a3 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a3 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a5 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a5 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a3 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a4 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a4 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a6 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a6 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a0 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a4 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a5 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a5 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a7 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a7 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a1 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a5 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a6 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a6 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a8 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a8 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a2 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a6 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a7 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a7 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a9 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a9 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a3 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a7 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a8 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a8 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a10 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a10 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a0 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a4 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a8 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a9 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a9 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a11 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a11 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a1 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a5 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a9 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a10 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a10 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a12 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a12 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a2 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a6 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a10 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a11 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a11 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a13 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a13 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a3 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a7 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a11 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a12 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a12 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a14 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a14 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a4 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a8 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a12 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a13 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a13 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a15 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a15 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a5 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a9 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a13 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a14 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a14 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a16 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a16 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a6 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a10 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a14 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a15 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a15 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a17 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a17 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a7 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a11 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a15 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a16 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a16 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a18 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 579 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a18 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 579 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a8 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a12 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a16 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_f0p3:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_f0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_f0p3.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a17 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a17 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a19 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a19 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a9 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a13 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a18 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 579 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a18 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 579 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a20 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 639 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a20 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 639 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a10 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a14 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a19 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a19 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a21 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a21 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a11 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a15 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a20 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 639 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a20 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 639 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a22 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a22 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a12 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a16 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j0p3:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j0p3.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a21 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a21 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a23 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a23 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a13 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a22 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a22 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a24 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 759 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a24 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 759 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a14 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a23 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a23 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a25 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 789 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a25 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 789 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a15 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a24 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 759 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a24 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 759 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a26 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a26 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a16 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_53p3:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_53p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_53p3.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a25 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 789 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a25 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 789 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a27 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a27 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a26 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a26 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a28 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a28 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a27 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a27 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a29 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a29 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a28 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a28 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a30 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a30 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a29 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a29 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a31 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a31 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a30 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a30 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a32 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a32\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 999 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a32 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a32\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 999 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a31 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a31 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a33 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a33\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a33 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a33\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a32 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a32\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 999 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a32 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a32\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 999 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a34 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a34\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1059 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a34 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a34\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1059 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a33 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a33\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a33 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a33\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a35 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a35\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a35 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a35\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a34 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a34\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1059 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a34 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a34\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1059 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a36 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a36\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1119 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a36 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a36\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1119 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a35 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a35\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a35 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a35\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a37 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a37\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1149 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a37 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a37\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1149 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a36 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a36\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1119 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a36 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a36\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1119 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a38 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a38\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1179 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a38 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a38\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1179 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a37 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a37\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1149 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a37 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a37\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1149 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a39 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a39\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1209 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a39 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a39\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1209 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a38 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a38\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1179 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a38 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a38\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1179 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a40 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a40\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a40 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a40\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a39 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a39\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1209 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a39 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a39\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1209 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a41 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a41\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1269 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a41 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a41\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1269 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a40 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a40\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a40 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a40\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a42 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a42\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a42 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a42\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a41 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a41\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1269 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a41 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a41\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1269 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a43 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a43\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1329 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a43 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a43\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1329 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a42 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a42\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a42 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a42\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a44 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a44\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a44 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a44\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a43 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a43\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1329 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a43 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a43\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1329 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a45 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a45\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1389 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a45 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a45\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1389 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a44 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a44\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a44 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a44\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a46 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a46\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1419 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a46 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a46\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1419 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a45 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a45\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1389 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a45 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a45\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1389 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a47 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a47\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1449 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a47 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a47\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1449 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a46 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a46\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1419 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a46 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a46\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1419 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a48 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a48\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1479 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a48 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a48\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1479 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a47 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a47\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1449 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a47 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a47\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1449 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a49 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a49\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1509 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a49 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a49\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1509 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a48 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a48\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1479 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a48 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a48\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1479 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a50 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a50\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1539 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a50 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a50\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1539 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a49 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a49\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1509 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a49 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a49\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1509 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a51 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a51\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1569 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a51 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a51\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1569 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a50 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a50\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1539 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a50 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a50\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1539 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a52 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a52\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1599 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a52 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a52\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1599 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a51 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a51\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1569 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a51 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a51\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1569 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a53 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a53\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1629 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a53 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a53\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1629 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a52 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a52\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1599 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a52 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a52\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1599 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a54 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a54\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1659 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a54 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a54\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1659 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a53 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a53\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1629 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a53 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a53\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1629 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a55 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a55\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a55 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a55\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a54 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a54\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1659 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a54 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a54\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1659 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a56 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a56\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a56 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a56\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a55 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a55\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a55 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a55\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a57 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a57\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1749 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a57 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a57\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1749 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a56 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a56\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a56 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a56\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a58 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a58\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1779 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a58 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a58\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1779 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a57 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a57\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1749 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a57 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a57\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1749 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a59 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a59\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a59 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a59\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a58 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a58\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1779 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a58 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a58\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1779 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a60 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a60\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1839 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a60 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a60\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1839 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a59 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a59\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a59 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a59\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a61 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a61\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a61 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a61\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a60 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a60\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1839 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a60 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a60\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1839 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a62 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a62\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1899 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a62 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a62\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1899 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a61 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_g0p3:auto_generated\|ram_block1a61\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g0p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_g0p3.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a61 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a61\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a63 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a63\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a63 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a63\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a62 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a62\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1899 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a64 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a64\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1959 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a64 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a64\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1959 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a63 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a63\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a65 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a65\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 1989 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a65 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a65\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 1989 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a64 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a64\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1959 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a66 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a66\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a66 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a66\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a65 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a65\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 1989 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a67 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a67\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2049 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a67 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a67\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2049 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a66 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a66\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a68 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a68\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2079 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a68 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a68\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2079 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a67 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a67\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2049 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a69 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a69\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2109 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a69 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a69\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2109 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a68 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a68\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2079 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a70 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a70\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2139 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a70 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a70\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2139 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a69 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a69\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2109 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a71 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a71\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2169 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a71 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a71\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2169 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a70 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a70\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2139 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a72 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a72\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2199 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a72 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a72\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2199 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a71 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a71\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2169 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a73 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a73\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2229 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a73 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a73\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2229 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a72 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a72\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2199 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a74 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a74\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2259 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a74 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a74\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2259 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a73 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a73\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2229 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a75 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a75\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2289 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a75 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a75\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2289 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a74 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a74\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2259 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a76 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a76\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2319 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a76 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a76\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2319 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a75 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a75\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2289 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a77 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a77\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a77 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a77\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a76 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a76\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2319 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a78 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a78\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2379 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a78 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a78\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2379 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a77 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a77\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a79 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a79\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2409 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a79 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a79\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2409 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a78 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a78\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2379 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a80 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a80\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2439 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a80 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a80\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2439 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a79 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a79\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2409 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a81 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a81\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2469 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a81 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a81\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2469 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a80 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a80\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2439 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a82 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a82\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2499 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a82 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a82\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2499 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a81 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a81\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2469 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a83 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a83\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2529 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a83 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a83\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2529 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a82 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a82\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2499 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a84 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a84\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2559 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a84 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a84\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2559 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a83 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a83\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2529 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a85 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a85\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2589 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a85 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a85\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2589 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a84 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a84\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2559 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a86 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a86\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2619 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a86 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a86\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2619 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a85 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a85\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2589 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a87 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a87\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2649 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a87 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a87\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2649 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a86 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a86\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2619 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a88 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a88\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2679 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a88 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a88\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2679 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a87 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a87\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2649 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a89 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a89\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2709 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a89 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a89\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2709 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a88 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a88\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2679 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a90 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a90\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2739 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a90 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a90\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2739 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a89 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a89\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2709 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a91 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a91\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2769 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a91 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a91\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2769 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a90 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a90\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2739 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a92 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a92\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2799 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a92 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a92\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2799 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a91 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a91\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2769 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a93 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a93\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2829 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a93 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a93\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2829 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a92 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a92\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2799 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a94 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a94\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2859 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a94 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a94\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2859 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a93 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a93\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2829 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a95 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a95\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2889 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a95 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a95\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2889 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a94 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a94\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2859 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a96 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a96\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2919 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a96 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a96\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2919 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a95 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a95\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2889 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a97 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a97\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2949 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a97 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a97\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2949 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a96 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a96\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2919 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a98 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a98\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 2979 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a98 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a98\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 2979 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a97 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a97\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2949 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a99 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a99\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3009 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a99 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a99\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3009 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a98 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a98\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 2979 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a100 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a100\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3039 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a100 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a100\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3039 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a99 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a99\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 3009 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a101 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a101\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3069 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a101 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a101\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3069 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a100 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_33p3:auto_generated\|ram_block1a100\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_33p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_33p3.tdf" 3039 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a102 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a102\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3099 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a102 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a102\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3099 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a103 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a103\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3129 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a103 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a103\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3129 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a104 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a104\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3159 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a104 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a104\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3159 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a105 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a105\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a105 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a105\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a106 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a106\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3219 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a106 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a106\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3219 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a107 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a107\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3249 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a107 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a107\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3249 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a108 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a108\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3279 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a108 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a108\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3279 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a109 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a109\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3309 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a109 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a109\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3309 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a110 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a110\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a110 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a110\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a111 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a111\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3369 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a111 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a111\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3369 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a112 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a112\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a112 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a112\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a113 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a113\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3429 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a113 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a113\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3429 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a114 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a114\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3459 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a114 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a114\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3459 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a115 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a115\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3489 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a115 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a115\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3489 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a116 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a116\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3519 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a116 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a116\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3519 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a117 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a117\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3549 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a117 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a117\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3549 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a118 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a118\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3579 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a118 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a118\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3579 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a119 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a119\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3609 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a119 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a119\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3609 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a120 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a120\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3639 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a120 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a120\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3639 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a121 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a121\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3669 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a121 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a121\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3669 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a122 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a122\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3699 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a122 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a122\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3699 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a123 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a123\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3729 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a123 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a123\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3729 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a124 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a124\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3759 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a124 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a124\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3759 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a125 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a125\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3789 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a125 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a125\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3789 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a126 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a126\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3819 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a126 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a126\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3819 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a127 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_j3p3:auto_generated\|ram_block1a127\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_j3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_j3p3.tdf" 3849 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a127 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a127\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3849 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a128 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a128\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3879 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a129 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a129\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3909 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a130 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a130\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3939 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a131 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a131\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3969 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a132 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a132\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a133 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a133\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4029 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a134 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a134\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4059 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a135 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a135\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4089 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a136 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a136\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4119 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a137 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a137\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4149 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a138 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a138\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4179 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a139 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a139\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4209 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a140 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a140\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4239 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a141 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a141\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4269 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a142 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a142\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4299 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a143 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a143\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4329 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a144 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a144\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4359 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a145 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a145\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4389 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a146 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a146\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4419 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a147 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a147\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4449 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a148 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a148\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4479 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a149 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a149\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4509 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a150 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a150\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4539 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a151 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a151\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4569 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a152 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a152\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4599 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a153 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a153\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4629 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a154 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a154\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4659 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a155 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a155\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4689 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a156 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a156\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4719 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a157 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a157\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4749 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a158 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a158\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4779 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a159 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a159\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4809 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a160 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a160\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4839 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a161 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a161\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4869 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a162 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a162\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4899 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a163 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a163\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4929 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a164 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a164\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4959 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a165 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a165\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 4989 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a166 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a166\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 5019 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a167 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a167\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 5049 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a168 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a168\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 5079 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a169 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a169\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 5109 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a170 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a170\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 5139 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a171 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a171\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 5169 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a172 clk0 GND " "Warning (15400): WYSIWYG primitive \"sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_k3p3:auto_generated\|ram_block1a172\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_k3p3.tdf" "" { Text "E:/804/2013_10_22/ssd_ctrl/db/altsyncram_k3p3.tdf" 5199 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } } { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "HC240F1508I " "Info: Device HC240F1508I is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90F1508C4 " "Info: Device EP2S90F1508C4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90F1508I4 " "Info: Device EP2S90F1508I4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S130F1508C4 " "Info: Device EP2S130F1508C4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S130F1508I4 " "Info: Device EP2S130F1508I4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S180F1508C4 " "Info: Device EP2S180F1508C4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ H21 " "Info: Pin ~ASDO~ is reserved at location H21" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F22 " "Info: Pin ~nCSO~ is reserved at location F22" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ H22 " "Info: Pin ~DATA0~ is reserved at location H22" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 435 " "Warning: No exact pin location assignment(s) for 18 pins of 435 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_out " "Info: Pin en_out not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { en_out } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 4784 4960 888 "en_out" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[15\] " "Info: Pin dat_out\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[15] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[14\] " "Info: Pin dat_out\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[14] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[13\] " "Info: Pin dat_out\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[13] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[12\] " "Info: Pin dat_out\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[12] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[11\] " "Info: Pin dat_out\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[11] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[10\] " "Info: Pin dat_out\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[10] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[9\] " "Info: Pin dat_out\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[9] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[8\] " "Info: Pin dat_out\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[8] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[7\] " "Info: Pin dat_out\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[7] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[6\] " "Info: Pin dat_out\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[6] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[5\] " "Info: Pin dat_out\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[5] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[4\] " "Info: Pin dat_out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[4] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[3\] " "Info: Pin dat_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[3] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[2\] " "Info: Pin dat_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[2] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[1\] " "Info: Pin dat_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[1] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[0\] " "Info: Pin dat_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { dat_out[0] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 888 4784 4960 904 "dat_out\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Info: Pin SW\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SW[7] } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4264 2504 2672 4280 "SW\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_phase180:inst25\|altpll:altpll_component\|pll Enhanced PLL " "Info: Implemented PLL \"sdram_phase180:inst25\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_phase180:inst25\|altpll:altpll_component\|_clk0 1 1 180 4000 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (4000 ps) for sdram_phase180:inst25\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 759 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Critical Warning" "WFARM_FARM_PLL_CLKIN_FED_BY_GCLK" "PLL_TEST:inst7\|altpll:altpll_component\|pll CLK_1 " "Critical Warning: Input pin \"CLK_1\" feeds inclk port of PLL \"PLL_TEST:inst7\|altpll:altpll_component\|pll\" by global clock - I/O timing will be affected" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_1" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 272 80 248 288 "CLK_1" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { CLK_1 } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 688 288 528 872 "inst7" "" } } } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 759 3 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TEST:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 1 0 "Input pin \"%2!s!\" feeds inclk port of PLL \"%1!s!\" by global clock - I/O timing will be affected" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3ro1 " "Info: Entity dcfifo_3ro1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9ol1 " "Info: Entity dcfifo_9ol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe18\|dffe19a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe18\|dffe19a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Info: Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe12\|dffe13a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe12\|dffe13a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe8\|dffe9a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe8\|dffe9a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bol1 " "Info: Entity dcfifo_bol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2f9:dffpipe9\|dffe10a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2f9:dffpipe9\|dffe10a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1f9:dffpipe6\|dffe7a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1f9:dffpipe6\|dffe7a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_euk1 " "Info: Entity dcfifo_euk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6f9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6f9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5f9:dffpipe13\|dffe14a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5f9:dffpipe13\|dffe14a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_u1o1 " "Info: Entity dcfifo_u1o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4f9:dffpipe8\|dffe9a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4f9:dffpipe8\|dffe9a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3f9:dffpipe5\|dffe6a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3f9:dffpipe5\|dffe6a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_signaltap_impl " "Info: Entity sld_signaltap_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \{altera_reserved_tck\} " "Info: set_clock_groups -exclusive -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "gige_transport.sdc " "Info: Reading SDC File: 'gige_transport.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning: Overwriting existing clock: altera_reserved_tck" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "SMA_CLKIN5 port " "Warning: SMA_CLKIN5 could not be matched with a port." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "SMA_CLKIN6 port " "Warning: SMA_CLKIN6 could not be matched with a port." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "SMA_CLKIN7 port " "Warning: SMA_CLKIN7 could not be matched with a port." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "SMA_CLKIN8 port " "Warning: SMA_CLKIN8 could not be matched with a port." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "create_clock -name \{CLK_IN\} -period 6.667 -waveform \{ 0.000 3.333 \} \[get_ports \{SMA_CLKIN5 SMA_CLKIN6 SMA_CLKIN7 SMA_CLKIN8\}\] " "Warning: Ignored assignment: create_clock -name \{CLK_IN\} -period 6.667 -waveform \{ 0.000 3.333 \} \[get_ports \{SMA_CLKIN5 SMA_CLKIN6 SMA_CLKIN7 SMA_CLKIN8\}\]" { { "Warning" "WSTA_EMPTY_COLLECTION" "<targets> " "Warning: Argument <targets> is an empty collection" {  } {  } 0 0 "Argument %1!s! is an empty collection" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "SDRAM_B_CLK port " "Warning: SDRAM_B_CLK could not be matched with a port." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "SDRAM_C_CLK port " "Warning: SDRAM_C_CLK could not be matched with a port." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "SDRAM_D_CLK port " "Warning: SDRAM_D_CLK could not be matched with a port." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst25\|altpll_component\|pll\|inclk\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{sdram_phase180:inst25\|altpll:altpll_component\|_clk0\} \{inst25\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{inst25\|altpll_component\|pll\|inclk\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{sdram_phase180:inst25\|altpll:altpll_component\|_clk0\} \{inst25\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_TEST:inst7\|altpll:altpll_component\|_clk0\} \{inst7\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{inst7\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_TEST:inst7\|altpll:altpll_component\|_clk0\} \{inst7\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst26\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{PLL_SDRAM:inst26\|altpll:altpll_component\|_clk0\} \{inst26\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{inst26\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{PLL_SDRAM:inst26\|altpll:altpll_component\|_clk0\} \{inst26\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "PLL_MAIN:inst5\|altpll:altpll_component\|_clk0 clock " "Warning: PLL_MAIN:inst5\|altpll:altpll_component\|_clk0 could not be matched with a clock." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "PLL_MAIN:inst5\|altpll:altpll_component\|_clk1 clock " "Warning: PLL_MAIN:inst5\|altpll:altpll_component\|_clk1 could not be matched with a clock." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "PLL_SYS:inst36\|altpll:altpll_component\|_clk0 clock " "Warning: PLL_SYS:inst36\|altpll:altpll_component\|_clk0 could not be matched with a clock." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "PLL_TEST:inst7\|altpll:altpll_component\|_clk3 clock " "Warning: PLL_TEST:inst7\|altpll:altpll_component\|_clk3 could not be matched with a clock." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_8f9:dffpipe14\|dffe15a* keeper " "Warning: *ws_dgrp\|dffpipe_8f9:dffpipe14\|dffe15a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_8f9:dffpipe14\|dffe15a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_8f9:dffpipe14\|dffe15a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*ws_dgrp\|dffpipe_8f9:dffpipe14\|dffe15a*\}\] " "Warning: Argument -to with value \[get_keepers \{*ws_dgrp\|dffpipe_8f9:dffpipe14\|dffe15a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_7f9:dffpipe11\|dffe12a* keeper " "Warning: *rs_dgwp\|dffpipe_7f9:dffpipe11\|dffe12a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_7f9:dffpipe11\|dffe12a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_7f9:dffpipe11\|dffe12a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*rs_dgwp\|dffpipe_7f9:dffpipe11\|dffe12a*\}\] " "Warning: Argument -to with value \[get_keepers \{*rs_dgwp\|dffpipe_7f9:dffpipe11\|dffe12a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_id9:dffpipe11\|dffe12a* keeper " "Warning: *ws_dgrp\|dffpipe_id9:dffpipe11\|dffe12a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_id9:dffpipe11\|dffe12a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_id9:dffpipe11\|dffe12a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*ws_dgrp\|dffpipe_id9:dffpipe11\|dffe12a*\}\] " "Warning: Argument -to with value \[get_keepers \{*ws_dgrp\|dffpipe_id9:dffpipe11\|dffe12a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_hd9:dffpipe8\|dffe9a* keeper " "Warning: *rs_dgwp\|dffpipe_hd9:dffpipe8\|dffe9a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_hd9:dffpipe8\|dffe9a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_hd9:dffpipe8\|dffe9a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*rs_dgwp\|dffpipe_hd9:dffpipe8\|dffe9a*\}\] " "Warning: Argument -to with value \[get_keepers \{*rs_dgwp\|dffpipe_hd9:dffpipe8\|dffe9a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_df9:dffpipe9\|dffe10a* keeper " "Warning: *ws_dgrp\|dffpipe_df9:dffpipe9\|dffe10a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_df9:dffpipe9\|dffe10a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_df9:dffpipe9\|dffe10a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*ws_dgrp\|dffpipe_df9:dffpipe9\|dffe10a*\}\] " "Warning: Argument -to with value \[get_keepers \{*ws_dgrp\|dffpipe_df9:dffpipe9\|dffe10a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_cf9:dffpipe6\|dffe7a* keeper " "Warning: *rs_dgwp\|dffpipe_cf9:dffpipe6\|dffe7a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_cf9:dffpipe6\|dffe7a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_cf9:dffpipe6\|dffe7a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*rs_dgwp\|dffpipe_cf9:dffpipe6\|dffe7a*\}\] " "Warning: Argument -to with value \[get_keepers \{*rs_dgwp\|dffpipe_cf9:dffpipe6\|dffe7a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_bf9:dffpipe17\|dffe18a* keeper " "Warning: *ws_dgrp\|dffpipe_bf9:dffpipe17\|dffe18a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_bf9:dffpipe17\|dffe18a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_bf9:dffpipe17\|dffe18a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*ws_dgrp\|dffpipe_bf9:dffpipe17\|dffe18a*\}\] " "Warning: Argument -to with value \[get_keepers \{*ws_dgrp\|dffpipe_bf9:dffpipe17\|dffe18a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_9f9:dffpipe13\|dffe14a* keeper " "Warning: *rs_dgwp\|dffpipe_9f9:dffpipe13\|dffe14a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_9f9:dffpipe13\|dffe14a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_9f9:dffpipe13\|dffe14a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*rs_dgwp\|dffpipe_9f9:dffpipe13\|dffe14a*\}\] " "Warning: Argument -to with value \[get_keepers \{*rs_dgwp\|dffpipe_9f9:dffpipe13\|dffe14a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a* keeper " "Warning: *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*\}\] " "Warning: Argument -to with value \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* keeper " "Warning: *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\] " "Warning: Argument -to with value \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a* keeper " "Warning: *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*\}\] " "Warning: Argument -to with value \[get_keepers \{*ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* keeper " "Warning: *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*\}\] " "Warning: Argument -to with value \[get_keepers \{*rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_1f9:dffpipe12\|dffe13a* keeper " "Warning: *ws_dgrp\|dffpipe_1f9:dffpipe12\|dffe13a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_1f9:dffpipe12\|dffe13a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_1f9:dffpipe12\|dffe13a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*ws_dgrp\|dffpipe_1f9:dffpipe12\|dffe13a*\}\] " "Warning: Argument -to with value \[get_keepers \{*ws_dgrp\|dffpipe_1f9:dffpipe12\|dffe13a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_ve9:dffpipe8\|dffe9a* keeper " "Warning: *rs_dgwp\|dffpipe_ve9:dffpipe8\|dffe9a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_ve9:dffpipe8\|dffe9a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_ve9:dffpipe8\|dffe9a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*rs_dgwp\|dffpipe_ve9:dffpipe8\|dffe9a*\}\] " "Warning: Argument -to with value \[get_keepers \{*rs_dgwp\|dffpipe_ve9:dffpipe8\|dffe9a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_hf9:dffpipe9\|dffe10a* keeper " "Warning: *ws_dgrp\|dffpipe_hf9:dffpipe9\|dffe10a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_hf9:dffpipe9\|dffe10a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_hf9:dffpipe9\|dffe10a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*ws_dgrp\|dffpipe_hf9:dffpipe9\|dffe10a*\}\] " "Warning: Argument -to with value \[get_keepers \{*ws_dgrp\|dffpipe_hf9:dffpipe9\|dffe10a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_gf9:dffpipe6\|dffe7a* keeper " "Warning: *rs_dgwp\|dffpipe_gf9:dffpipe6\|dffe7a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_gf9:dffpipe6\|dffe7a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_gf9:dffpipe6\|dffe7a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*rs_dgwp\|dffpipe_gf9:dffpipe6\|dffe7a*\}\] " "Warning: Argument -to with value \[get_keepers \{*rs_dgwp\|dffpipe_gf9:dffpipe6\|dffe7a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_3f9:dffpipe12\|dffe13a* keeper " "Warning: *ws_dgrp\|dffpipe_3f9:dffpipe12\|dffe13a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_3f9:dffpipe12\|dffe13a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_3f9:dffpipe12\|dffe13a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*ws_dgrp\|dffpipe_3f9:dffpipe12\|dffe13a*\}\] " "Warning: Argument -to with value \[get_keepers \{*ws_dgrp\|dffpipe_3f9:dffpipe12\|dffe13a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_2f9:dffpipe9\|dffe10a* keeper " "Warning: *rs_dgwp\|dffpipe_2f9:dffpipe9\|dffe10a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_2f9:dffpipe9\|dffe10a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_2f9:dffpipe9\|dffe10a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*rs_dgwp\|dffpipe_2f9:dffpipe9\|dffe10a*\}\] " "Warning: Argument -to with value \[get_keepers \{*rs_dgwp\|dffpipe_2f9:dffpipe9\|dffe10a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a* keeper " "Warning: *ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a*\}\] " "Warning: Argument -to with value \[get_keepers \{*ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a* keeper " "Warning: *rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a*\}\] " "Warning: Argument -to with value \[get_keepers \{*rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_ff9:dffpipe8\|dffe9a* keeper " "Warning: *ws_dgrp\|dffpipe_ff9:dffpipe8\|dffe9a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ff9:dffpipe8\|dffe9a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ff9:dffpipe8\|dffe9a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*ws_dgrp\|dffpipe_ff9:dffpipe8\|dffe9a*\}\] " "Warning: Argument -to with value \[get_keepers \{*ws_dgrp\|dffpipe_ff9:dffpipe8\|dffe9a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_ef9:dffpipe5\|dffe6a* keeper " "Warning: *rs_dgwp\|dffpipe_ef9:dffpipe5\|dffe6a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_ef9:dffpipe5\|dffe6a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_ef9:dffpipe5\|dffe6a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*rs_dgwp\|dffpipe_ef9:dffpipe5\|dffe6a*\}\] " "Warning: Argument -to with value \[get_keepers \{*rs_dgwp\|dffpipe_ef9:dffpipe5\|dffe6a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a* keeper " "Warning: *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*\}\] " "Warning: Argument -to with value \[get_keepers \{*ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* keeper " "Warning: *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*\}\] " "Warning: Argument -to with value \[get_keepers \{*rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a* keeper " "Warning: *ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a*\}\] " "Warning: Argument -to with value \[get_keepers \{*ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a* keeper " "Warning: *rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a*\}\] " "Warning: Argument -to with value \[get_keepers \{*rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_gd9:dffpipe14\|dffe15a* keeper " "Warning: *ws_dgrp\|dffpipe_gd9:dffpipe14\|dffe15a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_gd9:dffpipe14\|dffe15a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_gd9:dffpipe14\|dffe15a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*ws_dgrp\|dffpipe_gd9:dffpipe14\|dffe15a*\}\] " "Warning: Argument -to with value \[get_keepers \{*ws_dgrp\|dffpipe_gd9:dffpipe14\|dffe15a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_fd9:dffpipe10\|dffe11a* keeper " "Warning: *rs_dgwp\|dffpipe_fd9:dffpipe10\|dffe11a* could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_fd9:dffpipe10\|dffe11a*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_fd9:dffpipe10\|dffe11a*\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*rs_dgwp\|dffpipe_fd9:dffpipe10\|dffe11a*\}\] " "Warning: Argument -to with value \[get_keepers \{*rs_dgwp\|dffpipe_fd9:dffpipe10\|dffe11a*\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Info: Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|monitor_ready_sync1 keeper " "Warning: *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|monitor_ready_sync1 could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|monitor_ready_sync1\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|monitor_ready_sync1\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|monitor_ready_sync1\}\] " "Warning: Argument -to with value \[get_keepers \{*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|monitor_ready_sync1\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|debugack_sync1 keeper " "Warning: *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|debugack_sync1 could not be matched with a keeper." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{*cpu_0:the_cpu_0\|hbreak_enabled\}\] -to \[get_keepers \{*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|debugack_sync1\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{*cpu_0:the_cpu_0\|hbreak_enabled\}\] -to \[get_keepers \{*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|debugack_sync1\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Argument -to \[get_keepers \{*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|debugack_sync1\}\] " "Warning: Argument -to with value \[get_keepers \{*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|debugack_sync1\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|uir_sync1 clock or keeper or register or port or pin or cell or partition " "Warning: *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|uir_sync1 could not be matched with a clock or keeper or register or port or pin or cell or partition." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{sld_hub:sld_hub_inst*\}\] -to \[get_clocks \{*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|uir_sync1\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{sld_hub:sld_hub_inst*\}\] -to \[get_clocks \{*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|uir_sync1\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_NO_FOUND_COLLECTION" "Argument -to *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|uir_sync1 ( clk kpr reg port pin cell partition ) " "Warning: Argument -to with value *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|uir_sync1 could not match any element of the following types: ( clk kpr reg port pin cell partition )" {  } {  } 0 0 "%1!s! with value %2!s! could not match any element of the following types: %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched." { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|udr_sync1 clock or keeper or register or port or pin or cell or partition " "Warning: *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|udr_sync1 could not be matched with a clock or keeper or register or port or pin or cell or partition." {  } {  } 0 0 "%1!s! could not be matched with a %2!s!." 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched." 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_keepers \{sld_hub:sld_hub_inst*\}\] -to \[get_clocks \{*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|udr_sync1\}\] " "Warning: Ignored assignment: set_false_path -from \[get_keepers \{sld_hub:sld_hub_inst*\}\] -to \[get_clocks \{*cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|udr_sync1\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_NO_FOUND_COLLECTION" "Argument -to *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|udr_sync1 ( clk kpr reg port pin cell partition ) " "Warning: Argument -to with value *cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|udr_sync1 could not match any element of the following types: ( clk kpr reg port pin cell partition )" {  } {  } 0 0 "%1!s! with value %2!s! could not match any element of the following types: %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PHY_RXCLK " "Warning: Node: PHY_RXCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Info: Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        CLK_1 " "Info:   20.000        CLK_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        CLK_2 " "Info:    8.000        CLK_2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.667      CLK_OUT " "Info:    6.667      CLK_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.667    CLK_SDRAM " "Info:    6.667    CLK_SDRAM" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PLL_SDRAM:inst26\|altpll:altpll_component\|_clk0 " "Info:    8.000 PLL_SDRAM:inst26\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 PLL_TEST:inst7\|altpll:altpll_component\|_clk0 " "Info:   20.000 PLL_TEST:inst7\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 sdram_phase180:inst25\|altpll:altpll_component\|_clk0 " "Info:    8.000 sdram_phase180:inst25\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_1 (placed in PIN C19 (CLK13p)) " "Info: Automatically promoted node CLK_1 (placed in PIN C19 (CLK13p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { CLK_1 } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_1" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 272 80 248 288 "CLK_1" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_SDRAM:inst26\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node PLL_SDRAM:inst26\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 759 3 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_SDRAM:inst26|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_TEST:inst7\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_2) " "Info: Automatically promoted node PLL_TEST:inst7\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 759 3 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TEST:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_phase180:inst25\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_11) " "Info: Automatically promoted node sdram_phase180:inst25\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_11)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 759 3 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_phase180:inst25|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gige_trans_cpu:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck  " "Info: Automatically promoted node gige_trans_cpu:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gige_trans_cpu:inst\|gige_trans_cpu_reset_clk_0_domain_synch_module:gige_trans_cpu_reset_clk_0_domain_synch\|data_out  " "Info: Automatically promoted node gige_trans_cpu:inst\|gige_trans_cpu_reset_clk_0_domain_synch_module:gige_trans_cpu_reset_clk_0_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[23\] " "Info: Destination node gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[23\]" {  } { { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 437 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|active_addr[23] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[22\] " "Info: Destination node gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[22\]" {  } { { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 437 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|active_addr[22] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[21\] " "Info: Destination node gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[21\]" {  } { { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 437 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|active_addr[21] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[20\] " "Info: Destination node gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[20\]" {  } { { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 437 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|active_addr[20] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[19\] " "Info: Destination node gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[19\]" {  } { { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 437 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|active_addr[19] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[18\] " "Info: Destination node gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[18\]" {  } { { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 437 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|active_addr[18] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[17\] " "Info: Destination node gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[17\]" {  } { { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 437 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|active_addr[17] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[16\] " "Info: Destination node gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[16\]" {  } { { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 437 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|active_addr[16] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[15\] " "Info: Destination node gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[15\]" {  } { { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 437 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|active_addr[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[14\] " "Info: Destination node gige_trans_cpu:inst\|sdram_0:the_sdram_0\|active_addr\[14\]" {  } { { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 437 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|active_addr[14] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "gige_trans_cpu.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/gige_trans_cpu.v" 6227 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "gige_trans_cpu:inst\|gige_trans_cpu_reset_clk_0_domain_synch_module:gige_trans_cpu_reset_clk_0_domain_synch\|data_out" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|gige_trans_cpu_reset_clk_0_domain_synch_module:gige_trans_cpu_reset_clk_0_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "get_pRST:inst3\|pRST  " "Info: Automatically promoted node get_pRST:inst3\|pRST " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHY_RST_N " "Info: Destination node PHY_RST_N" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PHY_RST_N } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PHY_RST_N" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 1576 1256 1432 1592 "PHY_RST_N" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHY_RST_N } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[0\] " "Info: Destination node LED\[0\]" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 2264 232 408 2280 "LED\[15..0\]" "" } { 2384 496 568 2400 "LED\[0\]" "" } { 592 2664 2840 608 "LED\[11..4\]" "" } { 2256 144 232 2272 "LED\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|InitCmdBus\[3\] " "Info: Destination node sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|InitCmdBus\[3\]" {  } { { "SDRAM_Dominate.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/SDRAM_Dominate.v" 127 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_ctrl_blk:inst66|SDRAM_Dominate:inst43|InitCmdBus[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|InitCmdBus\[1\] " "Info: Destination node sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|InitCmdBus\[1\]" {  } { { "SDRAM_Dominate.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/SDRAM_Dominate.v" 127 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_ctrl_blk:inst66|SDRAM_Dominate:inst43|InitCmdBus[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|InitCmdBus\[4\] " "Info: Destination node sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|InitCmdBus\[4\]" {  } { { "SDRAM_Dominate.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/SDRAM_Dominate.v" 127 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_ctrl_blk:inst66|SDRAM_Dominate:inst43|InitCmdBus[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|InitCmdBus\[2\] " "Info: Destination node sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|InitCmdBus\[2\]" {  } { { "SDRAM_Dominate.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/SDRAM_Dominate.v" 127 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_ctrl_blk:inst66|SDRAM_Dominate:inst43|InitCmdBus[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|WrCmdBus\[3\]~78 " "Info: Destination node sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|WrCmdBus\[3\]~78" {  } { { "SDRAM_Dominate.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/SDRAM_Dominate.v" 281 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_ctrl_blk:inst66|SDRAM_Dominate:inst43|WrCmdBus[3]~78 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|RdCmdBus\[3\]~73 " "Info: Destination node sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|RdCmdBus\[3\]~73" {  } { { "SDRAM_Dominate.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/SDRAM_Dominate.v" 511 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_ctrl_blk:inst66|SDRAM_Dominate:inst43|RdCmdBus[3]~73 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|WrSdAddr\[12\]~75 " "Info: Destination node sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|WrSdAddr\[12\]~75" {  } { { "SDRAM_Dominate.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/SDRAM_Dominate.v" 281 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_ctrl_blk:inst66|SDRAM_Dominate:inst43|WrSdAddr[12]~75 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|RdSdBa\[1\]~16 " "Info: Destination node sdram_ctrl_blk:inst66\|SDRAM_Dominate:inst43\|RdSdBa\[1\]~16" {  } { { "SDRAM_Dominate.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/SDRAM_Dominate.v" 511 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_ctrl_blk:inst66|SDRAM_Dominate:inst43|RdSdBa[1]~16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "get_pRST.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/get_pRST.v" 4 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { get_pRST:inst3|pRST } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAC_init:inst30\|MAC_pRST  " "Info: Automatically promoted node MAC_init:inst30\|MAC_pRST " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MAC_init:inst30\|MAC_pRST~2 " "Info: Destination node MAC_init:inst30\|MAC_pRST~2" {  } { { "MAC_init.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/MAC_init.v" 5 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAC_init:inst30|MAC_pRST~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "MAC_init.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/MAC_init.v" 5 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAC_init:inst30|MAC_pRST } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Info: Destination node sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:ide|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:ide|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Info: Destination node sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:frequece|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:frequece|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Info: Destination node sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_20|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_20|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Info: Destination node sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_21|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_21|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_21\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_21|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_20\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_20|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:frequece\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:frequece|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:ide\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:ide|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:channel|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:ch1\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:ch1|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:ch2\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:ch2|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_ctrl_blk:inst66\|SdramControlReg:inst\|post_fifoclr_out  " "Info: Automatically promoted node sdram_ctrl_blk:inst66\|SdramControlReg:inst\|post_fifoclr_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SdramControlReg.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/SdramControlReg.v" 25 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_ctrl_blk:inst66|SdramControlReg:inst|post_fifoclr_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SourceChannelBdf:inst15\|ChannelControlReg:inst\|fifoclr_out  " "Info: Automatically promoted node SourceChannelBdf:inst15\|ChannelControlReg:inst\|fifoclr_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ChannelControlReg.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/ChannelControlReg.v" 23 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SourceChannelBdf:inst15|ChannelControlReg:inst|fifoclr_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:channel|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Info: Destination node sld_signaltap:channel\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 628 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:channel|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:channel|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Info: Ignoring invalid fast I/O register assignments" {  } {  } 0 0 "Ignoring invalid fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Start inferring scan chains for DSP blocks" {  } {  } 1 0 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Inferring scan chains for DSP blocks is complete" {  } {  } 1 0 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "13 EC " "Extra Info: Packed 13 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "69 I/O " "Extra Info: Packed 69 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "42 " "Extra Info: Created 42 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 1 17 0 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 1 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 48 120 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 48 total pin(s) used --  120 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 45 107 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 45 total pin(s) used --  107 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 33 97 " "Info: I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 33 total pin(s) used --  97 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 36 92 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  92 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 39 113 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 39 total pin(s) used --  113 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 60 108 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 60 total pin(s) used --  108 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 93 33 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 93 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 60 67 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 60 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 2 4 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use 3.3V 3 3 " "Info: I/O bank number 10 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use undetermined 0 6 " "Info: I/O bank number 11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use 3.3V 6 0 " "Info: I/O bank number 12 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_phase180:inst25\|altpll:altpll_component\|pll clk\[0\] PHY_GTXCLK " "Warning: PLL \"sdram_phase180:inst25\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"PHY_GTXCLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "sdram_phase180.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_phase180.v" 96 0 0 } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 928 288 536 1112 "inst25" "" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 1560 1256 1432 1576 "PHY_GTXCLK" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "PLL_SDRAM:inst26\|altpll:altpll_component\|pll 0 " "Warning: PLL \"PLL_SDRAM:inst26\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] PLL_SDRAM:inst26\|altpll:altpll_component\|pll driven by PLL_TEST:inst7\|altpll:altpll_component\|_clk0~clkctrl which is OUTCLK output port of Clock control block type node PLL_TEST:inst7\|altpll:altpll_component\|_clk0~clkctrl " "Info: Input port INCLK\[0\] of node \"PLL_SDRAM:inst26\|altpll:altpll_component\|pll\" is driven by PLL_TEST:inst7\|altpll:altpll_component\|_clk0~clkctrl which is OUTCLK output port of Clock control block type node PLL_TEST:inst7\|altpll:altpll_component\|_clk0~clkctrl" {  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "PLL_SDRAM.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/PLL_SDRAM.v" 88 0 0 } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 1456 280 520 1624 "inst26" "" } } } } { "PLL_TEST.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/PLL_TEST.v" 92 0 0 } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 688 288 528 872 "inst7" "" } } } }  } 0 0 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "PLL_SDRAM.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/PLL_SDRAM.v" 88 0 0 } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 1456 280 520 1624 "inst26" "" } } } }  } 0 0 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_SDRAM:inst26\|altpll:altpll_component\|pll clk\[0\] SDRAM_A_CLK " "Warning: PLL \"PLL_SDRAM:inst26\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"SDRAM_A_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "PLL_SDRAM.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/PLL_SDRAM.v" 88 0 0 } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 1456 280 520 1624 "inst26" "" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 432 4856 5032 448 "SDRAM_A_CLK" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "PLL_TEST:inst7\|altpll:altpll_component\|pll 0 " "Warning: PLL \"PLL_TEST:inst7\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] PLL_TEST:inst7\|altpll:altpll_component\|pll driven by CLK_1~clkctrl which is OUTCLK output port of Clock control block type node CLK_1~clkctrl " "Info: Input port INCLK\[0\] of node \"PLL_TEST:inst7\|altpll:altpll_component\|pll\" is driven by CLK_1~clkctrl which is OUTCLK output port of Clock control block type node CLK_1~clkctrl" {  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "PLL_TEST.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/PLL_TEST.v" 92 0 0 } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 688 288 528 872 "inst7" "" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 272 80 248 288 "CLK_1" "" } } } }  } 0 0 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "PLL_TEST.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/PLL_TEST.v" 92 0 0 } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 688 288 528 872 "inst7" "" } } } }  } 0 0 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DA\[0\] " "Warning: Node \"ATA4_DA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DA\[1\] " "Warning: Node \"ATA4_DA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DA\[2\] " "Warning: Node \"ATA4_DA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[0\] " "Warning: Node \"ATA4_DD\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[10\] " "Warning: Node \"ATA4_DD\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[11\] " "Warning: Node \"ATA4_DD\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[12\] " "Warning: Node \"ATA4_DD\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[13\] " "Warning: Node \"ATA4_DD\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[14\] " "Warning: Node \"ATA4_DD\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[15\] " "Warning: Node \"ATA4_DD\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[1\] " "Warning: Node \"ATA4_DD\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[2\] " "Warning: Node \"ATA4_DD\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[3\] " "Warning: Node \"ATA4_DD\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[4\] " "Warning: Node \"ATA4_DD\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[5\] " "Warning: Node \"ATA4_DD\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[6\] " "Warning: Node \"ATA4_DD\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[7\] " "Warning: Node \"ATA4_DD\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[8\] " "Warning: Node \"ATA4_DD\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DD\[9\] " "Warning: Node \"ATA4_DD\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DD\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DIORN " "Warning: Node \"ATA4_DIORN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DIORN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DIOWN " "Warning: Node \"ATA4_DIOWN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DIOWN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DMACK " "Warning: Node \"ATA4_DMACK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DMACK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_DMARQ " "Warning: Node \"ATA4_DMARQ\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_DMARQ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_IDE_CS\[0\] " "Warning: Node \"ATA4_IDE_CS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_IDE_CS\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_IDE_CS\[1\] " "Warning: Node \"ATA4_IDE_CS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_IDE_CS\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_INTRQ " "Warning: Node \"ATA4_INTRQ\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_INTRQ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_IORDY " "Warning: Node \"ATA4_IORDY\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_IORDY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ATA4_RESETN " "Warning: Node \"ATA4_RESETN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA4_RESETN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[0\] " "Warning: Node \"SDRAM_B_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[10\] " "Warning: Node \"SDRAM_B_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[11\] " "Warning: Node \"SDRAM_B_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[12\] " "Warning: Node \"SDRAM_B_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[13\] " "Warning: Node \"SDRAM_B_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[14\] " "Warning: Node \"SDRAM_B_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[1\] " "Warning: Node \"SDRAM_B_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[2\] " "Warning: Node \"SDRAM_B_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[3\] " "Warning: Node \"SDRAM_B_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[4\] " "Warning: Node \"SDRAM_B_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[5\] " "Warning: Node \"SDRAM_B_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[6\] " "Warning: Node \"SDRAM_B_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[7\] " "Warning: Node \"SDRAM_B_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[8\] " "Warning: Node \"SDRAM_B_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_A\[9\] " "Warning: Node \"SDRAM_B_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_A\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_CAS_N " "Warning: Node \"SDRAM_B_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_CKE " "Warning: Node \"SDRAM_B_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_CLK " "Warning: Node \"SDRAM_B_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_CS_N " "Warning: Node \"SDRAM_B_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_DQMH " "Warning: Node \"SDRAM_B_DQMH\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_DQMH" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_DQML " "Warning: Node \"SDRAM_B_DQML\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_DQML" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[0\] " "Warning: Node \"SDRAM_B_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[10\] " "Warning: Node \"SDRAM_B_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[11\] " "Warning: Node \"SDRAM_B_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[12\] " "Warning: Node \"SDRAM_B_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[13\] " "Warning: Node \"SDRAM_B_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[14\] " "Warning: Node \"SDRAM_B_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[15\] " "Warning: Node \"SDRAM_B_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[16\] " "Warning: Node \"SDRAM_B_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[17\] " "Warning: Node \"SDRAM_B_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[18\] " "Warning: Node \"SDRAM_B_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[19\] " "Warning: Node \"SDRAM_B_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[1\] " "Warning: Node \"SDRAM_B_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[20\] " "Warning: Node \"SDRAM_B_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[21\] " "Warning: Node \"SDRAM_B_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[22\] " "Warning: Node \"SDRAM_B_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[23\] " "Warning: Node \"SDRAM_B_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[24\] " "Warning: Node \"SDRAM_B_D\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[25\] " "Warning: Node \"SDRAM_B_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[26\] " "Warning: Node \"SDRAM_B_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[27\] " "Warning: Node \"SDRAM_B_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[28\] " "Warning: Node \"SDRAM_B_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[29\] " "Warning: Node \"SDRAM_B_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[2\] " "Warning: Node \"SDRAM_B_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[30\] " "Warning: Node \"SDRAM_B_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[31\] " "Warning: Node \"SDRAM_B_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[3\] " "Warning: Node \"SDRAM_B_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[4\] " "Warning: Node \"SDRAM_B_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[5\] " "Warning: Node \"SDRAM_B_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[6\] " "Warning: Node \"SDRAM_B_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[7\] " "Warning: Node \"SDRAM_B_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[8\] " "Warning: Node \"SDRAM_B_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_D\[9\] " "Warning: Node \"SDRAM_B_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_D\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_RAS_N " "Warning: Node \"SDRAM_B_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_B_WE_N " "Warning: Node \"SDRAM_B_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_B_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[0\] " "Warning: Node \"SDRAM_C_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[10\] " "Warning: Node \"SDRAM_C_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[11\] " "Warning: Node \"SDRAM_C_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[12\] " "Warning: Node \"SDRAM_C_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[13\] " "Warning: Node \"SDRAM_C_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[14\] " "Warning: Node \"SDRAM_C_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[1\] " "Warning: Node \"SDRAM_C_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[2\] " "Warning: Node \"SDRAM_C_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[3\] " "Warning: Node \"SDRAM_C_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[4\] " "Warning: Node \"SDRAM_C_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[5\] " "Warning: Node \"SDRAM_C_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[6\] " "Warning: Node \"SDRAM_C_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[7\] " "Warning: Node \"SDRAM_C_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[8\] " "Warning: Node \"SDRAM_C_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_A\[9\] " "Warning: Node \"SDRAM_C_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_A\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_CAS_N " "Warning: Node \"SDRAM_C_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_CKE " "Warning: Node \"SDRAM_C_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_CLK " "Warning: Node \"SDRAM_C_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_CS_N " "Warning: Node \"SDRAM_C_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_DQMH " "Warning: Node \"SDRAM_C_DQMH\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_DQMH" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_DQML " "Warning: Node \"SDRAM_C_DQML\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_DQML" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[0\] " "Warning: Node \"SDRAM_C_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[10\] " "Warning: Node \"SDRAM_C_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[11\] " "Warning: Node \"SDRAM_C_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[12\] " "Warning: Node \"SDRAM_C_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[13\] " "Warning: Node \"SDRAM_C_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[14\] " "Warning: Node \"SDRAM_C_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[15\] " "Warning: Node \"SDRAM_C_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[16\] " "Warning: Node \"SDRAM_C_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[17\] " "Warning: Node \"SDRAM_C_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[18\] " "Warning: Node \"SDRAM_C_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[19\] " "Warning: Node \"SDRAM_C_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[1\] " "Warning: Node \"SDRAM_C_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[20\] " "Warning: Node \"SDRAM_C_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[21\] " "Warning: Node \"SDRAM_C_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[22\] " "Warning: Node \"SDRAM_C_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[23\] " "Warning: Node \"SDRAM_C_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[24\] " "Warning: Node \"SDRAM_C_D\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[25\] " "Warning: Node \"SDRAM_C_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[26\] " "Warning: Node \"SDRAM_C_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[27\] " "Warning: Node \"SDRAM_C_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[28\] " "Warning: Node \"SDRAM_C_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[29\] " "Warning: Node \"SDRAM_C_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[2\] " "Warning: Node \"SDRAM_C_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[30\] " "Warning: Node \"SDRAM_C_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[31\] " "Warning: Node \"SDRAM_C_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[3\] " "Warning: Node \"SDRAM_C_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[4\] " "Warning: Node \"SDRAM_C_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[5\] " "Warning: Node \"SDRAM_C_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[6\] " "Warning: Node \"SDRAM_C_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[7\] " "Warning: Node \"SDRAM_C_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[8\] " "Warning: Node \"SDRAM_C_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_D\[9\] " "Warning: Node \"SDRAM_C_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_D\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_RAS_N " "Warning: Node \"SDRAM_C_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_C_WE_N " "Warning: Node \"SDRAM_C_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_C_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[0\] " "Warning: Node \"SDRAM_D_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[10\] " "Warning: Node \"SDRAM_D_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[11\] " "Warning: Node \"SDRAM_D_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[12\] " "Warning: Node \"SDRAM_D_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[13\] " "Warning: Node \"SDRAM_D_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[14\] " "Warning: Node \"SDRAM_D_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[1\] " "Warning: Node \"SDRAM_D_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[2\] " "Warning: Node \"SDRAM_D_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[3\] " "Warning: Node \"SDRAM_D_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[4\] " "Warning: Node \"SDRAM_D_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[5\] " "Warning: Node \"SDRAM_D_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[6\] " "Warning: Node \"SDRAM_D_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[7\] " "Warning: Node \"SDRAM_D_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[8\] " "Warning: Node \"SDRAM_D_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_A\[9\] " "Warning: Node \"SDRAM_D_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_A\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_CAS_N " "Warning: Node \"SDRAM_D_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_CKE " "Warning: Node \"SDRAM_D_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_CLK " "Warning: Node \"SDRAM_D_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_CS_N " "Warning: Node \"SDRAM_D_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_DQMH " "Warning: Node \"SDRAM_D_DQMH\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_DQMH" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_DQML " "Warning: Node \"SDRAM_D_DQML\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_DQML" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[0\] " "Warning: Node \"SDRAM_D_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[10\] " "Warning: Node \"SDRAM_D_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[11\] " "Warning: Node \"SDRAM_D_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[12\] " "Warning: Node \"SDRAM_D_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[13\] " "Warning: Node \"SDRAM_D_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[14\] " "Warning: Node \"SDRAM_D_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[15\] " "Warning: Node \"SDRAM_D_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[16\] " "Warning: Node \"SDRAM_D_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[17\] " "Warning: Node \"SDRAM_D_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[18\] " "Warning: Node \"SDRAM_D_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[19\] " "Warning: Node \"SDRAM_D_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[1\] " "Warning: Node \"SDRAM_D_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[20\] " "Warning: Node \"SDRAM_D_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[21\] " "Warning: Node \"SDRAM_D_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[22\] " "Warning: Node \"SDRAM_D_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[23\] " "Warning: Node \"SDRAM_D_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[24\] " "Warning: Node \"SDRAM_D_D\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[25\] " "Warning: Node \"SDRAM_D_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[26\] " "Warning: Node \"SDRAM_D_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[27\] " "Warning: Node \"SDRAM_D_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[28\] " "Warning: Node \"SDRAM_D_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[29\] " "Warning: Node \"SDRAM_D_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[2\] " "Warning: Node \"SDRAM_D_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[30\] " "Warning: Node \"SDRAM_D_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[31\] " "Warning: Node \"SDRAM_D_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[3\] " "Warning: Node \"SDRAM_D_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[4\] " "Warning: Node \"SDRAM_D_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[5\] " "Warning: Node \"SDRAM_D_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[6\] " "Warning: Node \"SDRAM_D_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[7\] " "Warning: Node \"SDRAM_D_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[8\] " "Warning: Node \"SDRAM_D_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_D\[9\] " "Warning: Node \"SDRAM_D_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_D\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_RAS_N " "Warning: Node \"SDRAM_D_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D_WE_N " "Warning: Node \"SDRAM_D_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_D_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:23 " "Info: Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:23 " "Info: Fitter placement operations ending: elapsed time is 00:01:23" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.813 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.813" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.813 (VIOLATED) " "Info: Path #1: Setup slack is -0.813 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : gige_trans_cpu:inst\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address " "Info: From Node    : gige_trans_cpu:inst\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : gige_trans_cpu:inst\|sdram_0:the_sdram_0\|m_addr\[4\] " "Info: To Node      : gige_trans_cpu:inst\|sdram_0:the_sdram_0\|m_addr\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_phase180:inst25\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : sdram_phase180:inst25\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_phase180:inst25\|altpll:altpll_component\|_clk0 " "Info: Latch Clock  : sdram_phase180:inst25\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      4.000           launch edge time " "Info:      4.000      4.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.361      0.361  R        clock network delay " "Info:      4.361      0.361  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.470      0.109     uTco  gige_trans_cpu:inst\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address " "Info:      4.470      0.109     uTco  gige_trans_cpu:inst\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } "NODE_NAME" } } { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.470      0.000 FF  CELL  inst\|the_sdram_0\|the_sdram_0_input_efifo_module\|rd_address\|regout " "Info:      4.470      0.000 FF  CELL  inst\|the_sdram_0\|the_sdram_0_input_efifo_module\|rd_address\|regout" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } "NODE_NAME" } } { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.233      0.763 FF    IC  inst\|the_sdram_0\|Equal3~6\|dataa " "Info:      5.233      0.763 FF    IC  inst\|the_sdram_0\|Equal3~6\|dataa" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|Equal3~6 } "NODE_NAME" } } { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 415 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.668      0.435 FF  CELL  inst\|the_sdram_0\|Equal3~6\|combout " "Info:      5.668      0.435 FF  CELL  inst\|the_sdram_0\|Equal3~6\|combout" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|Equal3~6 } "NODE_NAME" } } { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 415 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.721      0.053 FF    IC  inst\|the_sdram_0\|pending~6\|datab " "Info:      5.721      0.053 FF    IC  inst\|the_sdram_0\|pending~6\|datab" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|pending~6 } "NODE_NAME" } } { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 247 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.131      0.410 FR  CELL  inst\|the_sdram_0\|pending~6\|combout " "Info:      6.131      0.410 FR  CELL  inst\|the_sdram_0\|pending~6\|combout" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|pending~6 } "NODE_NAME" } } { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 247 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.777      0.646 RR    IC  inst\|the_sdram_0\|f_select\|datae " "Info:      6.777      0.646 RR    IC  inst\|the_sdram_0\|f_select\|datae" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|f_select } "NODE_NAME" } } { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 229 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.954      0.177 RR  CELL  inst\|the_sdram_0\|f_select\|combout " "Info:      6.954      0.177 RR  CELL  inst\|the_sdram_0\|f_select\|combout" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|f_select } "NODE_NAME" } } { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 229 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.554      0.600 RR    IC  inst\|the_sdram_0\|m_addr\[4\]~16\|datad " "Info:      7.554      0.600 RR    IC  inst\|the_sdram_0\|m_addr\[4\]~16\|datad" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|m_addr[4]~16 } "NODE_NAME" } } { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 437 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.867      0.313 RR  CELL  inst\|the_sdram_0\|m_addr\[4\]~16\|combout " "Info:      7.867      0.313 RR  CELL  inst\|the_sdram_0\|m_addr\[4\]~16\|combout" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|m_addr[4]~16 } "NODE_NAME" } } { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 437 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.017      0.150 RR    IC  inst\|the_sdram_0\|Selector96~0\|datac " "Info:      8.017      0.150 RR    IC  inst\|the_sdram_0\|Selector96~0\|datac" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|Selector96~0 } "NODE_NAME" } } { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 439 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.330      0.313 RR  CELL  inst\|the_sdram_0\|Selector96~0\|combout " "Info:      8.330      0.313 RR  CELL  inst\|the_sdram_0\|Selector96~0\|combout" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|Selector96~0 } "NODE_NAME" } } { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 439 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.472      4.142 RR    IC  SDRAM_E_A\[4\]\|datain " "Info:     12.472      4.142 RR    IC  SDRAM_E_A\[4\]\|datain" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_A[4] } "NODE_NAME" } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 1136 2800 2976 1152 "SDRAM_E_A\[14..0\]" "" } { 784 2664 2848 800 "SDRAM_E_A\[12..0\]" "" } { 800 2664 2856 816 "SDRAM_E_A\[14..13\]" "" } { 1128 2680 2800 1144 "SDRAM_E_A\[14..0\]" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.791      0.319 RR  CELL  gige_trans_cpu:inst\|sdram_0:the_sdram_0\|m_addr\[4\] " "Info:     12.791      0.319 RR  CELL  gige_trans_cpu:inst\|sdram_0:the_sdram_0\|m_addr\[4\]" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|m_addr[4] } "NODE_NAME" } } { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 437 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.000     12.000           latch edge time " "Info:     12.000     12.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.118      0.118  R        clock network delay " "Info:     12.118      0.118  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.978     -0.140     uTsu  gige_trans_cpu:inst\|sdram_0:the_sdram_0\|m_addr\[4\] " "Info:     11.978     -0.140     uTsu  gige_trans_cpu:inst\|sdram_0:the_sdram_0\|m_addr\[4\]" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gige_trans_cpu:inst|sdram_0:the_sdram_0|m_addr[4] } "NODE_NAME" } } { "sdram_0.v" "" { Text "E:/804/2013_10_22/ssd_ctrl/sdram_0.v" 437 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.791 " "Info: Data Arrival Time  :    12.791" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.978 " "Info: Data Required Time :    11.978" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.813 (VIOLATED) " "Info: Slack              :    -0.813 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X37_Y73 X49_Y84 " "Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X37_Y73 to location X49_Y84" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Info: Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "383 " "Warning: Found 383 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_125MO 0 " "Info: Pin \"PHY_125MO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_COLB 0 " "Info: Pin \"PHY_COLB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_CRSB 0 " "Info: Pin \"PHY_CRSB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_GTXCLK 0 " "Info: Pin \"PHY_GTXCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_INTN 0 " "Info: Pin \"PHY_INTN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_MDC 0 " "Info: Pin \"PHY_MDC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_TX_CLK 0 " "Info: Pin \"PHY_TX_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_TXEN 0 " "Info: Pin \"PHY_TXEN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_TXER 0 " "Info: Pin \"PHY_TXER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_RST_N 0 " "Info: Pin \"PHY_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_CLK 0 " "Info: Pin \"422_1_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_SYN 0 " "Info: Pin \"422_1_SYN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_CLK 0 " "Info: Pin \"422_2_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_SYN 0 " "Info: Pin \"422_2_SYN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_CLK 0 " "Info: Pin \"LVDS1_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_SYN 0 " "Info: Pin \"LVDS1_SYN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_SYN 0 " "Info: Pin \"LVDS2_SYN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_CLK 0 " "Info: Pin \"LVDS2_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_CE 0 " "Info: Pin \"FLASH_CE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_OE 0 " "Info: Pin \"FLASH_OE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_RESET 0 " "Info: Pin \"FLASH_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_WE 0 " "Info: Pin \"FLASH_WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DIORN 0 " "Info: Pin \"ATA2_DIORN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DIOWN 0 " "Info: Pin \"ATA2_DIOWN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DMACK 0 " "Info: Pin \"ATA2_DMACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_RESETN 0 " "Info: Pin \"ATA2_RESETN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DIORN 0 " "Info: Pin \"ATA3_DIORN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DIOWN 0 " "Info: Pin \"ATA3_DIOWN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DMACK 0 " "Info: Pin \"ATA3_DMACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_RESETN 0 " "Info: Pin \"ATA3_RESETN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DIORN 0 " "Info: Pin \"ATA5_DIORN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DIOWN 0 " "Info: Pin \"ATA5_DIOWN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DMACK 0 " "Info: Pin \"ATA5_DMACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_RESETN 0 " "Info: Pin \"ATA5_RESETN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JP1_1 0 " "Info: Pin \"JP1_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JP1_2 0 " "Info: Pin \"JP1_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JP1_3 0 " "Info: Pin \"JP1_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JP1_4 0 " "Info: Pin \"JP1_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JP1_5 0 " "Info: Pin \"JP1_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JP2_1 0 " "Info: Pin \"JP2_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JP2_2 0 " "Info: Pin \"JP2_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JP2_3 0 " "Info: Pin \"JP2_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JP2_4 0 " "Info: Pin \"JP2_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JP2_5 0 " "Info: Pin \"JP2_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FPGA_SCL 0 " "Info: Pin \"FPGA_SCL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPSCL 0 " "Info: Pin \"TEMPSCL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TX1 0 " "Info: Pin \"UART_TX1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INTR_5338A 0 " "Info: Pin \"INTR_5338A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INTR_5338B 0 " "Info: Pin \"INTR_5338B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DIORN 0 " "Info: Pin \"ATA1_DIORN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DIOWN 0 " "Info: Pin \"ATA1_DIOWN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DMACK 0 " "Info: Pin \"ATA1_DMACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_RESETN 0 " "Info: Pin \"ATA1_RESETN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_DQML 0 " "Info: Pin \"SDRAM_E_DQML\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_DQMH 0 " "Info: Pin \"SDRAM_E_DQMH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_CLK 0 " "Info: Pin \"SDRAM_E_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_CKE 0 " "Info: Pin \"SDRAM_E_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_CS_N 0 " "Info: Pin \"SDRAM_E_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_RAS_N 0 " "Info: Pin \"SDRAM_E_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_WE_N 0 " "Info: Pin \"SDRAM_E_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_CAS_N 0 " "Info: Pin \"SDRAM_E_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCL_5338B 0 " "Info: Pin \"SCL_5338B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCL_5338A 0 " "Info: Pin \"SCL_5338A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_CAS_N 0 " "Info: Pin \"SDRAM_A_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_CKE 0 " "Info: Pin \"SDRAM_A_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_CS_N 0 " "Info: Pin \"SDRAM_A_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_DQMH 0 " "Info: Pin \"SDRAM_A_DQMH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_DQML 0 " "Info: Pin \"SDRAM_A_DQML\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_RAS_N 0 " "Info: Pin \"SDRAM_A_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_WE_N 0 " "Info: Pin \"SDRAM_A_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_CLK 0 " "Info: Pin \"SDRAM_A_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_out 0 " "Info: Pin \"en_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[14\] 0 " "Info: Pin \"422_1_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[13\] 0 " "Info: Pin \"422_1_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[12\] 0 " "Info: Pin \"422_1_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[11\] 0 " "Info: Pin \"422_1_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[10\] 0 " "Info: Pin \"422_1_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[9\] 0 " "Info: Pin \"422_1_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[8\] 0 " "Info: Pin \"422_1_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[7\] 0 " "Info: Pin \"422_1_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[6\] 0 " "Info: Pin \"422_1_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[5\] 0 " "Info: Pin \"422_1_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[4\] 0 " "Info: Pin \"422_1_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[3\] 0 " "Info: Pin \"422_1_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[2\] 0 " "Info: Pin \"422_1_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[1\] 0 " "Info: Pin \"422_1_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_1_DATA\[0\] 0 " "Info: Pin \"422_1_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[14\] 0 " "Info: Pin \"422_2_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[13\] 0 " "Info: Pin \"422_2_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[12\] 0 " "Info: Pin \"422_2_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[11\] 0 " "Info: Pin \"422_2_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[10\] 0 " "Info: Pin \"422_2_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[9\] 0 " "Info: Pin \"422_2_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[8\] 0 " "Info: Pin \"422_2_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[7\] 0 " "Info: Pin \"422_2_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[6\] 0 " "Info: Pin \"422_2_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[5\] 0 " "Info: Pin \"422_2_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[4\] 0 " "Info: Pin \"422_2_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[3\] 0 " "Info: Pin \"422_2_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[2\] 0 " "Info: Pin \"422_2_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[1\] 0 " "Info: Pin \"422_2_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "422_2_DATA\[0\] 0 " "Info: Pin \"422_2_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DA\[2\] 0 " "Info: Pin \"ATA1_DA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DA\[1\] 0 " "Info: Pin \"ATA1_DA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DA\[0\] 0 " "Info: Pin \"ATA1_DA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_IDE_CS\[1\] 0 " "Info: Pin \"ATA1_IDE_CS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_IDE_CS\[0\] 0 " "Info: Pin \"ATA1_IDE_CS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DA\[2\] 0 " "Info: Pin \"ATA2_DA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DA\[1\] 0 " "Info: Pin \"ATA2_DA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DA\[0\] 0 " "Info: Pin \"ATA2_DA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_IDE_CS\[1\] 0 " "Info: Pin \"ATA2_IDE_CS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_IDE_CS\[0\] 0 " "Info: Pin \"ATA2_IDE_CS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DA\[2\] 0 " "Info: Pin \"ATA3_DA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DA\[1\] 0 " "Info: Pin \"ATA3_DA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DA\[0\] 0 " "Info: Pin \"ATA3_DA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_IDE_CS\[1\] 0 " "Info: Pin \"ATA3_IDE_CS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_IDE_CS\[0\] 0 " "Info: Pin \"ATA3_IDE_CS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DA\[2\] 0 " "Info: Pin \"ATA5_DA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DA\[1\] 0 " "Info: Pin \"ATA5_DA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DA\[0\] 0 " "Info: Pin \"ATA5_DA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_IDE_CS\[1\] 0 " "Info: Pin \"ATA5_IDE_CS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_IDE_CS\[0\] 0 " "Info: Pin \"ATA5_IDE_CS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[15\] 0 " "Info: Pin \"dat_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[14\] 0 " "Info: Pin \"dat_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[13\] 0 " "Info: Pin \"dat_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[12\] 0 " "Info: Pin \"dat_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[11\] 0 " "Info: Pin \"dat_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[10\] 0 " "Info: Pin \"dat_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[9\] 0 " "Info: Pin \"dat_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[8\] 0 " "Info: Pin \"dat_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[7\] 0 " "Info: Pin \"dat_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[6\] 0 " "Info: Pin \"dat_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[5\] 0 " "Info: Pin \"dat_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[4\] 0 " "Info: Pin \"dat_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[3\] 0 " "Info: Pin \"dat_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[2\] 0 " "Info: Pin \"dat_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[1\] 0 " "Info: Pin \"dat_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dat_out\[0\] 0 " "Info: Pin \"dat_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[21\] 0 " "Info: Pin \"FLASH_A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[20\] 0 " "Info: Pin \"FLASH_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[19\] 0 " "Info: Pin \"FLASH_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[18\] 0 " "Info: Pin \"FLASH_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[17\] 0 " "Info: Pin \"FLASH_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[16\] 0 " "Info: Pin \"FLASH_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[15\] 0 " "Info: Pin \"FLASH_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[14\] 0 " "Info: Pin \"FLASH_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[13\] 0 " "Info: Pin \"FLASH_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[12\] 0 " "Info: Pin \"FLASH_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[11\] 0 " "Info: Pin \"FLASH_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[10\] 0 " "Info: Pin \"FLASH_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[9\] 0 " "Info: Pin \"FLASH_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[8\] 0 " "Info: Pin \"FLASH_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[7\] 0 " "Info: Pin \"FLASH_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[6\] 0 " "Info: Pin \"FLASH_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[5\] 0 " "Info: Pin \"FLASH_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[4\] 0 " "Info: Pin \"FLASH_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[3\] 0 " "Info: Pin \"FLASH_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[2\] 0 " "Info: Pin \"FLASH_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[1\] 0 " "Info: Pin \"FLASH_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_A\[0\] 0 " "Info: Pin \"FLASH_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[15\] 0 " "Info: Pin \"LED\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[14\] 0 " "Info: Pin \"LED\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[13\] 0 " "Info: Pin \"LED\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[12\] 0 " "Info: Pin \"LED\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[11\] 0 " "Info: Pin \"LED\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[10\] 0 " "Info: Pin \"LED\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[9\] 0 " "Info: Pin \"LED\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[8\] 0 " "Info: Pin \"LED\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Info: Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Info: Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Info: Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Info: Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Info: Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Info: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Info: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Info: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[17\] 0 " "Info: Pin \"LVDS1_DATA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[16\] 0 " "Info: Pin \"LVDS1_DATA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[15\] 0 " "Info: Pin \"LVDS1_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[14\] 0 " "Info: Pin \"LVDS1_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[13\] 0 " "Info: Pin \"LVDS1_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[12\] 0 " "Info: Pin \"LVDS1_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[11\] 0 " "Info: Pin \"LVDS1_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[10\] 0 " "Info: Pin \"LVDS1_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[9\] 0 " "Info: Pin \"LVDS1_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[8\] 0 " "Info: Pin \"LVDS1_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[7\] 0 " "Info: Pin \"LVDS1_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[6\] 0 " "Info: Pin \"LVDS1_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[5\] 0 " "Info: Pin \"LVDS1_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[4\] 0 " "Info: Pin \"LVDS1_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[3\] 0 " "Info: Pin \"LVDS1_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[2\] 0 " "Info: Pin \"LVDS1_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[1\] 0 " "Info: Pin \"LVDS1_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS1_DATA\[0\] 0 " "Info: Pin \"LVDS1_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[17\] 0 " "Info: Pin \"LVDS2_DATA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[16\] 0 " "Info: Pin \"LVDS2_DATA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[15\] 0 " "Info: Pin \"LVDS2_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[14\] 0 " "Info: Pin \"LVDS2_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[13\] 0 " "Info: Pin \"LVDS2_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[12\] 0 " "Info: Pin \"LVDS2_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[11\] 0 " "Info: Pin \"LVDS2_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[10\] 0 " "Info: Pin \"LVDS2_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[9\] 0 " "Info: Pin \"LVDS2_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[8\] 0 " "Info: Pin \"LVDS2_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[7\] 0 " "Info: Pin \"LVDS2_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[6\] 0 " "Info: Pin \"LVDS2_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[5\] 0 " "Info: Pin \"LVDS2_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[4\] 0 " "Info: Pin \"LVDS2_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[3\] 0 " "Info: Pin \"LVDS2_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[2\] 0 " "Info: Pin \"LVDS2_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[1\] 0 " "Info: Pin \"LVDS2_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LVDS2_DATA\[0\] 0 " "Info: Pin \"LVDS2_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_TXD\[7\] 0 " "Info: Pin \"PHY_TXD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_TXD\[6\] 0 " "Info: Pin \"PHY_TXD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_TXD\[5\] 0 " "Info: Pin \"PHY_TXD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_TXD\[4\] 0 " "Info: Pin \"PHY_TXD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_TXD\[3\] 0 " "Info: Pin \"PHY_TXD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_TXD\[2\] 0 " "Info: Pin \"PHY_TXD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_TXD\[1\] 0 " "Info: Pin \"PHY_TXD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_TXD\[0\] 0 " "Info: Pin \"PHY_TXD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[14\] 0 " "Info: Pin \"SDRAM_A_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[13\] 0 " "Info: Pin \"SDRAM_A_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[12\] 0 " "Info: Pin \"SDRAM_A_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[11\] 0 " "Info: Pin \"SDRAM_A_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[10\] 0 " "Info: Pin \"SDRAM_A_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[9\] 0 " "Info: Pin \"SDRAM_A_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[8\] 0 " "Info: Pin \"SDRAM_A_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[7\] 0 " "Info: Pin \"SDRAM_A_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[6\] 0 " "Info: Pin \"SDRAM_A_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[5\] 0 " "Info: Pin \"SDRAM_A_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[4\] 0 " "Info: Pin \"SDRAM_A_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[3\] 0 " "Info: Pin \"SDRAM_A_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[2\] 0 " "Info: Pin \"SDRAM_A_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[1\] 0 " "Info: Pin \"SDRAM_A_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_A\[0\] 0 " "Info: Pin \"SDRAM_A_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[14\] 0 " "Info: Pin \"SDRAM_E_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[13\] 0 " "Info: Pin \"SDRAM_E_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[12\] 0 " "Info: Pin \"SDRAM_E_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[11\] 0 " "Info: Pin \"SDRAM_E_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[10\] 0 " "Info: Pin \"SDRAM_E_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[9\] 0 " "Info: Pin \"SDRAM_E_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[8\] 0 " "Info: Pin \"SDRAM_E_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[7\] 0 " "Info: Pin \"SDRAM_E_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[6\] 0 " "Info: Pin \"SDRAM_E_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[5\] 0 " "Info: Pin \"SDRAM_E_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[4\] 0 " "Info: Pin \"SDRAM_E_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[3\] 0 " "Info: Pin \"SDRAM_E_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[2\] 0 " "Info: Pin \"SDRAM_E_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[1\] 0 " "Info: Pin \"SDRAM_E_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_A\[0\] 0 " "Info: Pin \"SDRAM_E_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SENDED\[7\] 0 " "Info: Pin \"SENDED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SENDED\[6\] 0 " "Info: Pin \"SENDED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SENDED\[5\] 0 " "Info: Pin \"SENDED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SENDED\[4\] 0 " "Info: Pin \"SENDED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SENDED\[3\] 0 " "Info: Pin \"SENDED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SENDED\[2\] 0 " "Info: Pin \"SENDED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SENDED\[1\] 0 " "Info: Pin \"SENDED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SENDED\[0\] 0 " "Info: Pin \"SENDED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDA_5338B 0 " "Info: Pin \"SDA_5338B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDA_5338A 0 " "Info: Pin \"SDA_5338A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[15\] 0 " "Info: Pin \"SDRAM_E_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[14\] 0 " "Info: Pin \"SDRAM_E_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[13\] 0 " "Info: Pin \"SDRAM_E_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[12\] 0 " "Info: Pin \"SDRAM_E_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[11\] 0 " "Info: Pin \"SDRAM_E_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[10\] 0 " "Info: Pin \"SDRAM_E_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[9\] 0 " "Info: Pin \"SDRAM_E_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[8\] 0 " "Info: Pin \"SDRAM_E_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[7\] 0 " "Info: Pin \"SDRAM_E_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[6\] 0 " "Info: Pin \"SDRAM_E_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[5\] 0 " "Info: Pin \"SDRAM_E_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[4\] 0 " "Info: Pin \"SDRAM_E_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[3\] 0 " "Info: Pin \"SDRAM_E_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[2\] 0 " "Info: Pin \"SDRAM_E_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[1\] 0 " "Info: Pin \"SDRAM_E_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_E_D\[0\] 0 " "Info: Pin \"SDRAM_E_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHY_MDIO 0 " "Info: Pin \"PHY_MDIO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[31\] 0 " "Info: Pin \"SDRAM_A_D\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[30\] 0 " "Info: Pin \"SDRAM_A_D\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[29\] 0 " "Info: Pin \"SDRAM_A_D\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[28\] 0 " "Info: Pin \"SDRAM_A_D\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[27\] 0 " "Info: Pin \"SDRAM_A_D\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[26\] 0 " "Info: Pin \"SDRAM_A_D\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[25\] 0 " "Info: Pin \"SDRAM_A_D\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[24\] 0 " "Info: Pin \"SDRAM_A_D\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[23\] 0 " "Info: Pin \"SDRAM_A_D\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[22\] 0 " "Info: Pin \"SDRAM_A_D\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[21\] 0 " "Info: Pin \"SDRAM_A_D\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[20\] 0 " "Info: Pin \"SDRAM_A_D\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[19\] 0 " "Info: Pin \"SDRAM_A_D\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[18\] 0 " "Info: Pin \"SDRAM_A_D\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[17\] 0 " "Info: Pin \"SDRAM_A_D\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[16\] 0 " "Info: Pin \"SDRAM_A_D\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[15\] 0 " "Info: Pin \"SDRAM_A_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[14\] 0 " "Info: Pin \"SDRAM_A_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[13\] 0 " "Info: Pin \"SDRAM_A_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[12\] 0 " "Info: Pin \"SDRAM_A_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[11\] 0 " "Info: Pin \"SDRAM_A_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[10\] 0 " "Info: Pin \"SDRAM_A_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[9\] 0 " "Info: Pin \"SDRAM_A_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[8\] 0 " "Info: Pin \"SDRAM_A_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[7\] 0 " "Info: Pin \"SDRAM_A_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[6\] 0 " "Info: Pin \"SDRAM_A_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[5\] 0 " "Info: Pin \"SDRAM_A_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[4\] 0 " "Info: Pin \"SDRAM_A_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[3\] 0 " "Info: Pin \"SDRAM_A_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[2\] 0 " "Info: Pin \"SDRAM_A_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[1\] 0 " "Info: Pin \"SDRAM_A_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_A_D\[0\] 0 " "Info: Pin \"SDRAM_A_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FPGA_SDA 0 " "Info: Pin \"FPGA_SDA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPSDA 0 " "Info: Pin \"TEMPSDA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[15\] 0 " "Info: Pin \"ATA1_DD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[14\] 0 " "Info: Pin \"ATA1_DD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[13\] 0 " "Info: Pin \"ATA1_DD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[12\] 0 " "Info: Pin \"ATA1_DD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[11\] 0 " "Info: Pin \"ATA1_DD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[10\] 0 " "Info: Pin \"ATA1_DD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[9\] 0 " "Info: Pin \"ATA1_DD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[8\] 0 " "Info: Pin \"ATA1_DD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[7\] 0 " "Info: Pin \"ATA1_DD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[6\] 0 " "Info: Pin \"ATA1_DD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[5\] 0 " "Info: Pin \"ATA1_DD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[4\] 0 " "Info: Pin \"ATA1_DD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[3\] 0 " "Info: Pin \"ATA1_DD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[2\] 0 " "Info: Pin \"ATA1_DD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[1\] 0 " "Info: Pin \"ATA1_DD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA1_DD\[0\] 0 " "Info: Pin \"ATA1_DD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[15\] 0 " "Info: Pin \"ATA2_DD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[14\] 0 " "Info: Pin \"ATA2_DD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[13\] 0 " "Info: Pin \"ATA2_DD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[12\] 0 " "Info: Pin \"ATA2_DD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[11\] 0 " "Info: Pin \"ATA2_DD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[10\] 0 " "Info: Pin \"ATA2_DD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[9\] 0 " "Info: Pin \"ATA2_DD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[8\] 0 " "Info: Pin \"ATA2_DD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[7\] 0 " "Info: Pin \"ATA2_DD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[6\] 0 " "Info: Pin \"ATA2_DD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[5\] 0 " "Info: Pin \"ATA2_DD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[4\] 0 " "Info: Pin \"ATA2_DD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[3\] 0 " "Info: Pin \"ATA2_DD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[2\] 0 " "Info: Pin \"ATA2_DD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[1\] 0 " "Info: Pin \"ATA2_DD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA2_DD\[0\] 0 " "Info: Pin \"ATA2_DD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[15\] 0 " "Info: Pin \"ATA3_DD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[14\] 0 " "Info: Pin \"ATA3_DD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[13\] 0 " "Info: Pin \"ATA3_DD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[12\] 0 " "Info: Pin \"ATA3_DD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[11\] 0 " "Info: Pin \"ATA3_DD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[10\] 0 " "Info: Pin \"ATA3_DD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[9\] 0 " "Info: Pin \"ATA3_DD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[8\] 0 " "Info: Pin \"ATA3_DD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[7\] 0 " "Info: Pin \"ATA3_DD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[6\] 0 " "Info: Pin \"ATA3_DD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[5\] 0 " "Info: Pin \"ATA3_DD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[4\] 0 " "Info: Pin \"ATA3_DD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[3\] 0 " "Info: Pin \"ATA3_DD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[2\] 0 " "Info: Pin \"ATA3_DD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[1\] 0 " "Info: Pin \"ATA3_DD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA3_DD\[0\] 0 " "Info: Pin \"ATA3_DD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[15\] 0 " "Info: Pin \"ATA5_DD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[14\] 0 " "Info: Pin \"ATA5_DD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[13\] 0 " "Info: Pin \"ATA5_DD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[12\] 0 " "Info: Pin \"ATA5_DD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[11\] 0 " "Info: Pin \"ATA5_DD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[10\] 0 " "Info: Pin \"ATA5_DD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[9\] 0 " "Info: Pin \"ATA5_DD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[8\] 0 " "Info: Pin \"ATA5_DD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[7\] 0 " "Info: Pin \"ATA5_DD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[6\] 0 " "Info: Pin \"ATA5_DD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[5\] 0 " "Info: Pin \"ATA5_DD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[4\] 0 " "Info: Pin \"ATA5_DD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[3\] 0 " "Info: Pin \"ATA5_DD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[2\] 0 " "Info: Pin \"ATA5_DD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[1\] 0 " "Info: Pin \"ATA5_DD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ATA5_DD\[0\] 0 " "Info: Pin \"ATA5_DD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_D\[7\] 0 " "Info: Pin \"FLASH_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_D\[6\] 0 " "Info: Pin \"FLASH_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_D\[5\] 0 " "Info: Pin \"FLASH_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_D\[4\] 0 " "Info: Pin \"FLASH_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_D\[3\] 0 " "Info: Pin \"FLASH_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_D\[2\] 0 " "Info: Pin \"FLASH_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_D\[1\] 0 " "Info: Pin \"FLASH_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_D\[0\] 0 " "Info: Pin \"FLASH_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "74 " "Warning: Following 74 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_SDA a permanently disabled " "Info: Pin FPGA_SDA has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FPGA_SDA } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_SDA" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4368 2504 2680 4384 "FPGA_SDA" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_SDA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TEMPSDA a permanently disabled " "Info: Pin TEMPSDA has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TEMPSDA } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TEMPSDA" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4432 2504 2680 4448 "TEMPSDA" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMPSDA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[15\] a permanently disabled " "Info: Pin ATA1_DD\[15\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[15] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[15\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[14\] a permanently disabled " "Info: Pin ATA1_DD\[14\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[13\] a permanently disabled " "Info: Pin ATA1_DD\[13\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[12\] a permanently disabled " "Info: Pin ATA1_DD\[12\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[11\] a permanently disabled " "Info: Pin ATA1_DD\[11\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[10\] a permanently disabled " "Info: Pin ATA1_DD\[10\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[9\] a permanently disabled " "Info: Pin ATA1_DD\[9\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[8\] a permanently disabled " "Info: Pin ATA1_DD\[8\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[7\] a permanently disabled " "Info: Pin ATA1_DD\[7\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[6\] a permanently disabled " "Info: Pin ATA1_DD\[6\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[5\] a permanently disabled " "Info: Pin ATA1_DD\[5\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[4\] a permanently disabled " "Info: Pin ATA1_DD\[4\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[3\] a permanently disabled " "Info: Pin ATA1_DD\[3\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[2\] a permanently disabled " "Info: Pin ATA1_DD\[2\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[1\] a permanently disabled " "Info: Pin ATA1_DD\[1\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA1_DD\[0\] a permanently disabled " "Info: Pin ATA1_DD\[0\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[15\] a permanently disabled " "Info: Pin ATA2_DD\[15\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[15] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[15\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[14\] a permanently disabled " "Info: Pin ATA2_DD\[14\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[13\] a permanently disabled " "Info: Pin ATA2_DD\[13\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[12\] a permanently disabled " "Info: Pin ATA2_DD\[12\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[11\] a permanently disabled " "Info: Pin ATA2_DD\[11\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[10\] a permanently disabled " "Info: Pin ATA2_DD\[10\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[9\] a permanently disabled " "Info: Pin ATA2_DD\[9\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[8\] a permanently disabled " "Info: Pin ATA2_DD\[8\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[7\] a permanently disabled " "Info: Pin ATA2_DD\[7\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[6\] a permanently disabled " "Info: Pin ATA2_DD\[6\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[5\] a permanently disabled " "Info: Pin ATA2_DD\[5\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[4\] a permanently disabled " "Info: Pin ATA2_DD\[4\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[3\] a permanently disabled " "Info: Pin ATA2_DD\[3\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[2\] a permanently disabled " "Info: Pin ATA2_DD\[2\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[1\] a permanently disabled " "Info: Pin ATA2_DD\[1\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA2_DD\[0\] a permanently disabled " "Info: Pin ATA2_DD\[0\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[15\] a permanently disabled " "Info: Pin ATA3_DD\[15\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[15] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[15\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[14\] a permanently disabled " "Info: Pin ATA3_DD\[14\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[13\] a permanently disabled " "Info: Pin ATA3_DD\[13\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[12\] a permanently disabled " "Info: Pin ATA3_DD\[12\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[11\] a permanently disabled " "Info: Pin ATA3_DD\[11\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[10\] a permanently disabled " "Info: Pin ATA3_DD\[10\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[9\] a permanently disabled " "Info: Pin ATA3_DD\[9\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[8\] a permanently disabled " "Info: Pin ATA3_DD\[8\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[7\] a permanently disabled " "Info: Pin ATA3_DD\[7\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[6\] a permanently disabled " "Info: Pin ATA3_DD\[6\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[5\] a permanently disabled " "Info: Pin ATA3_DD\[5\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[4\] a permanently disabled " "Info: Pin ATA3_DD\[4\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[3\] a permanently disabled " "Info: Pin ATA3_DD\[3\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[2\] a permanently disabled " "Info: Pin ATA3_DD\[2\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[1\] a permanently disabled " "Info: Pin ATA3_DD\[1\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA3_DD\[0\] a permanently disabled " "Info: Pin ATA3_DD\[0\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[15\] a permanently disabled " "Info: Pin ATA5_DD\[15\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[15] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[15\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[14\] a permanently disabled " "Info: Pin ATA5_DD\[14\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[13\] a permanently disabled " "Info: Pin ATA5_DD\[13\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[12\] a permanently disabled " "Info: Pin ATA5_DD\[12\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[11\] a permanently disabled " "Info: Pin ATA5_DD\[11\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[10\] a permanently disabled " "Info: Pin ATA5_DD\[10\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[9\] a permanently disabled " "Info: Pin ATA5_DD\[9\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[8\] a permanently disabled " "Info: Pin ATA5_DD\[8\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[7\] a permanently disabled " "Info: Pin ATA5_DD\[7\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[6\] a permanently disabled " "Info: Pin ATA5_DD\[6\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[5\] a permanently disabled " "Info: Pin ATA5_DD\[5\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[4\] a permanently disabled " "Info: Pin ATA5_DD\[4\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[3\] a permanently disabled " "Info: Pin ATA5_DD\[3\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[2\] a permanently disabled " "Info: Pin ATA5_DD\[2\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[1\] a permanently disabled " "Info: Pin ATA5_DD\[1\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ATA5_DD\[0\] a permanently disabled " "Info: Pin ATA5_DD\[0\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_D\[7\] a permanently disabled " "Info: Pin FLASH_D\[7\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_D\[6\] a permanently disabled " "Info: Pin FLASH_D\[6\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_D\[5\] a permanently disabled " "Info: Pin FLASH_D\[5\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_D\[4\] a permanently disabled " "Info: Pin FLASH_D\[4\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_D\[3\] a permanently disabled " "Info: Pin FLASH_D\[3\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_D\[2\] a permanently disabled " "Info: Pin FLASH_D\[2\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_D\[1\] a permanently disabled " "Info: Pin FLASH_D\[1\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_D\[0\] a permanently disabled " "Info: Pin FLASH_D\[0\] has a permanently disabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "247 " "Warning: Following 247 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PHY_125MO GND " "Info: Pin PHY_125MO has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PHY_125MO } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PHY_125MO" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 1608 1256 1432 1624 "PHY_125MO" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHY_125MO } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PHY_COLB GND " "Info: Pin PHY_COLB has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PHY_COLB } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PHY_COLB" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 1624 1256 1432 1640 "PHY_COLB" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHY_COLB } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PHY_CRSB GND " "Info: Pin PHY_CRSB has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PHY_CRSB } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PHY_CRSB" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 1640 1256 1432 1656 "PHY_CRSB" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHY_CRSB } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PHY_INTN GND " "Info: Pin PHY_INTN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PHY_INTN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PHY_INTN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 1656 1256 1432 1672 "PHY_INTN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHY_INTN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PHY_TX_CLK GND " "Info: Pin PHY_TX_CLK has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PHY_TX_CLK } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PHY_TX_CLK" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 1672 1256 1432 1688 "PHY_TX_CLK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHY_TX_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_CLK GND " "Info: Pin 422_1_CLK has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_CLK } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_CLK" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4240 1344 1520 4256 "422_1_CLK" "" } { 4232 1240 1344 4248 "422_1_CLK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_SYN GND " "Info: Pin 422_1_SYN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_SYN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_SYN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4256 1344 1520 4272 "422_1_SYN" "" } { 4248 1240 1344 4264 "422_1_SYN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_SYN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_CLK GND " "Info: Pin 422_2_CLK has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_CLK } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_CLK" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1344 1520 4320 "422_2_CLK" "" } { 4296 1240 1344 4312 "422_2_CLK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_SYN GND " "Info: Pin 422_2_SYN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_SYN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_SYN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4320 1344 1520 4336 "422_2_SYN" "" } { 4312 1240 1344 4328 "422_2_SYN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_SYN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_CLK GND " "Info: Pin LVDS1_CLK has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_CLK } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_CLK" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4392 1344 1520 4408 "LVDS1_CLK" "" } { 4384 1240 1344 4400 "LVDS1_CLK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_SYN GND " "Info: Pin LVDS1_SYN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_SYN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_SYN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4408 1344 1520 4424 "LVDS1_SYN" "" } { 4400 1240 1344 4416 "LVDS1_SYN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_SYN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_SYN GND " "Info: Pin LVDS2_SYN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_SYN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_SYN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4488 1344 1520 4504 "LVDS2_SYN" "" } { 4480 1240 1344 4496 "LVDS2_SYN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_SYN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_CLK GND " "Info: Pin LVDS2_CLK has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_CLK } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_CLK" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4472 1344 1520 4488 "LVDS2_CLK" "" } { 4464 1240 1344 4480 "LVDS2_CLK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_CE GND " "Info: Pin FLASH_CE has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_CE } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_CE" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4368 1728 1904 4384 "FLASH_CE" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_CE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_OE GND " "Info: Pin FLASH_OE has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_OE } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_OE" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4392 1728 1904 4408 "FLASH_OE" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_OE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_RESET GND " "Info: Pin FLASH_RESET has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_RESET } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_RESET" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4416 1728 1904 4432 "FLASH_RESET" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_WE GND " "Info: Pin FLASH_WE has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_WE } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_WE" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4440 1728 1904 4456 "FLASH_WE" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_WE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DIORN GND " "Info: Pin ATA2_DIORN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DIORN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DIORN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4288 3240 3416 4304 "ATA2_DIORN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DIORN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DIOWN GND " "Info: Pin ATA2_DIOWN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DIOWN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DIOWN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 3240 3416 4320 "ATA2_DIOWN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DIOWN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DMACK GND " "Info: Pin ATA2_DMACK has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DMACK } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DMACK" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4320 3240 3416 4336 "ATA2_DMACK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DMACK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_RESETN GND " "Info: Pin ATA2_RESETN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_RESETN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_RESETN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3240 3416 4368 "ATA2_RESETN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_RESETN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DIORN GND " "Info: Pin ATA3_DIORN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DIORN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DIORN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4288 3456 3632 4304 "ATA3_DIORN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DIORN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DIOWN GND " "Info: Pin ATA3_DIOWN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DIOWN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DIOWN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 3456 3632 4320 "ATA3_DIOWN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DIOWN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DMACK GND " "Info: Pin ATA3_DMACK has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DMACK } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DMACK" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4320 3456 3632 4336 "ATA3_DMACK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DMACK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_RESETN GND " "Info: Pin ATA3_RESETN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_RESETN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_RESETN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3456 3632 4368 "ATA3_RESETN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_RESETN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DIORN GND " "Info: Pin ATA5_DIORN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DIORN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DIORN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4288 3800 3976 4304 "ATA5_DIORN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DIORN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DIOWN GND " "Info: Pin ATA5_DIOWN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DIOWN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DIOWN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 3800 3976 4320 "ATA5_DIOWN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DIOWN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DMACK GND " "Info: Pin ATA5_DMACK has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DMACK } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DMACK" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4320 3800 3976 4336 "ATA5_DMACK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DMACK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_RESETN GND " "Info: Pin ATA5_RESETN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_RESETN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_RESETN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3800 3976 4368 "ATA5_RESETN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_RESETN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "JP1_1 GND " "Info: Pin JP1_1 has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { JP1_1 } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP1_1" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4240 2120 2296 4256 "JP1_1" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP1_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "JP1_2 GND " "Info: Pin JP1_2 has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { JP1_2 } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP1_2" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4256 2120 2296 4272 "JP1_2" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP1_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "JP1_3 GND " "Info: Pin JP1_3 has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { JP1_3 } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP1_3" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 2120 2296 4288 "JP1_3" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP1_3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "JP1_4 GND " "Info: Pin JP1_4 has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { JP1_4 } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP1_4" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4288 2120 2296 4304 "JP1_4" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP1_4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "JP1_5 GND " "Info: Pin JP1_5 has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { JP1_5 } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP1_5" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 2120 2296 4320 "JP1_5" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP1_5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "JP2_1 GND " "Info: Pin JP2_1 has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { JP2_1 } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2_1" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4344 2120 2296 4360 "JP2_1" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP2_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "JP2_2 GND " "Info: Pin JP2_2 has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { JP2_2 } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2_2" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4360 2120 2296 4376 "JP2_2" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP2_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "JP2_3 GND " "Info: Pin JP2_3 has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { JP2_3 } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2_3" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4376 2120 2296 4392 "JP2_3" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP2_3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "JP2_4 GND " "Info: Pin JP2_4 has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { JP2_4 } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2_4" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4392 2120 2296 4408 "JP2_4" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP2_4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "JP2_5 GND " "Info: Pin JP2_5 has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { JP2_5 } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2_5" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4408 2120 2296 4424 "JP2_5" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { JP2_5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FPGA_SCL GND " "Info: Pin FPGA_SCL has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FPGA_SCL } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_SCL" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4384 2504 2680 4400 "FPGA_SCL" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_SCL } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TEMPSCL GND " "Info: Pin TEMPSCL has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TEMPSCL } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TEMPSCL" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4448 2504 2680 4464 "TEMPSCL" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMPSCL } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_TX1 GND " "Info: Pin UART_TX1 has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { UART_TX1 } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TX1" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4512 2504 2680 4528 "UART_TX1" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TX1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "INTR_5338A GND " "Info: Pin INTR_5338A has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { INTR_5338A } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "INTR_5338A" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4760 1656 1832 4776 "INTR_5338A" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTR_5338A } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "INTR_5338B GND " "Info: Pin INTR_5338B has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { INTR_5338B } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "INTR_5338B" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4776 1656 1832 4792 "INTR_5338B" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTR_5338B } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DIORN GND " "Info: Pin ATA1_DIORN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DIORN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DIORN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4256 3024 3200 4272 "ATA1_DIORN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DIORN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DIOWN GND " "Info: Pin ATA1_DIOWN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DIOWN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DIOWN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3024 3200 4288 "ATA1_DIOWN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DIOWN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DMACK GND " "Info: Pin ATA1_DMACK has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DMACK } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DMACK" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 3024 3200 4352 "ATA1_DMACK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DMACK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_RESETN GND " "Info: Pin ATA1_RESETN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_RESETN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_RESETN" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4320 3024 3200 4336 "ATA1_RESETN" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_RESETN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SDRAM_E_CKE VCC " "Info: Pin SDRAM_E_CKE has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_CKE } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_CKE" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 840 2688 2864 856 "SDRAM_E_CKE" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SDRAM_A_CKE VCC " "Info: Pin SDRAM_A_CKE has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_CKE } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_CKE" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 464 4856 5032 480 "SDRAM_A_CKE" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[14\] GND " "Info: Pin 422_1_DATA\[14\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[13\] GND " "Info: Pin 422_1_DATA\[13\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[12\] GND " "Info: Pin 422_1_DATA\[12\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[11\] GND " "Info: Pin 422_1_DATA\[11\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[10\] GND " "Info: Pin 422_1_DATA\[10\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[9\] GND " "Info: Pin 422_1_DATA\[9\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[8\] GND " "Info: Pin 422_1_DATA\[8\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[7\] GND " "Info: Pin 422_1_DATA\[7\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[6\] GND " "Info: Pin 422_1_DATA\[6\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[5\] GND " "Info: Pin 422_1_DATA\[5\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[4\] GND " "Info: Pin 422_1_DATA\[4\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[3\] GND " "Info: Pin 422_1_DATA\[3\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[2\] GND " "Info: Pin 422_1_DATA\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[1\] GND " "Info: Pin 422_1_DATA\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_1_DATA\[0\] GND " "Info: Pin 422_1_DATA\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_1_DATA[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_1_DATA\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 1344 1520 4288 "422_1_DATA\[14..0\]" "" } { 4264 1240 1345 4280 "422_1_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_1_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[14\] GND " "Info: Pin 422_2_DATA\[14\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[13\] GND " "Info: Pin 422_2_DATA\[13\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[12\] GND " "Info: Pin 422_2_DATA\[12\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[11\] GND " "Info: Pin 422_2_DATA\[11\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[10\] GND " "Info: Pin 422_2_DATA\[10\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[9\] GND " "Info: Pin 422_2_DATA\[9\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[8\] GND " "Info: Pin 422_2_DATA\[8\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[7\] GND " "Info: Pin 422_2_DATA\[7\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[6\] GND " "Info: Pin 422_2_DATA\[6\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[5\] GND " "Info: Pin 422_2_DATA\[5\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[4\] GND " "Info: Pin 422_2_DATA\[4\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[3\] GND " "Info: Pin 422_2_DATA\[3\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[2\] GND " "Info: Pin 422_2_DATA\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[1\] GND " "Info: Pin 422_2_DATA\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "422_2_DATA\[0\] GND " "Info: Pin 422_2_DATA\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { 422_2_DATA[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "422_2_DATA\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 1344 1520 4352 "422_2_DATA\[14..0\]" "" } { 4328 1240 1345 4344 "422_2_DATA\[14..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 422_2_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DA\[2\] GND " "Info: Pin ATA1_DA\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DA[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DA\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4288 3024 3200 4304 "ATA1_DA\[2..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DA\[1\] GND " "Info: Pin ATA1_DA\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DA[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DA\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4288 3024 3200 4304 "ATA1_DA\[2..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DA\[0\] GND " "Info: Pin ATA1_DA\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DA[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DA\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4288 3024 3200 4304 "ATA1_DA\[2..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_IDE_CS\[1\] GND " "Info: Pin ATA1_IDE_CS\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_IDE_CS[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_IDE_CS\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 3024 3200 4320 "ATA1_IDE_CS\[1..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_IDE_CS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_IDE_CS\[0\] GND " "Info: Pin ATA1_IDE_CS\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_IDE_CS[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_IDE_CS\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 3024 3200 4320 "ATA1_IDE_CS\[1..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_IDE_CS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DA\[2\] GND " "Info: Pin ATA2_DA\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DA[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DA\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4256 3240 3416 4272 "ATA2_DA\[2..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DA\[1\] GND " "Info: Pin ATA2_DA\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DA[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DA\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4256 3240 3416 4272 "ATA2_DA\[2..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DA\[0\] GND " "Info: Pin ATA2_DA\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DA[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DA\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4256 3240 3416 4272 "ATA2_DA\[2..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_IDE_CS\[1\] GND " "Info: Pin ATA2_IDE_CS\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_IDE_CS[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_IDE_CS\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 3240 3416 4352 "ATA2_IDE_CS\[1..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_IDE_CS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_IDE_CS\[0\] GND " "Info: Pin ATA2_IDE_CS\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_IDE_CS[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_IDE_CS\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 3240 3416 4352 "ATA2_IDE_CS\[1..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_IDE_CS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DA\[2\] GND " "Info: Pin ATA3_DA\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DA[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DA\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4256 3456 3632 4272 "ATA3_DA\[2..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DA\[1\] GND " "Info: Pin ATA3_DA\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DA[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DA\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4256 3456 3632 4272 "ATA3_DA\[2..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DA\[0\] GND " "Info: Pin ATA3_DA\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DA[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DA\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4256 3456 3632 4272 "ATA3_DA\[2..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_IDE_CS\[1\] GND " "Info: Pin ATA3_IDE_CS\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_IDE_CS[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_IDE_CS\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 3456 3632 4352 "ATA3_IDE_CS\[1..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_IDE_CS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_IDE_CS\[0\] GND " "Info: Pin ATA3_IDE_CS\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_IDE_CS[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_IDE_CS\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 3456 3632 4352 "ATA3_IDE_CS\[1..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_IDE_CS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DA\[2\] GND " "Info: Pin ATA5_DA\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DA[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DA\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4256 3800 3976 4272 "ATA5_DA\[2..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DA\[1\] GND " "Info: Pin ATA5_DA\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DA[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DA\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4256 3800 3976 4272 "ATA5_DA\[2..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DA\[0\] GND " "Info: Pin ATA5_DA\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DA[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DA\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4256 3800 3976 4272 "ATA5_DA\[2..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_IDE_CS\[1\] GND " "Info: Pin ATA5_IDE_CS\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_IDE_CS[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_IDE_CS\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 3800 3976 4352 "ATA5_IDE_CS\[1..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_IDE_CS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_IDE_CS\[0\] GND " "Info: Pin ATA5_IDE_CS\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_IDE_CS[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_IDE_CS\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4336 3800 3976 4352 "ATA5_IDE_CS\[1..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_IDE_CS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[21\] GND " "Info: Pin FLASH_A\[21\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[21] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[21\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[20\] GND " "Info: Pin FLASH_A\[20\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[20] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[20\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[19\] GND " "Info: Pin FLASH_A\[19\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[19] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[19\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[18\] GND " "Info: Pin FLASH_A\[18\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[18] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[18\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[17\] GND " "Info: Pin FLASH_A\[17\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[17] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[17\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[16\] GND " "Info: Pin FLASH_A\[16\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[16] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[16\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[15\] GND " "Info: Pin FLASH_A\[15\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[15] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[15\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[14\] GND " "Info: Pin FLASH_A\[14\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[13\] GND " "Info: Pin FLASH_A\[13\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[12\] GND " "Info: Pin FLASH_A\[12\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[11\] GND " "Info: Pin FLASH_A\[11\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[10\] GND " "Info: Pin FLASH_A\[10\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[9\] GND " "Info: Pin FLASH_A\[9\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[8\] GND " "Info: Pin FLASH_A\[8\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[7\] GND " "Info: Pin FLASH_A\[7\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[6\] GND " "Info: Pin FLASH_A\[6\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[5\] GND " "Info: Pin FLASH_A\[5\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[4\] GND " "Info: Pin FLASH_A\[4\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[3\] GND " "Info: Pin FLASH_A\[3\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[2\] GND " "Info: Pin FLASH_A\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[1\] GND " "Info: Pin FLASH_A\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_A\[0\] GND " "Info: Pin FLASH_A\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_A[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_A\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4280 1728 1904 4296 "FLASH_A\[21..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[15\] GND " "Info: Pin LED\[15\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[15] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[15\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 2264 232 408 2280 "LED\[15..0\]" "" } { 2384 496 568 2400 "LED\[0\]" "" } { 592 2664 2840 608 "LED\[11..4\]" "" } { 2256 144 232 2272 "LED\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[14\] GND " "Info: Pin LED\[14\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 2264 232 408 2280 "LED\[15..0\]" "" } { 2384 496 568 2400 "LED\[0\]" "" } { 592 2664 2840 608 "LED\[11..4\]" "" } { 2256 144 232 2272 "LED\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[13\] GND " "Info: Pin LED\[13\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 2264 232 408 2280 "LED\[15..0\]" "" } { 2384 496 568 2400 "LED\[0\]" "" } { 592 2664 2840 608 "LED\[11..4\]" "" } { 2256 144 232 2272 "LED\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[12\] GND " "Info: Pin LED\[12\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 2264 232 408 2280 "LED\[15..0\]" "" } { 2384 496 568 2400 "LED\[0\]" "" } { 592 2664 2840 608 "LED\[11..4\]" "" } { 2256 144 232 2272 "LED\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[3\] GND " "Info: Pin LED\[3\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 2264 232 408 2280 "LED\[15..0\]" "" } { 2384 496 568 2400 "LED\[0\]" "" } { 592 2664 2840 608 "LED\[11..4\]" "" } { 2256 144 232 2272 "LED\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[2\] GND " "Info: Pin LED\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 2264 232 408 2280 "LED\[15..0\]" "" } { 2384 496 568 2400 "LED\[0\]" "" } { 592 2664 2840 608 "LED\[11..4\]" "" } { 2256 144 232 2272 "LED\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[1\] GND " "Info: Pin LED\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 2264 232 408 2280 "LED\[15..0\]" "" } { 2384 496 568 2400 "LED\[0\]" "" } { 592 2664 2840 608 "LED\[11..4\]" "" } { 2256 144 232 2272 "LED\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[17\] GND " "Info: Pin LVDS1_DATA\[17\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[17] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[17\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[16\] GND " "Info: Pin LVDS1_DATA\[16\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[16] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[16\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[15\] GND " "Info: Pin LVDS1_DATA\[15\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[15] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[15\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[14\] GND " "Info: Pin LVDS1_DATA\[14\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[13\] GND " "Info: Pin LVDS1_DATA\[13\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[12\] GND " "Info: Pin LVDS1_DATA\[12\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[11\] GND " "Info: Pin LVDS1_DATA\[11\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[10\] GND " "Info: Pin LVDS1_DATA\[10\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[9\] GND " "Info: Pin LVDS1_DATA\[9\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[8\] GND " "Info: Pin LVDS1_DATA\[8\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[7\] GND " "Info: Pin LVDS1_DATA\[7\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[6\] GND " "Info: Pin LVDS1_DATA\[6\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[5\] GND " "Info: Pin LVDS1_DATA\[5\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[4\] GND " "Info: Pin LVDS1_DATA\[4\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[3\] GND " "Info: Pin LVDS1_DATA\[3\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[2\] GND " "Info: Pin LVDS1_DATA\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[1\] GND " "Info: Pin LVDS1_DATA\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS1_DATA\[0\] GND " "Info: Pin LVDS1_DATA\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS1_DATA[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS1_DATA\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4424 1344 1520 4440 "LVDS1_DATA\[17..0\]" "" } { 4416 1240 1350 4432 "LVDS1_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS1_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[17\] GND " "Info: Pin LVDS2_DATA\[17\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[17] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[17\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[16\] GND " "Info: Pin LVDS2_DATA\[16\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[16] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[16\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[15\] GND " "Info: Pin LVDS2_DATA\[15\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[15] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[15\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[14\] GND " "Info: Pin LVDS2_DATA\[14\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[13\] GND " "Info: Pin LVDS2_DATA\[13\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[12\] GND " "Info: Pin LVDS2_DATA\[12\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[11\] GND " "Info: Pin LVDS2_DATA\[11\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[10\] GND " "Info: Pin LVDS2_DATA\[10\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[9\] GND " "Info: Pin LVDS2_DATA\[9\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[8\] GND " "Info: Pin LVDS2_DATA\[8\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[7\] GND " "Info: Pin LVDS2_DATA\[7\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[6\] GND " "Info: Pin LVDS2_DATA\[6\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[5\] GND " "Info: Pin LVDS2_DATA\[5\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[4\] GND " "Info: Pin LVDS2_DATA\[4\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[3\] GND " "Info: Pin LVDS2_DATA\[3\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[2\] GND " "Info: Pin LVDS2_DATA\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[1\] GND " "Info: Pin LVDS2_DATA\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS2_DATA\[0\] GND " "Info: Pin LVDS2_DATA\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LVDS2_DATA[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS2_DATA\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4504 1344 1520 4520 "LVDS2_DATA\[17..0\]" "" } { 4496 1240 1350 4512 "LVDS2_DATA\[17..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS2_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SENDED\[7\] GND " "Info: Pin SENDED\[7\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SENDED[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SENDED\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4672 3160 3336 4688 "SENDED\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENDED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SENDED\[6\] GND " "Info: Pin SENDED\[6\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SENDED[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SENDED\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4672 3160 3336 4688 "SENDED\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENDED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SENDED\[5\] GND " "Info: Pin SENDED\[5\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SENDED[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SENDED\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4672 3160 3336 4688 "SENDED\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENDED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SENDED\[4\] GND " "Info: Pin SENDED\[4\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SENDED[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SENDED\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4672 3160 3336 4688 "SENDED\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENDED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SENDED\[3\] GND " "Info: Pin SENDED\[3\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SENDED[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SENDED\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4672 3160 3336 4688 "SENDED\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENDED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SENDED\[2\] GND " "Info: Pin SENDED\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SENDED[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SENDED\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4672 3160 3336 4688 "SENDED\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENDED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SENDED\[1\] GND " "Info: Pin SENDED\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SENDED[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SENDED\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4672 3160 3336 4688 "SENDED\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENDED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SENDED\[0\] GND " "Info: Pin SENDED\[0\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SENDED[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SENDED\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4672 3160 3336 4688 "SENDED\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SENDED[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FPGA_SDA VCC " "Info: Pin FPGA_SDA has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FPGA_SDA } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_SDA" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4368 2504 2680 4384 "FPGA_SDA" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_SDA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TEMPSDA VCC " "Info: Pin TEMPSDA has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TEMPSDA } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TEMPSDA" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4432 2504 2680 4448 "TEMPSDA" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMPSDA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[15\] VCC " "Info: Pin ATA1_DD\[15\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[15] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[15\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[14\] VCC " "Info: Pin ATA1_DD\[14\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[13\] VCC " "Info: Pin ATA1_DD\[13\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[12\] VCC " "Info: Pin ATA1_DD\[12\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[11\] VCC " "Info: Pin ATA1_DD\[11\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[10\] VCC " "Info: Pin ATA1_DD\[10\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[9\] VCC " "Info: Pin ATA1_DD\[9\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[8\] VCC " "Info: Pin ATA1_DD\[8\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[7\] VCC " "Info: Pin ATA1_DD\[7\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[6\] VCC " "Info: Pin ATA1_DD\[6\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[5\] VCC " "Info: Pin ATA1_DD\[5\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[4\] VCC " "Info: Pin ATA1_DD\[4\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[3\] VCC " "Info: Pin ATA1_DD\[3\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[2\] VCC " "Info: Pin ATA1_DD\[2\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[1\] VCC " "Info: Pin ATA1_DD\[1\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA1_DD\[0\] VCC " "Info: Pin ATA1_DD\[0\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA1_DD[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA1_DD\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4352 3024 3200 4368 "ATA1_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA1_DD[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[15\] VCC " "Info: Pin ATA2_DD\[15\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[15] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[15\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[14\] VCC " "Info: Pin ATA2_DD\[14\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[13\] VCC " "Info: Pin ATA2_DD\[13\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[12\] VCC " "Info: Pin ATA2_DD\[12\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[11\] VCC " "Info: Pin ATA2_DD\[11\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[10\] VCC " "Info: Pin ATA2_DD\[10\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[9\] VCC " "Info: Pin ATA2_DD\[9\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[8\] VCC " "Info: Pin ATA2_DD\[8\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[7\] VCC " "Info: Pin ATA2_DD\[7\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[6\] VCC " "Info: Pin ATA2_DD\[6\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[5\] VCC " "Info: Pin ATA2_DD\[5\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[4\] VCC " "Info: Pin ATA2_DD\[4\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[3\] VCC " "Info: Pin ATA2_DD\[3\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[2\] VCC " "Info: Pin ATA2_DD\[2\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[1\] VCC " "Info: Pin ATA2_DD\[1\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA2_DD\[0\] VCC " "Info: Pin ATA2_DD\[0\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA2_DD[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA2_DD\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3240 3416 4288 "ATA2_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA2_DD[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[15\] VCC " "Info: Pin ATA3_DD\[15\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[15] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[15\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[14\] VCC " "Info: Pin ATA3_DD\[14\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[13\] VCC " "Info: Pin ATA3_DD\[13\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[12\] VCC " "Info: Pin ATA3_DD\[12\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[11\] VCC " "Info: Pin ATA3_DD\[11\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[10\] VCC " "Info: Pin ATA3_DD\[10\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[9\] VCC " "Info: Pin ATA3_DD\[9\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[8\] VCC " "Info: Pin ATA3_DD\[8\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[7\] VCC " "Info: Pin ATA3_DD\[7\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[6\] VCC " "Info: Pin ATA3_DD\[6\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[5\] VCC " "Info: Pin ATA3_DD\[5\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[4\] VCC " "Info: Pin ATA3_DD\[4\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[3\] VCC " "Info: Pin ATA3_DD\[3\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[2\] VCC " "Info: Pin ATA3_DD\[2\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[1\] VCC " "Info: Pin ATA3_DD\[1\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA3_DD\[0\] VCC " "Info: Pin ATA3_DD\[0\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA3_DD[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA3_DD\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3456 3632 4288 "ATA3_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA3_DD[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[15\] VCC " "Info: Pin ATA5_DD\[15\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[15] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[15\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[14\] VCC " "Info: Pin ATA5_DD\[14\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[13\] VCC " "Info: Pin ATA5_DD\[13\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[12\] VCC " "Info: Pin ATA5_DD\[12\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[11\] VCC " "Info: Pin ATA5_DD\[11\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[10\] VCC " "Info: Pin ATA5_DD\[10\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[9\] VCC " "Info: Pin ATA5_DD\[9\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[8\] VCC " "Info: Pin ATA5_DD\[8\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[7\] VCC " "Info: Pin ATA5_DD\[7\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[6\] VCC " "Info: Pin ATA5_DD\[6\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[5\] VCC " "Info: Pin ATA5_DD\[5\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[4\] VCC " "Info: Pin ATA5_DD\[4\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[3\] VCC " "Info: Pin ATA5_DD\[3\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[2\] VCC " "Info: Pin ATA5_DD\[2\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[1\] VCC " "Info: Pin ATA5_DD\[1\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ATA5_DD\[0\] VCC " "Info: Pin ATA5_DD\[0\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ATA5_DD[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ATA5_DD\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4272 3800 3976 4288 "ATA5_DD\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATA5_DD[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_D\[7\] VCC " "Info: Pin FLASH_D\[7\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_D\[6\] VCC " "Info: Pin FLASH_D\[6\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_D\[5\] VCC " "Info: Pin FLASH_D\[5\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_D\[4\] VCC " "Info: Pin FLASH_D\[4\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_D\[3\] VCC " "Info: Pin FLASH_D\[3\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_D\[2\] VCC " "Info: Pin FLASH_D\[2\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_D\[1\] VCC " "Info: Pin FLASH_D\[1\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_D\[0\] VCC " "Info: Pin FLASH_D\[0\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { FLASH_D[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_D\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 4304 1728 1904 4320 "FLASH_D\[7..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "gige_trans_cpu:inst\|sdram_0:the_sdram_0\|always5~0 " "Info: Following pins have the same output enable: gige_trans_cpu:inst\|sdram_0:the_sdram_0\|always5~0" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[15] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[15\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_E_D\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_E_D\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_E_D[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_E_D\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 872 2688 2864 888 "SDRAM_E_D\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_E_D[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "sdram_ctrl_blk:inst66\|SDRAM_CTRL:inst26\|PingPong (inverted) " "Info: Following pins have the same output enable: sdram_ctrl_blk:inst66\|SDRAM_CTRL:inst26\|PingPong (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[28\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[28\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[28] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[28\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[28] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[12] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[12\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[21\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[21\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[21] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[21\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[21] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[5\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[30\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[30\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[30] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[30\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[30] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[14] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[14\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[23\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[23\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[23] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[23\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[23] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[7\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[16\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[16\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[16] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[16\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[16] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[0\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[25\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[25\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[25] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[25\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[25] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[17\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[17\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[17] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[17\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[17] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[9] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[9\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[1\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[26\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[26\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[26] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[26\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[26] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[18\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[18\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[18] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[18\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[18] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[10] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[10\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[2\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[27\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[27\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[27] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[27\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[27] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[19\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[19\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[19] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[19\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[19] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[11] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[11\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[3\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[20\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[20\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[20] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[20\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[20] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[4\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[29\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[29\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[29] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[29\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[29] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[13] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[13\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[22\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[22\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[22] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[22\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[22] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[6\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[31\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[31\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[31] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[31\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[31] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[15] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[15\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[24\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[24\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[24] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[24\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[24] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDRAM_A_D\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin SDRAM_A_D\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDRAM_A_D[8] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A_D\[8\]" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 496 4856 5032 512 "SDRAM_A_D\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_A_D[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|mdio_oen " "Info: Following pins have the same output enable: triple_speed_ethernet:inst22\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|mdio_oen" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional PHY_MDIO 2.5 V " "Info: Type bi-directional pin PHY_MDIO uses the 2.5 V I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PHY_MDIO } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PHY_MDIO" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 1936 2016 2192 1952 "PHY_MDIO" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHY_MDIO } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "gige_trans_cpu:inst\|SDA_B:the_SDA_B\|data_dir " "Info: Following pins have the same output enable: gige_trans_cpu:inst\|SDA_B:the_SDA_B\|data_dir" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDA_5338A 3.3-V LVTTL " "Info: Type bi-directional pin SDA_5338A uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDA_5338A } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_5338A" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 536 2688 2864 552 "SDA_5338A" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_5338A } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "gige_trans_cpu:inst\|SDA_A:the_SDA_A\|data_dir " "Info: Following pins have the same output enable: gige_trans_cpu:inst\|SDA_A:the_SDA_A\|data_dir" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SDA_5338B 3.3-V LVTTL " "Info: Type bi-directional pin SDA_5338B uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { SDA_5338B } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_5338B" } } } } { "gige_transport_top.bdf" "" { Schematic "E:/804/2013_10_22/ssd_ctrl/gige_transport_top.bdf" { { 504 2688 2864 520 "SDA_5338B" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_5338B } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BANK_VCCIO_INCOMPATIBLE_WITH_CONFIGURATION_VOLTAGE_LEVEL" "3 2.5V 3.3V " "Warning: I/O bank '3' has VCCIO '2.5V', which is not compatible with the configuration voltage level '3.3V'" {  } {  } 0 0 "I/O bank '%1!s!' has VCCIO '%2!s!', which is not compatible with the configuration voltage level '%3!s!'" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/804/2013_10_22/ssd_ctrl/gige_transport.fit.smsg " "Info: Generated suppressed messages file E:/804/2013_10_22/ssd_ctrl/gige_transport.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 866 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 866 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "805 " "Info: Peak virtual memory: 805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 18:07:30 2013 " "Info: Processing ended: Wed Oct 23 18:07:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:48 " "Info: Elapsed time: 00:02:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:57 " "Info: Total CPU time (on all processors): 00:03:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
