   1               	# 1 "kernel.S"
   1               	
   0               	
   0               	
   2               	
   3               	 ; File          : kernel.S
   4               	 ; Author        : MD. Faridul Islam (faridmdislam@gmail.com)
   5               	 ; Description   : AVR kernel for bare-metal RTOS
   6               	 ; Created       : Jul 27, 2025, 09:30 PM
   7               	 ; Last Modified : Dec 08, 2025, 12:19 AM
   8               	
   9               	
  10               	
  11               	
  12               	#include <avr/io.h>
   1               	/* Copyright (c) 2002,2003,2005,2006,2007 Marek Michalkiewicz, Joerg Wunsch
   2               	   Copyright (c) 2007 Eric B. Weddington
   3               	   All rights reserved.
   4               	
   5               	   Redistribution and use in source and binary forms, with or without
   6               	   modification, are permitted provided that the following conditions are met:
   7               	
   8               	   * Redistributions of source code must retain the above copyright
   9               	     notice, this list of conditions and the following disclaimer.
  10               	
  11               	   * Redistributions in binary form must reproduce the above copyright
  12               	     notice, this list of conditions and the following disclaimer in
  13               	     the documentation and/or other materials provided with the
  14               	     distribution.
  15               	
  16               	   * Neither the name of the copyright holders nor the names of
  17               	     contributors may be used to endorse or promote products derived
  18               	     from this software without specific prior written permission.
  19               	
  20               	  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21               	  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22               	  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  23               	  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  24               	  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  25               	  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  26               	  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  27               	  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  28               	  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  29               	  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  30               	  POSSIBILITY OF SUCH DAMAGE. */
  31               	
  32               	/* $Id: io.h,v 1.52.2.28 2009/12/20 17:02:53 arcanum Exp $ */
  33               	
  34               	/** \file */
  35               	/** \defgroup avr_io <avr/io.h>: AVR device-specific IO definitions
  36               	    \code #include <avr/io.h> \endcode
  37               	
  38               	    This header file includes the apropriate IO definitions for the
  39               	    device that has been specified by the <tt>-mmcu=</tt> compiler
  40               	    command-line switch.  This is done by diverting to the appropriate
  41               	    file <tt>&lt;avr/io</tt><em>XXXX</em><tt>.h&gt;</tt> which should
  42               	    never be included directly.  Some register names common to all
  43               	    AVR devices are defined directly within <tt>&lt;avr/common.h&gt;</tt>,
  44               	    which is included in <tt>&lt;avr/io.h&gt;</tt>,
  45               	    but most of the details come from the respective include file.
  46               	
  47               	    Note that this file always includes the following files:
  48               	    \code 
  49               	    #include <avr/sfr_defs.h>
  50               	    #include <avr/portpins.h>
  51               	    #include <avr/common.h>
  52               	    #include <avr/version.h>
  53               	    \endcode
  54               	    See \ref avr_sfr for more details about that header file.
  55               	
  56               	    Included are definitions of the IO register set and their
  57               	    respective bit values as specified in the Atmel documentation.
  58               	    Note that inconsistencies in naming conventions,
  59               	    so even identical functions sometimes get different names on
  60               	    different devices.
  61               	
  62               	    Also included are the specific names useable for interrupt
  63               	    function definitions as documented
  64               	    \ref avr_signames "here".
  65               	
  66               	    Finally, the following macros are defined:
  67               	
  68               	    - \b RAMEND
  69               	    <br>
  70               	    The last on-chip RAM address.
  71               	    <br>
  72               	    - \b XRAMEND
  73               	    <br>
  74               	    The last possible RAM location that is addressable. This is equal to 
  75               	    RAMEND for devices that do not allow for external RAM. For devices 
  76               	    that allow external RAM, this will be larger than RAMEND.
  77               	    <br>
  78               	    - \b E2END
  79               	    <br>
  80               	    The last EEPROM address.
  81               	    <br>
  82               	    - \b FLASHEND
  83               	    <br>
  84               	    The last byte address in the Flash program space.
  85               	    <br>
  86               	    - \b SPM_PAGESIZE
  87               	    <br>
  88               	    For devices with bootloader support, the flash pagesize
  89               	    (in bytes) to be used for the \c SPM instruction. 
  90               	    - \b E2PAGESIZE
  91               	    <br>
  92               	    The size of the EEPROM page.
  93               	    
  94               	*/
  95               	
  96               	#ifndef _AVR_IO_H_
  97               	#define _AVR_IO_H_
  98               	
  99               	#include <avr/sfr_defs.h>
   1               	/* Copyright (c) 2002, Marek Michalkiewicz <marekm@amelek.gda.pl>
 100               	
 101               	#if defined (__AVR_AT94K__)
 102               	#  include <avr/ioat94k.h>
 103               	#elif defined (__AVR_AT43USB320__)
 104               	#  include <avr/io43u32x.h>
 105               	#elif defined (__AVR_AT43USB355__)
 106               	#  include <avr/io43u35x.h>
 107               	#elif defined (__AVR_AT76C711__)
 108               	#  include <avr/io76c711.h>
 109               	#elif defined (__AVR_AT86RF401__)
 110               	#  include <avr/io86r401.h>
 111               	#elif defined (__AVR_AT90PWM1__)
 112               	#  include <avr/io90pwm1.h>
 113               	#elif defined (__AVR_AT90PWM2__)
 114               	#  include <avr/io90pwmx.h>
 115               	#elif defined (__AVR_AT90PWM2B__)
 116               	#  include <avr/io90pwm2b.h>
 117               	#elif defined (__AVR_AT90PWM3__)
 118               	#  include <avr/io90pwmx.h>
 119               	#elif defined (__AVR_AT90PWM3B__)
 120               	#  include <avr/io90pwm3b.h>
 121               	#elif defined (__AVR_AT90PWM216__)
 122               	#  include <avr/io90pwm216.h>
 123               	#elif defined (__AVR_AT90PWM316__)
 124               	#  include <avr/io90pwm316.h>
 125               	#elif defined (__AVR_AT90PWM81__)
 126               	#  include <avr/io90pwm81.h>
 127               	#elif defined (__AVR_ATmega8U2__)
 128               	#  include <avr/iom8u2.h>
 129               	#elif defined (__AVR_ATmega16M1__)
 130               	#  include <avr/iom16m1.h>
 131               	#elif defined (__AVR_ATmega16U2__)
 132               	#  include <avr/iom16u2.h>
 133               	#elif defined (__AVR_ATmega16U4__)
 134               	#  include <avr/iom16u4.h>
 135               	#elif defined (__AVR_ATmega32C1__)
 136               	#  include <avr/iom32c1.h>
 137               	#elif defined (__AVR_ATmega32M1__)
 138               	#  include <avr/iom32m1.h>
 139               	#elif defined (__AVR_ATmega32U2__)
 140               	#  include <avr/iom32u2.h>
 141               	#elif defined (__AVR_ATmega32U4__)
 142               	#  include <avr/iom32u4.h>
 143               	#elif defined (__AVR_ATmega32U6__)
 144               	#  include <avr/iom32u6.h>
 145               	#elif defined (__AVR_ATmega64C1__)
 146               	#  include <avr/iom64c1.h>
 147               	#elif defined (__AVR_ATmega64M1__)
 148               	#  include <avr/iom64m1.h>
 149               	#elif defined (__AVR_ATmega128__)
 150               	#  include <avr/iom128.h>
 151               	#elif defined (__AVR_ATmega1280__)
 152               	#  include <avr/iom1280.h>
 153               	#elif defined (__AVR_ATmega1281__)
 154               	#  include <avr/iom1281.h>
 155               	#elif defined (__AVR_ATmega1284P__)
 156               	#  include <avr/iom1284p.h>
 157               	#elif defined (__AVR_ATmega128RFA1__)
 158               	#  include <avr/iom128rfa1.h>
 159               	#elif defined (__AVR_ATmega2560__)
 160               	#  include <avr/iom2560.h>
 161               	#elif defined (__AVR_ATmega2561__)
 162               	#  include <avr/iom2561.h>
 163               	#elif defined (__AVR_AT90CAN32__)
 164               	#  include <avr/iocan32.h>
 165               	#elif defined (__AVR_AT90CAN64__)
 166               	#  include <avr/iocan64.h>
 167               	#elif defined (__AVR_AT90CAN128__)
 168               	#  include <avr/iocan128.h>
 169               	#elif defined (__AVR_AT90USB82__)
 170               	#  include <avr/iousb82.h>
 171               	#elif defined (__AVR_AT90USB162__)
 172               	#  include <avr/iousb162.h>
 173               	#elif defined (__AVR_AT90USB646__)
 174               	#  include <avr/iousb646.h>
 175               	#elif defined (__AVR_AT90USB647__)
 176               	#  include <avr/iousb647.h>
 177               	#elif defined (__AVR_AT90USB1286__)
 178               	#  include <avr/iousb1286.h>
 179               	#elif defined (__AVR_AT90USB1287__)
 180               	#  include <avr/iousb1287.h>
 181               	#elif defined (__AVR_ATmega64__)
 182               	#  include <avr/iom64.h>
 183               	#elif defined (__AVR_ATmega640__)
 184               	#  include <avr/iom640.h>
 185               	#elif defined (__AVR_ATmega644__) || defined (__AVR_ATmega644A__)
 186               	#  include <avr/iom644.h>
 187               	#elif defined (__AVR_ATmega644P__)
 188               	#  include <avr/iom644p.h>
 189               	#elif defined (__AVR_ATmega644PA__)
 190               	#  include <avr/iom644pa.h>
 191               	#elif defined (__AVR_ATmega645__) || defined (__AVR_ATmega645A__) || defined (__AVR_ATmega645P__)
 192               	#  include <avr/iom645.h>
 193               	#elif defined (__AVR_ATmega6450__) || defined (__AVR_ATmega6450A__) || defined (__AVR_ATmega6450P__
 194               	#  include <avr/iom6450.h>
 195               	#elif defined (__AVR_ATmega649__) || defined (__AVR_ATmega649A__)
 196               	#  include <avr/iom649.h>
 197               	#elif defined (__AVR_ATmega6490__) || defined (__AVR_ATmega6490A__) || defined (__AVR_ATmega6490P__
 198               	#  include <avr/iom6490.h>
 199               	#elif defined (__AVR_ATmega649P__)
 200               	#  include <avr/iom649p.h>
 201               	#elif defined (__AVR_ATmega64HVE__)
 202               	#  include <avr/iom64hve.h>
 203               	#elif defined (__AVR_ATmega103__)
 204               	#  include <avr/iom103.h>
 205               	#elif defined (__AVR_ATmega32__)
 206               	#  include <avr/iom32.h>
 207               	#elif defined (__AVR_ATmega323__)
 208               	#  include <avr/iom323.h>
 209               	#elif defined (__AVR_ATmega324P__) || defined (__AVR_ATmega324A__)
 210               	#  include <avr/iom324.h>
 211               	#elif defined (__AVR_ATmega324PA__)
 212               	#  include <avr/iom324pa.h>
 213               	#elif defined (__AVR_ATmega325__)
 214               	#  include <avr/iom325.h>
 215               	#elif defined (__AVR_ATmega325P__)
 216               	#  include <avr/iom325.h>
 217               	#elif defined (__AVR_ATmega3250__)
 218               	#  include <avr/iom3250.h>
 219               	#elif defined (__AVR_ATmega3250P__)
 220               	#  include <avr/iom3250.h>
 221               	#elif defined (__AVR_ATmega328P__) || defined (__AVR_ATmega328__)
 222               	#  include <avr/iom328p.h>
   1               	/* Copyright (c) 2007 Atmel Corporation
 223               	#elif defined (__AVR_ATmega329__)
 224               	#  include <avr/iom329.h>
 225               	#elif defined (__AVR_ATmega329P__) || defined (__AVR_ATmega329PA__)
 226               	#  include <avr/iom329.h>
 227               	#elif defined (__AVR_ATmega3290__)
 228               	#  include <avr/iom3290.h>
 229               	#elif defined (__AVR_ATmega3290P__)
 230               	#  include <avr/iom3290.h>
 231               	#elif defined (__AVR_ATmega32HVB__)
 232               	#  include <avr/iom32hvb.h>
 233               	#elif defined (__AVR_ATmega406__)
 234               	#  include <avr/iom406.h>
 235               	#elif defined (__AVR_ATmega16__)
 236               	#  include <avr/iom16.h>
 237               	#elif defined (__AVR_ATmega16A__)
 238               	#  include <avr/iom16a.h>
 239               	#elif defined (__AVR_ATmega161__)
 240               	#  include <avr/iom161.h>
 241               	#elif defined (__AVR_ATmega162__)
 242               	#  include <avr/iom162.h>
 243               	#elif defined (__AVR_ATmega163__)
 244               	#  include <avr/iom163.h>
 245               	#elif defined (__AVR_ATmega164P__) || defined (__AVR_ATmega164A__)
 246               	#  include <avr/iom164.h>
 247               	#elif defined (__AVR_ATmega165__) || defined (__AVR_ATmega165A__)
 248               	#  include <avr/iom165.h>
 249               	#elif defined (__AVR_ATmega165P__)
 250               	#  include <avr/iom165p.h>
 251               	#elif defined (__AVR_ATmega168__) || defined (__AVR_ATmega168A__)
 252               	#  include <avr/iom168.h>
 253               	#elif defined (__AVR_ATmega168P__)
 254               	#  include <avr/iom168p.h>
 255               	#elif defined (__AVR_ATmega169__) || defined (__AVR_ATmega169A__)
 256               	#  include <avr/iom169.h>
 257               	#elif defined (__AVR_ATmega169P__)
 258               	#  include <avr/iom169p.h>
 259               	#elif defined (__AVR_ATmega169PA__)
 260               	#  include <avr/iom169pa.h>
 261               	#elif defined (__AVR_ATmega8HVA__)
 262               	#  include <avr/iom8hva.h>
 263               	#elif defined (__AVR_ATmega16HVA__)
 264               	#  include <avr/iom16hva.h>
 265               	#elif defined (__AVR_ATmega16HVA2__)
 266               	#  include <avr/iom16hva2.h>
 267               	#elif defined (__AVR_ATmega16HVB__)
 268               	#  include <avr/iom16hvb.h>
 269               	#elif defined (__AVR_ATmega8__)
 270               	#  include <avr/iom8.h>
 271               	#elif defined (__AVR_ATmega48__) || defined (__AVR_ATmega48A__)
 272               	#  include <avr/iom48.h>
 273               	#elif defined (__AVR_ATmega48P__)
 274               	#  include <avr/iom48p.h>
 275               	#elif defined (__AVR_ATmega88__) || defined (__AVR_ATmega88A__)
 276               	#  include <avr/iom88.h>
 277               	#elif defined (__AVR_ATmega88P__)
 278               	#  include <avr/iom88p.h>
 279               	#elif defined (__AVR_ATmega88PA__)
 280               	#  include <avr/iom88pa.h>
 281               	#elif defined (__AVR_ATmega8515__)
 282               	#  include <avr/iom8515.h>
 283               	#elif defined (__AVR_ATmega8535__)
 284               	#  include <avr/iom8535.h>
 285               	#elif defined (__AVR_AT90S8535__)
 286               	#  include <avr/io8535.h>
 287               	#elif defined (__AVR_AT90C8534__)
 288               	#  include <avr/io8534.h>
 289               	#elif defined (__AVR_AT90S8515__)
 290               	#  include <avr/io8515.h>
 291               	#elif defined (__AVR_AT90S4434__)
 292               	#  include <avr/io4434.h>
 293               	#elif defined (__AVR_AT90S4433__)
 294               	#  include <avr/io4433.h>
 295               	#elif defined (__AVR_AT90S4414__)
 296               	#  include <avr/io4414.h>
 297               	#elif defined (__AVR_ATtiny22__)
 298               	#  include <avr/iotn22.h>
 299               	#elif defined (__AVR_ATtiny26__)
 300               	#  include <avr/iotn26.h>
 301               	#elif defined (__AVR_AT90S2343__)
 302               	#  include <avr/io2343.h>
 303               	#elif defined (__AVR_AT90S2333__)
 304               	#  include <avr/io2333.h>
 305               	#elif defined (__AVR_AT90S2323__)
 306               	#  include <avr/io2323.h>
 307               	#elif defined (__AVR_AT90S2313__)
 308               	#  include <avr/io2313.h>
 309               	#elif defined (__AVR_ATtiny2313__)
 310               	#  include <avr/iotn2313.h>
 311               	#elif defined (__AVR_ATtiny2313A__)
 312               	#  include <avr/iotn2313a.h>
 313               	#elif defined (__AVR_ATtiny13__)
 314               	#  include <avr/iotn13.h>
 315               	#elif defined (__AVR_ATtiny13A__)
 316               	#  include <avr/iotn13a.h>
 317               	#elif defined (__AVR_ATtiny25__)
 318               	#  include <avr/iotn25.h>
 319               	#elif defined (__AVR_ATtiny4313__)
 320               	#  include <avr/iotn4313.h>
 321               	#elif defined (__AVR_ATtiny45__)
 322               	#  include <avr/iotn45.h>
 323               	#elif defined (__AVR_ATtiny85__)
 324               	#  include <avr/iotn85.h>
 325               	#elif defined (__AVR_ATtiny24__)
 326               	#  include <avr/iotn24.h>
 327               	#elif defined (__AVR_ATtiny24A__)
 328               	#  include <avr/iotn24a.h>
 329               	#elif defined (__AVR_ATtiny44__)
 330               	#  include <avr/iotn44.h>
 331               	#elif defined (__AVR_ATtiny44A__)
 332               	#  include <avr/iotn44a.h>
 333               	#elif defined (__AVR_ATtiny84__)
 334               	#  include <avr/iotn84.h>
 335               	#elif defined (__AVR_ATtiny261__)
 336               	#  include <avr/iotn261.h>
 337               	#elif defined (__AVR_ATtiny261A__)
 338               	#  include <avr/iotn261a.h>
 339               	#elif defined (__AVR_ATtiny461__)
 340               	#  include <avr/iotn461.h>
 341               	#elif defined (__AVR_ATtiny461A__)
 342               	#  include <avr/iotn461a.h>
 343               	#elif defined (__AVR_ATtiny861__)
 344               	#  include <avr/iotn861.h>
 345               	#elif defined (__AVR_ATtiny861A__)
 346               	#  include <avr/iotn861a.h>
 347               	#elif defined (__AVR_ATtiny43U__)
 348               	#  include <avr/iotn43u.h>
 349               	#elif defined (__AVR_ATtiny48__)
 350               	#  include <avr/iotn48.h>
 351               	#elif defined (__AVR_ATtiny88__)
 352               	#  include <avr/iotn88.h>
 353               	#elif defined (__AVR_ATtiny87__)
 354               	#  include <avr/iotn87.h>
 355               	#elif defined (__AVR_ATtiny167__)
 356               	#  include <avr/iotn167.h>
 357               	#elif defined (__AVR_AT90SCR100__)
 358               	#  include <avr/io90scr100.h>
 359               	#elif defined (__AVR_ATxmega16A4__)
 360               	#  include <avr/iox16a4.h>
 361               	#elif defined (__AVR_ATxmega16D4__)
 362               	#  include <avr/iox16d4.h>
 363               	#elif defined (__AVR_ATxmega32A4__)
 364               	#  include <avr/iox32a4.h>
 365               	#elif defined (__AVR_ATxmega32D4__)
 366               	#  include <avr/iox32d4.h>
 367               	#elif defined (__AVR_ATxmega64A1__)
 368               	#  include <avr/iox64a1.h>
 369               	#elif defined (__AVR_ATxmega64A3__)
 370               	#  include <avr/iox64a3.h>
 371               	#elif defined (__AVR_ATxmega64D3__)
 372               	#  include <avr/iox64d3.h>
 373               	#elif defined (__AVR_ATxmega128A1__)
 374               	#  include <avr/iox128a1.h>
 375               	#elif defined (__AVR_ATxmega128A3__)
 376               	#  include <avr/iox128a3.h>
 377               	#elif defined (__AVR_ATxmega128D3__)
 378               	#  include <avr/iox128d3.h>
 379               	#elif defined (__AVR_ATxmega192A3__)
 380               	#  include <avr/iox192a3.h>
 381               	#elif defined (__AVR_ATxmega192D3__)
 382               	#  include <avr/iox192d3.h>
 383               	#elif defined (__AVR_ATxmega256A3__)
 384               	#  include <avr/iox256a3.h>
 385               	#elif defined (__AVR_ATxmega256A3B__)
 386               	#  include <avr/iox256a3b.h>
 387               	#elif defined (__AVR_ATxmega256D3__)
 388               	#  include <avr/iox256d3.h>
 389               	#elif defined (__AVR_ATA6289__)
 390               	#  include <avr/ioa6289.h>
 391               	/* avr1: the following only supported for assembler programs */
 392               	#elif defined (__AVR_ATtiny28__)
 393               	#  include <avr/iotn28.h>
 394               	#elif defined (__AVR_AT90S1200__)
 395               	#  include <avr/io1200.h>
 396               	#elif defined (__AVR_ATtiny15__)
 397               	#  include <avr/iotn15.h>
 398               	#elif defined (__AVR_ATtiny12__)
 399               	#  include <avr/iotn12.h>
 400               	#elif defined (__AVR_ATtiny11__)
 401               	#  include <avr/iotn11.h>
 402               	#else
 403               	#  if !defined(__COMPILING_AVR_LIBC__)
 404               	#    warning "device type not defined"
 405               	#  endif
 406               	#endif
 407               	
 408               	#include <avr/portpins.h>
   1               	/* Copyright (c) 2003  Theodore A. Roth
 409               	
 410               	#include <avr/common.h>
   1               	/* Copyright (c) 2007 Eric B. Weddington
 411               	
 412               	#include <avr/version.h>
   1               	/* Copyright (c) 2005, Joerg Wunsch                               -*- c -*-
 413               	
 414               	/* Include fuse.h after individual IO header files. */
 415               	#include <avr/fuse.h>
   1               	/* Copyright (c) 2007, Atmel Corporation
 416               	
 417               	/* Include lock.h after individual IO header files. */
 418               	#include <avr/lock.h>
   1               	/* Copyright (c) 2007, Atmel Corporation
 419               	
  13               	#include <avr/interrupt.h>
   1               	/* Copyright (c) 2002,2005,2007 Marek Michalkiewicz
  14               	#include "kernel.h"
   1               	
  15               	
  16               	
  17               	
  18               	
  19               	;;============================define user address or macro starting=========================;; 
  20               	.equ     KER_TR ,         1000                            ;TickRate in Hz, not calculated      
  21               	.equ     KER_PRS,         0x03                            ;For prescaler 64, manually select   
  22               	.equ     KER_RLD,         0x82                            ;KER_RLD=0xFF-(F_CPU/KER_PRS/KER_TR) 
  23               	.equ     KER_STK_SZ,      128                             ;stack size in bytes for each task   
  24               	.equ     KER_MX_NTSK,     10                              ;max number of tasks                 
  25               	;;==============================define user address or macro end============================;; 
  26               	
  27               	
  28               	
  29               	
  30               	
  31               	;;===============================define data offsets starting===============================;; 
  32               	.equ     OFB_TICK0,       0x00                            ;offset from KerBase tick count byte0
  33               	.equ     OFB_TICK1,       0x01                            ;offset from KerBase tick count byte1
  34               	.equ     OFB_TICK2,       0x02                            ;offset from KerBase tick count byte2
  35               	.equ     OFB_TICK3,       0x03                            ;offset from KerBase tick count byte3
  36               	.equ     OFB_TICK4,       0x04                            ;offset from KerBase tick count byte4
  37               	.equ     OFB_PRS  ,       0x05                            ;offset from KerBase prescaler       
  38               	.equ     OFB_RLD  ,       0x06                            ;offset from KerBase counter reload  
  39               	.equ     OFB_TID  ,       0x07                            ;offset from KerBase task id         
  40               	.equ     OFB_NTSK ,       0x08                            ;offset from KerBase ntask           
  41               	.equ     OFB_LPR  ,       0x09                            ;offset from KerBase lowest priority 
  42               	.equ     OFB_PTID ,       0x0A                            ;offset from KerBase prio task_id    
  43               	.equ     OFB_UTC  ,       0x0B                            ;offset from KerBase usage tick cnt  
  44               	.equ     OFB_UATC ,       0x0C                            ;offset from KerBase active tick cnt 
  45               	.equ     OFB_USAGE,       0x0D                            ;offset from KerBase cpu usage       
  46               	.equ     OFB_SLCFG,       0x0E                            ;offset from KerBase sleep config    
  47               	.equ     OFM_MSPI ,       0x00                            ;offset from MSPZP msp index field   
  48               	.equ     OFM_MSPS ,       0x02                            ;offset from MSPZP msp starting      
  49               	;;==================================define data offsets end=================================;; 
  50               	
  51               	
  52               	
  53               	
  54               	
  55               	;;===============================define system macro starting===============================;; 
  56               	.equ     TASK_BLOCKED,    0x00                            ;KerSchSts val=0                     
  57               	.equ     TASK_READY,      0x01                            ;KerSchSts val=1                     
  58               	.equ     TASK_EXECUTING,  0x02                            ;KerSchSts val=2                     
  59               	.equ     TASK_SUSPENDED,  0x03                            ;KerSchSts val=3                     
  60               	.equ     TASK_CONS_LAT,   0x04                            ;KerSchSts val=3, constant latency   
  61               	.equ     SCH_MODE_HANDLER,0x00                            ;handler mode in KER_SLP_TIME_MGNT   
  62               	.equ     SCH_MODE_THREAD, 0x01                            ;thread mode in KER_SLP_TIME_MGNT    
  63               	;;==================================define system macro end=================================;; 
  64               	
  65               	
  66               	
  67               	
  68               	
  69               	;;===========================define hardware reg address starting===========================;; 
  70               	;SRAM Mapped Addresses, LDS/STS can be used                                                    
  71               	.equ     SRASSR  ,        0xB6                            ;manually defined ASSR in SRAM       
  72               	.equ     SROCR2B ,        0xB4                            ;manually defined OCR2B in SRAM      
  73               	.equ     SROCR2A ,        0xB3                            ;manually defined OCR2A in SRAM      
  74               	.equ     SRTCNT2 ,        0xB2                            ;manually defined TNCT2 in SRAM      
  75               	.equ     SRTCCR2B,        0xB1                            ;manually defined TCCR2B in SRAM     
  76               	.equ     SRTCCR2A,        0xB0                            ;manually defined TCCR2A in SRAM     
  77               	.equ     SRADMUX ,        0x7C                            ;manually defined ADMUX in SRAM      
  78               	.equ     SRADCSRB,        0x7B                            ;manually defined ADCSRB in SRAM     
  79               	.equ     SRADCSRA,        0x7A                            ;manually defined ADCSRA in SRAM     
  80               	.equ     SRTIMSK2,        0x70                            ;manually defined TIMSK2 in SRAM     
  81               	.equ     SRTIMSK1,        0x6F                            ;manually defined TIMSK1 in SRAM     
  82               	.equ     SRTIMSK0,        0x6E                            ;manually defined TIMSK0 in SRAM     
  83               	.equ     SRCLKPR ,        0x61                            ;manually defined CLKPR in SRAM      
  84               	.equ     SRWDTCSR,        0x60                            ;manually defined WDTCSR in SRAM     
  85               	.equ     SRSREG  ,        0x5F                            ;manually defined SREG in SRAM       
  86               	.equ     SRSPH   ,        0x5E                            ;manually defined SPH in SRAM        
  87               	.equ     SRSPL   ,        0x5D                            ;manually defined SPL in SRAM        
  88               	.equ     SRMCUCR ,        0x55                            ;manually defined MCUCR in SRAM      
  89               	.equ     SRMCUSR ,        0x54                            ;manually defined MCUSR in SRAM      
  90               	.equ     SRSMCR  ,        0x53                            ;manually defined SMCR in SRAM       
  91               	.equ     SRACSR  ,        0x50                            ;manually defined ACSR in SRAM       
  92               	.equ     SRTIFR2 ,        0x37                            ;manually defined TIFR2 in SRAM      
  93               	.equ     SRTIFR1 ,        0x36                            ;manually defined TIFR1 in SRAM      
  94               	.equ     SRTIFR0 ,        0x35                            ;manually defined TIFR0 in SRAM      
  95               	;IO Mapped Addresses, IN/OUT commands can be used                                              
  96               	.equ     IOSREG  ,        0x3F                            ;manually defined SREG in IO         
  97               	.equ     IOSPH   ,        0x3E                            ;manually defined SPH in IO          
  98               	.equ     IOSPL   ,        0x3D                            ;manually defined SPL in IO          
  99               	.equ     IOMCUCR ,        0x35                            ;manually defined MCUCR in IO        
 100               	.equ     IOMCUSR ,        0x34                            ;manually defined MCUSR in IO        
 101               	.equ     IOSMCR  ,        0x33                            ;manually defined SMCR in IO         
 102               	.equ     IOTIFR2 ,        0x17                            ;manually defined TIFR2 in IO        
 103               	.equ     IOTIFR1 ,        0x16                            ;manually defined TIFR1 in IO        
 104               	.equ     IOTIFR0 ,        0x15                            ;manually defined TIFR0 in IO        
 105               	;;==============================define hardware reg address end=============================;; 
 106               	
 107               	
 108               	
 109               	
 110               	
 111               	;;===============================define vector section starting=============================;; 
 112               	;.section .vectors, "ax", @progbits                                                            
 113               	                                                                                               
 114               	;.org    0x000C                                            ;isr location for wdt               
 115               	;        JMP   __vector_6                                                                      
 116               	;.org    0x000E                                            ;isr location for timer2compa async 
 117               	;        JMP   __vector_7                                                                      
 118               	;;=================================define vector section end================================;; 
 119               	
 120               	
 121               	
 122               	
 123               	
 124               	;;=============================define global variables starting=============================;; 
 125               	.section   .bss                                                                                
 126               	                                                                                               
 127               	.global    KerBase                                        ;declare global space for kernel     
 128 0000 0000 0000 	KerBase:   .skip 16                                       ;see offset section                  
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 129               	                                                                                               
 130               	.global    KerPSP                                         ;space for process stack pointers    
 131 0010 0000 0000 	KerPSP:    .skip KER_MX_NTSK*2                            ;2 bytes for each task               
 131      0000 0000 
 131      0000 0000 
 131      0000 0000 
 131      0000 0000 
 132               	                                                                                               
 133               	.global    KerSSZ                                         ;stack for main stack pointers       
 134 0024 0000 0000 	KerSSZ:    .skip 14                                       ;stack_ptr(2), MSPZPn(4)             
 134      0000 0000 
 134      0000 0000 
 134      0000 
 135               	                                                                                               
 136               	.global    KerSchSts                                      ;space for scheduler status          
 137 0032 0000 0000 	KerSchSts: .skip KER_MX_NTSK*1                            ;status(1)                           
 137      0000 0000 
 137      0000 
 138               	                                                                                               
 139               	.global    KerSchPr                                       ;space for scheduler priority        
 140 003c 0000 0000 	KerSchPr:  .skip KER_MX_NTSK*1                            ;priority(1)                         
 140      0000 0000 
 140      0000 
 141               	                                                                                               
 142               	.global    KerSchSlp                                      ;space for task sleep                
 143 0046 0000 0000 	KerSchSlp: .skip KER_MX_NTSK*2                            ;timing(2)                           
 143      0000 0000 
 143      0000 0000 
 143      0000 0000 
 143      0000 0000 
 144               	                                                                                               
 145               	.global    KerStack                                       ;space for stack                     
 146 005a 0000 0000 	KerStack:  .skip KER_STK_SZ*KER_MX_NTSK                   ;KER_STK_SZ bytes for each task      
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 146      0000 0000 
 147               	;;==============================define global variables end=================================;; 
 148               	
 149               	
 150               	
 151               	
 152               	
 153               	;;===============================define text section starting===============================;; 
 154               	.section .text                                                                                 
 155               	;;==================================define text section end=================================;; 
 156               	
 157               	
 158               	
 159               	
 160               	
 161               	;;==============================define global functions starting============================;; 
 162               	.global  Kernel_Tick_Init                                                                      
 163               	.global  Kernel_Task_Create                                                                    
 164               	.global  Kernel_Start_Tasks                                                                    
 165               	.global  Kernel_Init                                                                           
 166               	.global  Kernel_Task_Idle                                                                      
 167               	.global  Kernel_Task_Sleep                                                                     
 168               	.global  Kernel_Task_Constant_Latency                                                          
 169               	.global  Kernel_Task_Constant_Latency_Sleep                                                    
 170               	.global  Kernel_PreSleep_Hook                                                                  
 171               	.global  Kernel_Clock_Prescale                                                                 
 172               	.global  Kernel_Task_Sleep_Time_Get                                                            
 173               	.global  Kernel_Task_Status_Get                                                                
 174               	.global  Kernel_NTask_Get                                                                      
 175               	.global  Kernel_Task_Prio_Get                                                                  
 176               	.global  Kernel_Lowest_Prio_Get                                                                
 177               	.global  Kernel_High_Prio_Task_ID_Get                                                          
 178               	.global  Kernel_Abs_High_Prio_Task_ID_Get                                                      
 179               	.global  Kernel_CPU_Usage_Get                                                                  
 180               	.global  Kernel_Tick_Val_Get                                                                   
 181               	.global  Kernel_Tick_Val_Safely_Get                                                            
 182               	;;================================define global functions end===============================;; 
 183               	
 184               	
 185               	
 186               	
 187               	
 188               	;;===================================wdt disable starting===================================;; 
 189               	;used registers          : R18                                                                 
 190               	;arg registers           : None                                                                
 191               	;return registers        : None                                                                
 192               	;unsafe access registers : R18                                                                 
 193               	.macro  KER_WDT_DISABLE                                   ;1.5uS @8MHz            ( 12 clocks) 
 194               	        WDR                                               ;reset wdt              (  1 clock ) 
 195               			LDS   R18                , SRMCUSR                ;copy MCUSR             (  1 clock ) 
 196               			ANDI  R18                , 0xFF & (0<<WDRF)       ;clear WDRF             (  1 clock ) 
 197               			STS   SRMCUSR            , R18                    ;set val                (  1 clock ) 
 198               			LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
 199               			ORI   R18                , 0x18                   ;set WDCE,WDE           (  1 clock ) 
 200               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 201               			LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
 202               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 203               	.endm                                                                                          
 204               	;;=====================================wdt disable endd=====================================;; 
 205               	
 206               	
 207               	
 208               	
 209               	
 210               	;;=================================timer2 disable starting==================================;; 
 211               	;used registers          : R18                                                                 
 212               	;arg registers           : None                                                                
 213               	;return registers        : None                                                                
 214               	;unsafe access registers : R18                                                                 
 215               	.macro  KER_TIMER2_DISABLE                                ;1.75uS @8MHz           ( 14 clocks) 
 216               			LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
 217               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 218               			LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
 219               			STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
 220               			LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
 221               			STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
 222               			LDI   R18                , 0x00                   ;set val to reg         (  1 clock ) 
 223               			STS   SROCR2B            , R18                    ;clear OCR2B            (  2 clocks) 
 224               			STS   SRTCNT2            , R18                    ;clear TCNT2            (  2 clocks) 
 225               	.endm                                                                                          
 226               	;;==================================timer2 disable end======================================;; 
 227               	
 228               	
 229               	
 230               	
 231               	
 232               	;;=====================================wdt init starting=====================================;; 
 233               	;used registers          : R18                                                                 
 234               	;arg registers           : None                                                                
 235               	;return registers        : None                                                                
 236               	;unsafe access registers : R18                                                                 
 237               	.macro  KER_WDT_INIT                                      ;1.13uS @8MHz           (  9 clocks) 
 238               	        WDR                                               ;reset wdt              (  1 clock ) 
 239               			LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
 240               			ORI   R18                , 0x18                   ;set WDCE,WDE           (  1 clock ) 
 241               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 242               			#ifdef KER_WDT_TICK_16MS                                                               
 243               			LDI   R18                , 0x40                   ;WDIE                   (  1 clock ) 
 244               			#elif defined(KER_WDT_TICK_32MS)                                                       
 245               			LDI   R18                , 0x41                   ;WDIE, WDPS0            (  1 clock ) 
 246               			#elif defined(KER_WDT_TICK_64MS)                                                       
 247               			LDI   R18                , 0x42                   ;WDIE, WDPS1            (  1 clock ) 
 248               			#elif defined(KER_WDT_TICK_125MS)                                                      
 249               			LDI   R18                , 0x43                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 250               			#elif defined(KER_WDT_TICK_250MS)                                                      
 251               			LDI   R18                , 0x44                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 252               			#elif defined(KER_WDT_TICK_500MS)                                                      
 253               			LDI   R18                , 0x45                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 254               			#elif defined(KER_WDT_TICK_1000MS)                                                     
 255               			LDI   R18                , 0x46                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 256               			#else                                                                                  
 257               	        LDI   R18                , 0x40                   ;WDIE                   (  1 clock ) 
 258               			#endif                                                                                 
 259               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 260               	.endm                                                                                          
 261               	;;=====================================wdt init end=========================================;; 
 262               	
 263               	
 264               	
 265               	
 266               	
 267               	;;=================================timer2 init starting=====================================;; 
 268               	;used registers          : R18                                                                 
 269               	;arg registers           : None                                                                
 270               	;return registers        : None                                                                
 271               	;unsafe access registers : R18                                                                 
 272               	.macro  KER_TIMER2_INIT                                   ;2.50uS @8MHz           ( 20 clocks) 
 273               			LDI   R18                , 0x00                   ;clear interrupts       (  1 clock ) 
 274               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 275               			LDS   R18		         , KerBase+OFB_RLD        ;load reload val        (  2 clocks) 
 276               			STS   SROCR2A            , R18                    ;set compare match val  (  2 clocks) 
 277               			LDI   R18                , 0x02                   ;set CTC mode           (  1 clock ) 
 278               	        STS   SRTCCR2A           , R18                    ;set val to TCCR2A      (  2 clocks) 
 279               			LDS   R18		         , KerBase+OFB_PRS        ;load prescaler         (  2 clocks) 
 280               			STS   SRTCCR2B           , R18                    ;set prescaler          (  2 clocks) 
 281               			LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
 282               			STS   SRTCNT2            , R18                    ;clear TCNT2            (  2 clocks) 
 283               	        LDI   R18                , 0x02                   ;set TOIE2 bit          (  1 clock ) 
 284               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 285               	.endm                                                                                          
 286               	;;====================================timer2 init end=======================================;; 
 287               	
 288               	
 289               	
 290               	
 291               	
 292               	;;===============================timer2 async init starting=================================;; 
 293               	;used registers          : R18, R19                                                            
 294               	;arg registers           : None                                                                
 295               	;return registers        : None                                                                
 296               	;unsafe access registers : R18, R19                                                            
 297               	.macro  KER_TIMER2_ASYNC_INIT                             ;~9.13uS @8MHz          (~73 clocks) 
 298               			LDI   R18                , 0x00                   ;clear interrupts       (  1 clock ) 
 299               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 300               			LDI   R18                , 0x20                   ;set AS2 bit            (  1 clock ) 
 301               			STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
 302               			#ifdef KER_TOSC_TICK_1MS                                                               
 303               			LDI   R18                , 0x20                   ;1000Hz->clk/1/32       (  1 clock ) 
 304               			LDI   R19                , 0x01                   ;1000Hz->clk/1/32       (  1 clock ) 
 305               			#elif defined(KER_TOSC_TICK_10MS)                                                      
 306               			LDI   R18                , 0x29                   ;100Hz->clk/8/41        (  1 clock ) 
 307               			LDI   R19                , 0x02                   ;100Hz->clk/8/41        (  1 clock ) 
 308               			#elif defined(KER_TOSC_TICK_50MS)                                                      
 309               			LDI   R18                , 0xCC                   ;20Hz->clk/8/204        (  1 clock ) 
 310               			LDI   R19                , 0x02                   ;20Hz->clk/8/204        (  1 clock ) 
 311               			#elif defined(KER_TOSC_TICK_100MS)                                                     
 312               			LDI   R18                , 0x66                   ;10Hz->clk/32/102       (  1 clock ) 
 313               			LDI   R19                , 0x03                   ;10Hz->clk/32/102       (  1 clock ) 
 314               			#elif defined(KER_TOSC_TICK_250MS)                                                     
 315               			LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
 316               			LDI   R19                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
 317               			#elif defined(KER_TOSC_TICK_500MS)                                                     
 318               			LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
 319               			LDI   R19                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
 320               			#elif defined(KER_TOSC_TICK_1000MS)                                                    
 321               			LDI   R18                , 0x80                   ;1Hz->clk/256/128       (  1 clock ) 
 322               			LDI   R19                , 0x06                   ;1Hz->clk/256/128       (  1 clock ) 
 323               			#else                                                                                  
 324               			LDI   R18                , 0x20                   ;1000Hz->clk/1/32       (  1 clock ) 
 325               			LDI   R19                , 0x01                   ;1000Hz->clk/1/32       (  1 clock ) 
 326               			#endif                                                                                 
 327               			STS   SROCR2A            , R18                    ;set compare match val  (  2 clocks) 
 328               			LDI   R18                , 0x00                   ;set val to reg         (  1 clock ) 
 329               			STS   SROCR2B            , R18                    ;clear OCR2B            (  2 clocks) 
 330               			LDI   R18                , 0x02                   ;set CTC mode           (  1 clock ) 
 331               			STS   SRTCCR2A           , R18                    ;set val to TCCR2A      (  2 clocks) 
 332               			STS   SRTCCR2B           , R19                    ;set prescaler          (  2 clocks) 
 333               			LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
 334               			STS   SRTCNT2            , R18                    ;clear TCNT2            (  2 clocks) 
 335               		_KER_TC2_AUB\@:                                                                            
 336               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 337               	        ANDI  R18                , 0x02                   ;check bit TCR2AUB      (  1 clock ) 
 338               			BRNE  _KER_TC2_AUB\@                              ;wait until AUB cleared (  2 clocks) 
 339               		_KER_TC2_BUB\@:                                                                            
 340               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 341               	        ANDI  R18                , 0x01                   ;check bit TCR2BUB      (  1 clock ) 
 342               			BRNE  _KER_TC2_BUB\@                              ;wait until BUB cleared (  2 clocks) 
 343               		_KER_OC2_AUB\@:                                                                            
 344               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 345               	        ANDI  R18                , 0x08                   ;check bit OR2AUB       (  1 clock ) 
 346               			BRNE  _KER_OC2_AUB\@                              ;wait until AUB cleared (  2 clocks) 
 347               		_KER_OC2_BUB\@:                                                                            
 348               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 349               	        ANDI  R18                , 0x04                   ;check bit OCR2BUB      (  1 clock ) 
 350               			BRNE  _KER_OC2_BUB\@                              ;wait until BUB cleared (  2 clocks) 
 351               		_KER_TC2_UB\@:                                                                             
 352               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 353               	        ANDI  R18                , 0x10                   ;check bit TCNT2UB      (  1 clock ) 
 354               			BRNE  _KER_TC2_UB\@                               ;wait until BUB cleared (  2 clocks) 
 355               		_KER_TC2_TOV2\@:                                                                           
 356               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 357               	        ANDI  R18                , 0x01                   ;check bit TOV2         (  1 clock ) 
 358               	        BREQ  _KER_TC2_OCF2A\@                            ;bit cleared, jump next (  2 clocks) 
 359               			LDI   R18                , 0x01                   ;set bit                (  1 clock ) 
 360               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 361               	    _KER_TC2_OCF2A\@:                                                                          
 362               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 363               	        ANDI  R18                , 0x02                   ;check bit OCF2A        (  1 clock ) 
 364               	        BREQ  _KER_TC2_OCF2B\@                            ;bit cleared, jump next (  2 clocks) 
 365               			LDI   R18                , 0x02                   ;set bit                (  1 clock ) 
 366               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 367               		_KER_TC2_OCF2B\@:                                                                          
 368               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 369               	        ANDI  R18                , 0x04                   ;check bit OCF2B        (  1 clock ) 
 370               	        BREQ  _KER_TC2_INTEN\@                            ;bit cleared, jump next (  2 clocks) 
 371               			LDI   R18                , 0x04                   ;set bit                (  1 clock ) 
 372               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 373               	    _KER_TC2_INTEN\@:                                                                          
 374               			LDI   R18                , 0x02                   ;set TOIE2 bit          (  1 clock ) 
 375               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 376               	.endm                                                                                          
 377               	;;=================================timer2 async init end====================================;; 
 378               	
 379               	
 380               	
 381               	
 382               	
 383               	;;====================================timer init starting===================================;; 
 384               	;used registers          : R18, R19                                                            
 385               	;arg registers           : None                                                                
 386               	;return registers        : None                                                                
 387               	;unsafe access registers : R18, R19                                                            
 388               	.macro  KER_TIMER_INIT                                    ;~9.13uS max @8MHz      (~73 clocks) 
 389               	        #ifdef KER_WDT_AS_TICK_SRC                                                             
 390               			KER_WDT_INIT                                      ;WDT tick src           (  9 clocks) 
 391               	        #elif defined(KER_TIMER2_AS_TICK_SRC)                                                  
 392               			KER_TIMER2_INIT                                   ;TIM2COMPA tick src     ( 20 clocks) 
 393               			#elif defined(KER_TIMER2_ASYNC_AS_TICK_SRC)                                            
 394               			KER_TIMER2_ASYNC_INIT                             ;total 1.5uS @8MHz      (~73 clocks) 
 395               			#else                                                                                  
 396               	        KER_TIMER2_INIT                                   ;Default: TIM2COMPA     ( 20 clocks) 
 397               			#endif                                                                                 
 398               	.endm                                                                                          
 399               	;;======================================timer init end======================================;; 
 400               	
 401               	
 402               	
 403               	
 404               	
 405               	;;============================debug pin operation init starting=============================;; 
 406               	;used registers          : None                                                                
 407               	;arg registers           : None                                                                
 408               	;return registers        : None                                                                
 409               	;unsafe access registers : None                                                                
 410               	.macro  KER_DEBUG_PIN_INIT                                ;total 0.5uS @8MHz      (  4 clocks) 
 411               	        #ifdef KER_DBG_ENABLE                                                                  
 412               			CBI   KER_DBG_PORT       , KER_DBG_PIN            ;clear port bit         (  2 clocks) 
 413               			SBI   KER_DBG_DDR        , KER_DBG_PIN            ;set bit in DDR         (  2 clocks) 
 414               			#endif                                                                                 
 415               	.endm                                                                                          
 416               	;;==============================debug pin operation init end================================;; 
 417               	
 418               	
 419               	
 420               	
 421               	
 422               	;;===========================debug pin operation set starting===============================;; 
 423               	;used registers          : None                                                                
 424               	;arg registers           : None                                                                
 425               	;return registers        : None                                                                
 426               	;unsafe access registers : None                                                                
 427               	.macro  KER_DEBUG_PIN_SET                                 ;total 0.25uS @8MHz     (  2 clocks) 
 428               	        #ifdef KER_DBG_ENABLE                                                                  
 429               	        SBI   KER_DBG_PORT       , KER_DBG_PIN            ;set gpio               (  2 clocks) 
 430               			#endif                                                                                 
 431               	.endm                                                                                          
 432               	;;==============================debug pin operation set end=================================;; 
 433               	
 434               	
 435               	
 436               	
 437               	
 438               	;;===========================debug pin operation clear starting=============================;; 
 439               	;used registers          : None                                                                
 440               	;arg registers           : None                                                                
 441               	;return registers        : None                                                                
 442               	;unsafe access registers : None                                                                
 443               	.macro  KER_DEBUG_PIN_CLEAR                               ;total 0.25uS @8MHz     (  2 clocks) 
 444               	        #ifdef KER_DBG_ENABLE                                                                  
 445               			CBI   KER_DBG_PORT       , KER_DBG_PIN            ;clear gpio             (  2 clocks) 
 446               			#endif                                                                                 
 447               	.endm                                                                                          
 448               	;;==============================debug pin operation clear end===============================;; 
 449               	
 450               	
 451               	
 452               	
 453               	
 454               	;;=================================save r0 & sreg starting==================================;; 
 455               	;used registers          : R0                                                                  
 456               	;arg registers           : None                                                                
 457               	;return registers        : None                                                                
 458               	;unsafe access registers : None                                                                
 459               	.macro  KER_SAVE_R0_SREG                                  ;total 0.63uS @8MHz     (  5 clocks) 
 460               	        PUSH  R0                                          ;save R0                (  2 clocks) 
 461               			IN    R0                 , IOSREG                 ;load SREG              (  1 clock ) 
 462               			PUSH  R0                                          ;save SREG              (  2 clocks) 
 463               	.endm                                                                                          
 464               	;;====================================save r0 & sreg end====================================;; 
 465               	
 466               	
 467               	
 468               	
 469               	
 470               	;;===============================save r0, sreg & cli starting===============================;; 
 471               	;used registers          : R0                                                                  
 472               	;arg registers           : None                                                                
 473               	;return registers        : None                                                                
 474               	;unsafe access registers : None                                                                
 475               	.macro  KER_SAVE_R0_CLI_SREG                              ;total 0.75uS @8MHz     (  6 clocks) 
 476               	        PUSH  R0                                          ;push R0                (  2 clocks) 
 477               			IN    R0                 , IOSREG                 ;save SREG              (  1 clock ) 
 478               			CLI                                               ;clear interrupt        (  1 clock ) 
 479               			PUSH  R0                                          ;save SREG              (  2 clocks) 
 480               	.endm                                                                                          
 481               	;;=================================save r0, sreg & cli end==================================;; 
 482               	
 483               	
 484               	
 485               	
 486               	
 487               	;;===================================save r1~r31 starting===================================;; 
 488               	;used registers          : R1~R31                                                              
 489               	;arg registers           : None                                                                
 490               	;return registers        : None                                                                
 491               	;unsafe access registers : None                                                                
 492               	.macro  KER_SAVE_R1_R31                                   ;total 7.88uS @8MHz     ( 63 clocks) 
 493               			PUSH  R1                                          ;save R1                (  2 clocks) 
 494               			CLR   R1                                          ;clear R1               (  1 clock ) 
 495               			PUSH  R2                                          ;save R2                (  2 clocks) 
 496               			PUSH  R3                                          ;save R3                (  2 clocks) 
 497               			PUSH  R4                                          ;save R4                (  2 clocks) 
 498               			PUSH  R5                                          ;save R5                (  2 clocks) 
 499               			PUSH  R6                                          ;save R6                (  2 clocks) 
 500               			PUSH  R7                                          ;save R7                (  2 clocks) 
 501               			PUSH  R8                                          ;save R8                (  2 clocks) 
 502               			PUSH  R9                                          ;save R9                (  2 clocks) 
 503               			PUSH  R10                                         ;save R10               (  2 clocks) 
 504               			PUSH  R11                                         ;save R11               (  2 clocks) 
 505               			PUSH  R12                                         ;save R12               (  2 clocks) 
 506               			PUSH  R13                                         ;save R13               (  2 clocks) 
 507               			PUSH  R14                                         ;save R14               (  2 clocks) 
 508               			PUSH  R15                                         ;save R15               (  2 clocks) 
 509               			PUSH  R16                                         ;save R16               (  2 clocks) 
 510               			PUSH  R17                                         ;save R17               (  2 clocks) 
 511               			PUSH  R18                                         ;save R18               (  2 clocks) 
 512               			PUSH  R19                                         ;save R19               (  2 clocks) 
 513               			PUSH  R20                                         ;save R20               (  2 clocks) 
 514               			PUSH  R21                                         ;save R21               (  2 clocks) 
 515               			PUSH  R22                                         ;save R22               (  2 clocks) 
 516               			PUSH  R23                                         ;save R23               (  2 clocks) 
 517               			PUSH  R24                                         ;save R24               (  2 clocks) 
 518               			PUSH  R25                                         ;save R25               (  2 clocks) 
 519               			PUSH  R26                                         ;save R26               (  2 clocks) 
 520               			PUSH  R27                                         ;save R27               (  2 clocks) 
 521               			PUSH  R28                                         ;save R28               (  2 clocks) 
 522               			PUSH  R29                                         ;save R29               (  2 clocks) 
 523               			PUSH  R30                                         ;save R30               (  2 clocks) 
 524               			PUSH  R31                                         ;save R31               (  2 clocks) 
 525               	.endm                                                                                          
 526               	;;======================================save r1~r31 end=====================================;; 
 527               	
 528               	
 529               	
 530               	
 531               	
 532               	;;==============================context save handler starting===============================;; 
 533               	;used registers          : R0~R31                                                              
 534               	;arg registers           : None                                                                
 535               	;return registers        : None                                                                
 536               	;unsafe access registers : None                                                                
 537               	.macro  KER_CONTEXT_SAVE_HANDLER                          ;total 8.5uS @8MHz      ( 68 clocks) 
 538               	        KER_SAVE_R0_SREG                                  ;save r0, sreg          (  5 clocks) 
 539               	        KER_SAVE_R1_R31                                   ;save r1~r31            ( 63 clocks) 
 540               	.endm                                                                                          
 541               	;;=================================context save handler end=================================;; 
 542               	
 543               	
 544               	
 545               	
 546               	
 547               	;;===============================context save thread starting===============================;; 
 548               	;used registers          : R0~R31                                                              
 549               	;arg registers           : None                                                                
 550               	;return registers        : None                                                                
 551               	;unsafe access registers : None                                                                
 552               	.macro  KER_CONTEXT_SAVE_THREAD                           ;total 8.63uS @8MHz     ( 69 clocks) 
 553               	        KER_SAVE_R0_CLI_SREG                              ;save r0, sreg          (  6 clocks) 
 554               	        KER_SAVE_R1_R31                                   ;save r1~r31            ( 63 clocks) 
 555               	.endm                                                                                          
 556               	;;==================================context save thread end=================================;; 
 557               	
 558               	
 559               	
 560               	
 561               	
 562               	
 563               	;;================================restore r0 & sreg starting================================;; 
 564               	;used registers          : R0                                                                  
 565               	;arg registers           : None                                                                
 566               	;return registers        : None                                                                
 567               	;unsafe access registers : None                                                                
 568               	.macro  KER_RESTORE_R0_SREG                               ;total 0.63uS @8MHz     (  5 clocks) 
 569               	        POP   R0                                          ;fetch SREG             (  2 clocks) 
 570               			OUT   IOSREG             , R0                     ;load SREG              (  1 clock ) 
 571               			POP   R0                                          ;restore R0             (  2 clocks) 
 572               	.endm                                                                                          
 573               	;;==================================restore r0 & sreg end===================================;; 
 574               	
 575               	
 576               	
 577               	
 578               	
 579               	;;==============================restore r0, sreg & sei starting=============================;; 
 580               	;used registers          : R0                                                                  
 581               	;arg registers           : None                                                                
 582               	;return registers        : None                                                                
 583               	;unsafe access registers : None                                                                
 584               	.macro  KER_RESTORE_R0_SREG_SEI                           ;total 0.75uS @8MHz     (  6 clocks) 
 585               	        POP   R0                                          ;fetch SREG             (  2 clocks) 
 586               			OUT   IOSREG             , R0                     ;load SREG              (  1 clock ) 
 587               			POP   R0                                          ;restore R0             (  2 clocks) 
 588               			SEI                                               ;enable interrupt       (  1 clock ) 
 589               	.endm                                                                                          
 590               	;;===============================restore r0, sreg & sei end=================================;; 
 591               	
 592               	
 593               	
 594               	
 595               	
 596               	;;=================================restore r1~r31 starting==================================;; 
 597               	;used registers          : R1~R31                                                              
 598               	;arg registers           : None                                                                
 599               	;return registers        : None                                                                
 600               	;unsafe access registers : None                                                                
 601               	.macro  KER_RESTORE_R1_R31                                ;total 8.38uS @8MHz     ( 62 clocks) 
 602               			POP   R31                                         ;restore R31            (  2 clocks) 
 603               			POP   R30                                         ;restore R30            (  2 clocks) 
 604               			POP   R29                                         ;restore R29            (  2 clocks) 
 605               			POP   R28                                         ;restore R28            (  2 clocks) 
 606               			POP   R27                                         ;restore R27            (  2 clocks) 
 607               			POP   R26                                         ;restore R26            (  2 clocks) 
 608               			POP   R25                                         ;restore R25            (  2 clocks) 
 609               			POP   R24                                         ;restore R24            (  2 clocks) 
 610               			POP   R23                                         ;restore R23            (  2 clocks) 
 611               			POP   R22                                         ;restore R22            (  2 clocks) 
 612               			POP   R21                                         ;restore R21            (  2 clocks) 
 613               			POP   R20                                         ;restore R20            (  2 clocks) 
 614               			POP   R19                                         ;restore R19            (  2 clocks) 
 615               			POP   R18                                         ;restore R18            (  2 clocks) 
 616               			POP   R17                                         ;restore R17            (  2 clocks) 
 617               			POP   R16                                         ;restore R16            (  2 clocks) 
 618               			POP   R15                                         ;restore R15            (  2 clocks) 
 619               			POP   R14                                         ;restore R14            (  2 clocks) 
 620               			POP   R13                                         ;restore R13            (  2 clocks) 
 621               			POP   R12                                         ;restore R12            (  2 clocks) 
 622               			POP   R11                                         ;restore R11            (  2 clocks) 
 623               			POP   R10                                         ;restore R10            (  2 clocks) 
 624               			POP   R9                                          ;restore R9             (  2 clocks) 
 625               			POP   R8                                          ;restore R8             (  2 clocks) 
 626               			POP   R7                                          ;restore R7             (  2 clocks) 
 627               			POP   R6                                          ;restore R6             (  2 clocks) 
 628               			POP   R5                                          ;restore R5             (  2 clocks) 
 629               			POP   R4                                          ;restore R4             (  2 clocks) 
 630               			POP   R3                                          ;restore R3             (  2 clocks) 
 631               			POP   R2                                          ;restore R2             (  2 clocks) 
 632               			POP   R1                                          ;restore R1             (  2 clocks) 
 633               	.endm                                                                                          
 634               	;;====================================restore r1~r31 end====================================;; 
 635               	
 636               	
 637               	
 638               	
 639               	
 640               	;;=============================context restore handler starting=============================;; 
 641               	;used registers          : R0~R31                                                              
 642               	;arg registers           : None                                                                
 643               	;return registers        : None                                                                
 644               	;unsafe access registers : None                                                                
 645               	.macro  KER_CONTEXT_RESTORE_HANDLER                       ;total 8.38uS @8MHz     ( 67 clocks) 
 646               	        KER_RESTORE_R1_R31                                ;restore r1~r31         ( 62 clocks) 
 647               			KER_RESTORE_R0_SREG                               ;restore r0, sreg       (  5 clocks) 
 648               	.endm                                                                                          
 649               	;;===============================context restore handler end================================;; 
 650               	
 651               	
 652               	
 653               	
 654               	
 655               	;;=============================context restore thread starting==============================;; 
 656               	;used registers          : R0~R31                                                              
 657               	;arg registers           : None                                                                
 658               	;return registers        : None                                                                
 659               	;unsafe access registers : None                                                                
 660               	.macro  KER_CONTEXT_RESTORE_THREAD                        ;total 8.75uS @8MHz     ( 68 clocks) 
 661               	        KER_RESTORE_R1_R31                                ;restore r1~r31         ( 62 clocks) 
 662               			KER_RESTORE_R0_SREG_SEI                           ;restore r0, sreg       (  6 clocks) 
 663               	.endm                                                                                          
 664               	;;================================context restore thread end================================;; 
 665               	
 666               	
 667               	
 668               	
 669               	
 670               	;;=========================calculate offset addr in words starting==========================;; 
 671               	;used registers          : R18, R30(ZL), R31(ZH)                                               
 672               	;arg registers           : R30(ZL), R31(ZH)                                                    
 673               	;return registers        : R30(ZL), R31(ZH)                                                    
 674               	;unsafe access registers : R18, R30(ZL), R31(ZH)                                               
 675               	.macro  KER_CALC_ADDR_OFF_WORD                            ;total 0.75uS @8MHz     (  6 clocks) 
 676               	        LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 677               			LSL   R18                                         ;left shift to multiply (  1 clock ) 
 678               			ADD   ZL                 , R18                    ;add offset to array    (  1 clock ) 
 679               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 680               			ADC   ZH                 , R18                    ;add carry if any       (  1 clock ) 
 681               	.endm                                                                                          
 682               	;;=============================calculate offset addr in words end===========================;; 
 683               	
 684               	
 685               	
 686               	
 687               	
 688               	;;=========================calculate offset addr in bytes starting==========================;; 
 689               	;used registers          : R18, R30(ZL), R31(ZH)                                               
 690               	;arg registers           : R30(ZL), R31(ZH)                                                    
 691               	;return registers        : R30(ZL), R31(ZH)                                                    
 692               	;unsafe access registers : R18, R30(ZL), R31(ZH)                                               
 693               	.macro  KER_CALC_ADDR_OFF_BYTES                           ;total 0.63uS @8MHz     (  5 clocks) 
 694               	        LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 695               			ADD   ZL                 , R18                    ;add offset to array    (  1 clock ) 
 696               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 697               			ADC   ZH                 , R18                    ;add carry if any       (  1 clock ) 
 698               	.endm                                                                                          
 699               	;;=============================calculate offset addr in bytes end===========================;; 
 700               	
 701               	
 702               	
 703               	
 704               	
 705               	;;===============================save current task sp starting==============================;; 
 706               	;used registers          : R18, R19, R30(ZL), R31(ZH)                                          
 707               	;arg registers           : None                                                                
 708               	;return registers        : None                                                                
 709               	;unsafe access registers : R18, R19, R30(ZL), R31(ZH)                                          
 710               	.macro  KER_SAVE_CURR_TASK_SP                             ;total 1.75uS @8MHz     ( 14 clocks) 
 711               			LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
 712               			LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
 713               			KER_CALC_ADDR_OFF_WORD                            ;calc offset            (  6 clocks) 
 714               			IN    R18                , IOSPL                  ;fetch SPL0             (  1 clock ) 
 715               			IN    R19                , IOSPH                  ;fetch SPH0             (  1 clock ) 
 716               			STD   Z+0                , R18                    ;store SPL at ZP+0      (  2 clocks) 
 717               			STD   Z+1                , R19                    ;store SPH at ZP+1      (  2 clocks) 
 718               	.endm                                                                                          
 719               	;;================================save current task sp end==================================;; 
 720               	
 721               	
 722               	
 723               	
 724               	
 725               	;;==============================increment tick counter starting=============================;; 
 726               	;used registers          : R18, R19                                                            
 727               	;arg registers           : None                                                                
 728               	;return registers        : None                                                                
 729               	;unsafe access registers : R18, R19                                                            
 730               	.macro  KER_TICK_INCREMENT                                ;total 3.25uS @8MHz     ( 27 clocks) 
 731               	        LDI   R18                , 0x01                   ;load 1                 (  1 clock ) 
 732               			LDS   R19                , KerBase+OFB_TICK0      ;load Byte0             (  2 clocks) 
 733               			ADD   R19                , R18                    ;add 1 with current val (  1 clock ) 
 734               			STS   KerBase+OFB_TICK0  , R19                    ;set Byte0              (  2 clocks) 
 735               			LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
 736               			LDS   R19                , KerBase+OFB_TICK1      ;load Byte1             (  2 clocks) 
 737               			ADC   R19                , R18                    ;add carry with Byte1   (  1 clock ) 
 738               			STS   KerBase+OFB_TICK1  , R19                    ;set Byte1              (  2 clocks) 
 739               			LDS   R19                , KerBase+OFB_TICK2      ;load Byte2             (  2 clocks) 
 740               			ADC   R19                , R18                    ;add carry with Byte2   (  1 clock ) 
 741               			STS   KerBase+OFB_TICK2  , R19                    ;set Byte2              (  2 clocks) 
 742               			LDS   R19                , KerBase+OFB_TICK3      ;load Byte3             (  2 clocks) 
 743               			ADC   R19                , R18                    ;add carry with Byte3   (  1 clock ) 
 744               			STS   KerBase+OFB_TICK3  , R19                    ;set Byte3              (  2 clocks) 
 745               			LDS   R19                , KerBase+OFB_TICK4      ;load Byte4             (  2 clocks) 
 746               			ADC   R19                , R18                    ;add carry with Byte4   (  1 clock ) 
 747               			STS   KerBase+OFB_TICK4  , R19                    ;set Byte4              (  2 clocks) 
 748               	.endm                                                                                          
 749               	;;=================================increment tick counter end===============================;; 
 750               	
 751               	
 752               	
 753               	
 754               	
 755               	;;==============================load task id & sp starting==================================;; 
 756               	;used registers          : R18, R19, R30(ZL), R31(ZH)                                          
 757               	;arg registers           : None                                                                
 758               	;return registers        : None                                                                
 759               	;unsafe access registers : R18, R19, R30(ZL), R31(ZH)                                          
 760               	.macro  KER_LOAD_TASK_ID_AND_SP                           ;total 1.75uS @8MHz     ( 14 clocks) 
 761               			LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
 762               			LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
 763               			KER_CALC_ADDR_OFF_WORD                            ;calc offset            (  6 clocks) 
 764               			LDD   R18                , Z+0                    ;load SPL at ZP         (  2 clocks) 
 765               			LDD   R19                , Z+1                    ;load SPH at ZP         (  2 clocks) 
 766               			OUT   IOSPL              , R18                    ;load SPL0              (  1 clock ) 
 767               			OUT   IOSPH              , R19                    ;load SPH0              (  1 clock ) 
 768               	.endm                                                                                          
 769               	;;=================================load task id & sp end====================================;; 
 770               	
 771               	
 772               	
 773               	
 774               	
 775               	;;================================push msp & zp starting====================================;; 
 776               	;used registers          : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 777               	;arg registers           : None                                                                
 778               	;return registers        : None                                                                
 779               	;unsafe access registers : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 780               	.macro  KER_PUSH_MSP_ZP                                   ;total 2.25uS @8MHz     ( 18 clocks) 
 781               	        LDS   XL                 , KerSSZ+OFM_MSPI+0      ;load val low           (  2 clocks) 
 782               			LDS   XH                 , KerSSZ+OFM_MSPI+1      ;load val high          (  2 clocks) 
 783               			IN    R18                , IOSPL                  ;copy                   (  1 clock ) 
 784               			IN    R19                , IOSPH                  ;copy                   (  1 clock ) 
 785               			ST    X+                 , R18                    ;store main SPL         (  2 clocks) 
 786               	        ST    X+                 , R19                    ;store main SPH         (  2 clocks) 
 787               			ST    X+                 , ZL                     ;store main ZL          (  2 clocks) 
 788               			ST    X+                 , ZH                     ;store main ZH          (  2 clocks) 
 789               			STS   KerSSZ+OFM_MSPI+0  , XL                     ;store new index        (  2 clocks) 
 790               			STS   KerSSZ+OFM_MSPI+1  , XH                     ;store new index        (  2 clocks) 
 791               	.endm                                                                                          
 792               	;;===================================push msp & zp end======================================;; 
 793               	
 794               	
 795               	
 796               	
 797               	
 798               	;;=================================pop msp & zp starting====================================;; 
 799               	;used registers          : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 800               	;arg registers           : None                                                                
 801               	;return registers        : None                                                                
 802               	;unsafe access registers : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 803               	.macro  KER_POP_MSP_ZP                                    ;total 2.25uS @8MHz     ( 18 clocks) 
 804               			LDS   XL                 , KerSSZ+OFM_MSPI+0      ;load val low           (  2 clocks) 
 805               			LDS   XH                 , KerSSZ+OFM_MSPI+1      ;load val high          (  2 clocks) 
 806               			LD    ZH                 , -X                     ;load ZH                (  2 clocks) 
 807               			LD    ZL                 , -X                     ;load ZL                (  2 clocks) 
 808               			LD    R19                , -X                     ;load main SPH          (  2 clocks) 
 809               			LD    R18                , -X                     ;load main SPL          (  2 clocks) 
 810               			OUT   IOSPL              , R18                    ;set SPL                (  1 clock ) 
 811               			OUT   IOSPH              , R19                    ;set SPH                (  1 clock ) 
 812               			STS   KerSSZ+OFM_MSPI+0  , XL                     ;store new index        (  2 clocks) 
 813               			STS   KerSSZ+OFM_MSPI+1  , XH                     ;store new index        (  2 clocks) 
 814               	.endm                                                                                          
 815               	;;====================================pop msp & zp end======================================;; 
 816               	
 817               	
 818               	
 819               	
 820               	
 821               	;;============================sleep timeout management starting=============================;; 
 822               	;used registers          : R18, R19, R20, R24, R30(ZL), R31(ZH)                                
 823               	;arg registers           : R24 (SCH_MODE_HANDLER/SCH_MODE_THREAD)                              
 824               	;return registers        : R24 (READY/BLOCKED/EXECUTING/SUSPENDED/CONS_LAT)                    
 825               	;unsafe access registers : R18, R19, R20, R24, R30(ZL), R31(ZH)                                
 826               	.macro  KER_SLP_TIME_MGNT                                 ;total 6.50uS @8MHz     ( 52 clocks) 
 827               			LDI   ZL                 , lo8(KerSchSlp)         ;fetch base pos low     (  1 clock ) 
 828               			LDI   ZH                 , hi8(KerSchSlp)         ;fetch base pos high    (  1 clock ) 
 829               			KER_CALC_ADDR_OFF_WORD                            ;calc offset            (  6 clocks) 
 830               			;fetch current value from ram, if val=0, skip decrement                                
 831               	        LDD   R18                , Z+0                    ;load val low byte      (  2 clocks) 
 832               			LDD   R19                , Z+1                    ;load val high byte     (  2 clocks) 
 833               			MOV   R20                , R18                    ;copy                   (  1 clock ) 
 834               			OR    R20                , R19                    ;or high & low bytes    (  1 clock ) 
 835               			BREQ  _VAL_NULL\@                                 ;val=0, save sts        (  2 clocks) 
 836               	        CPI   R24                , SCH_MODE_THREAD        ;if arg=1, thread mode  (  1 clock ) 
 837               			BREQ  _VAL_NOT_NULL\@                             ;no need to dec val     (  2 clocks) 
 838               			;R19:R18 contains 16 bit sleep timer val, decrease val by 1                            
 839               			LDI   R20                , 0x01                   ;set val 1              (  1 clock ) 
 840               	        SUB   R18                , R20                    ;subtract low byte      (  1 clock ) 
 841               			LDI   R20                , 0x00                   ;clear                  (  1 clock ) 
 842               			SBC   R19                , R20                    ;subtract carry if any  (  1 clock ) 
 843               			;store new value                                                                       
 844               			STD   Z+0                , R18                    ;store low byte         (  2 clocks) 
 845               			STD   Z+1                , R19                    ;store low byte         (  2 clocks) 
 846               			MOV   R20                , R18                    ;copy                   (  1 clock ) 
 847               			OR    R20                , R19                    ;or high & low bytes    (  1 clock ) 
 848               			BRNE  _VAL_NOT_NULL\@                             ;val!=0                 (  2 clocks) 
 849               		_VAL_NULL\@:                                                                               
 850               		    ;find ram address for status                                                           
 851               		    LDI   ZL                 , lo8(KerSchSts)         ;fetch base pos low     (  1 clock ) 
 852               			LDI   ZH                 , hi8(KerSchSts)         ;fetch base pos high    (  1 clock ) 
 853               	        KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
 854               			;update flag as task is ready                                                          
 855               			LDI   R24                , TASK_READY             ;set TASK_READY         (  1 clock ) 
 856               			ST    Z                  , R24                    ;update flag            (  2 clocks) 
 857               			RJMP  _EXIT_SLP_TIME\@                            ;jump to exit           (  2 clocks) 
 858               	    _VAL_NOT_NULL\@:                                                                           
 859               		    LDI   ZL                 , lo8(KerSchSts)         ;fetch base pos low     (  1 clock ) 
 860               			LDI   ZH                 , hi8(KerSchSts)         ;fetch base pos high    (  1 clock ) 
 861               	        KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
 862               		    LD    R24                , Z                      ;return sts             (  2 clocks) 
 863               	    _EXIT_SLP_TIME\@:                                                                          
 864               	.endm                                                                                          
 865               	;;============================sleep timeout management end==================================;; 
 866               	
 867               	
 868               	
 869               	
 870               	
 871               	;;============================current task priority starting================================;; 
 872               	;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
 873               	;arg registers           : None                                                                
 874               	;return registers        : R24 (Current task priority)                                         
 875               	;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
 876               	.macro  KER_CURR_TASK_PRIO                                ;total 1.13uS @8MHz     (  9 clocks) 
 877               			LDI    ZL                , lo8(KerSchPr)          ;load low addr          (  1 clock ) 
 878               			LDI    ZH                , hi8(KerSchPr)          ;load high addr         (  1 clock ) 
 879               			LDI    R18               , 0x00                   ;clear reg, for carry   (  1 clock ) 
 880               			LDS    R24               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 881               	        ADD    ZL                , R24                    ;add low addr           (  1 clock ) 
 882               			ADC    ZH                , R18                    ;add carry if any       (  1 clock ) 
 883               			LD     R24               , Z                      ;load current tid prio  (  2 clocks) 
 884               	.endm                                                                                          
 885               	;;==============================current task priority end===================================;; 
 886               	
 887               	
 888               	
 889               	
 890               	
 891               	;;================================run scheduler starting====================================;; 
 892               	;used registers          : R18, R19, R20, R21, R24, R25, R30(ZL), R31(ZH)                      
 893               	;arg registers           : R24 (SCH_MODE_HANDLER/SCH_MODE_THREAD)                              
 894               	;return registers        : None                                                                
 895               	;unsafe access registers : R18, R19, R20, R21, R24, R25, R30(ZL), R31(ZH)                      
 896               	.macro  KER_RUN_SCHEDULER                                 ;total 13.25uS @8MHz    (106 clocks) 
 897               			LDI    R18               , 0xFF                   ;set 0xff               (  1 clock ) 
 898               			STS    KerBase+OFB_LPR   , R18                    ;lowest priority        (  2 clocks) 
 899               			LDI    R18               , 0x00                   ;start from 0           (  1 clock ) 
 900               			STS    KerBase+OFB_PTID  , R18                    ;highest prio tid=0     (  2 clocks) 
 901               			MOV    R21               , R24                    ;copy sch mode          (  1 clock ) 
 902               		_KER_SCH_LOOP\@:                                                                           
 903               		    ;store task id to run from KER_DEC_SLP_TIMEOUT                                         
 904               			STS    KerBase+OFB_TID   , R18                    ;store task id          (  2 clocks) 
 905               	        ;sleep time decrement, update ready/blocked status                                     
 906               			MOV    R24               , R21                    ;restore sch mode       (  1 clock ) 
 907               			KER_SLP_TIME_MGNT                                 ;update return vars     ( 52 clocks) 
 908               	        CPI    R24               , TASK_READY             ;compare                (  1 clock ) 
 909               	        BREQ   _KER_CALC_PRIO\@                           ;calc priority if ready (  2 clocks) 
 910               			CPI    R24               , TASK_CONS_LAT          ;compare                (  1 clock ) 
 911               	        BREQ   _KER_CALC_PRIO\@                           ;calc priority if c_lat (  2 clocks) 
 912               	        RJMP   _KER_SCH_NEXT\@                            ;skip if !ready|c_lat   (  2 clocks) 
 913               		_KER_CALC_PRIO\@:                                                                          
 914               			KER_CURR_TASK_PRIO                                ;get task prio ->R24    (  9 clocks) 
 915               	        ;compare current task priority with lowest priority found so far                       
 916               			LDS    R18               , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
 917               			CP     R24               , R18                    ;compare                (  1 clock ) 
 918               			BRSH   _KER_SCH_NEXT\@                            ;if prio>=lowest prio   (  2 clocks) 
 919               			;found new lowest priority                                                             
 920               			STS    KerBase+OFB_LPR   , R24                    ;save lowest priority   (  2 clocks) 
 921               			LDS    R18               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 922               			STS    KerBase+OFB_PTID  , R18                    ;save lowest priority   (  2 clocks) 
 923               	                                                                                               
 924               	    _KER_SCH_NEXT\@:                                                                           
 925               		    LDS    R18               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 926               			INC    R18                                        ;increment by 1         (  1 clock ) 
 927               			LDS    R19               , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
 928               			CP     R18               , R19                    ;compare with ntask     (  2 clocks) 
 929               			BRSH   _KER_SCH_EXIT\@                            ;if task_id>=ntask      (  2 clocks) 
 930               			RJMP   _KER_SCH_LOOP\@                            ;jump to entry          (  2 clocks) 
 931               		_KER_SCH_EXIT\@:                                                                           
 932               	        LDS    R18               , KerBase+OFB_PTID       ;load high prio task id (  2 clocks) 
 933               			STS    KerBase+OFB_TID   , R18                    ;for test only          (  2 clocks) 
 934               	.endm                                                                                          
 935               	;;===================================run scheduler end======================================;; 
 936               	
 937               	
 938               	
 939               	
 940               	
 941               	;;================================calc cpu usage starting===================================;; 
 942               	;used registers          : R18, R19                                                            
 943               	;arg registers           : None                                                                
 944               	;return registers        : None                                                                
 945               	;unsafe access registers : R18, R19                                                            
 946               	.macro  KER_CPU_USAGE                                     ;total 3.25uS @8MHz     ( 26 clocks) 
 947               	        ;check if current target task is idle task or not                                      
 948               	        LDS    R18               , KerBase+OFB_TID        ;load target task_id    (  2 clocks) 
 949               			TST    R18                                        ;check if idle task     (  1 clock ) 
 950               			BREQ   _KER_USG_TICK\@                            ;task_id=idle, skip     (  2 clocks) 
 951               			LDS    R18               , KerBase+OFB_UATC       ;load active tick cnt   (  2 clocks) 
 952               			INC    R18                                        ;inc active tick cnt    (  1 clock ) 
 953               			STS    KerBase+OFB_UATC  , R18                    ;store new val          (  2 clocks) 
 954               		_KER_USG_TICK\@:                                                                           
 955               			LDS    R18               , KerBase+OFB_UTC        ;load usage tick cnt    (  2 clocks) 
 956               			INC    R18                                        ;increment tick cnt     (  1 clock ) 
 957               			CPI    R18               , 100                    ;compare with 100       (  1 clock ) 
 958               			BRLO   _KER_USG_UTC_SV\@                          ;val<100, save new val  (  2 clocks) 
 959               			LDI    R18               , 0x00                   ;val>=100, roll back    (  1 clock ) 
 960               			LDS    R19               , KerBase+OFB_UATC       ;load active tick cnt   (  2 clocks) 
 961               			STS    KerBase+OFB_USAGE , R19                    ;store usage            (  2 clocks) 
 962               			LDI    R19               , 0x00                   ;clear reg              (  1 clock ) 
 963               			STS    KerBase+OFB_UATC  , R19                    ;clear active tick cnt  (  2 clocks) 
 964               		_KER_USG_UTC_SV\@:                                                                         
 965               			STS    KerBase+OFB_UTC   , R18                    ;store new val          (  2 clocks) 
 966               	.endm                                                                                          
 967               	;;===================================calc cpu usage end=====================================;; 
 968               	
 969               	
 970               	
 971               	
 972               	
 973               	;;===========================kernel disable analog domain starting==========================;; 
 974               	;used registers          : None                                                                
 975               	;arg registers           : None                                                                
 976               	;return registers        : None                                                                
 977               	;unsafe access registers : None                                                                
 978               	.macro KER_DISABLE_ANALOG_DOMAIN                          ;total 0.75uS @8MHz     ( 10 clocks) 
 979               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 980               			LDS   R18                , SRADCSRA               ;load ADCSRA            (  2 clocks) 
 981               			ANDI  R18                , 0x7F                   ;clear ADEN             (  1 clock ) 
 982               			STS   SRADCSRA           , R18                    ;set val                (  2 clocks) 
 983               			LDS   R18                , SRACSR                 ;load ACSR              (  2 clocks) 
 984               			ORI   R18                , 0x80                   ;set ACD                (  1 clock ) 
 985               			STS   SRACSR             , R18                    ;set val                (  2 clocks) 
 986               		#endif                                                                                     
 987               	.endm                                                                                          
 988               	;;=============================kernel disable analog domain end=============================;; 
 989               	
 990               	
 991               	
 992               	
 993               	
 994               	;;===============================kernel sleep config starting===============================;; 
 995               	;used registers          : R18                                                                 
 996               	;arg registers           : None                                                                
 997               	;return registers        : None                                                                
 998               	;unsafe access registers : R18                                                                 
 999               	.macro KER_SLEEP_INIT                                     ;total 0.63uS @8MHz     (  5 clocks) 
 1000               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 1001               	        #ifdef KER_SLEEP_MODE_IDLE                                                             
 1002               			LDI   R18                , 0x00                   ;set SM[2:0] val        (  1 clock ) 
 1003               			#elif defined(KER_SLEEP_MODE_ADC_NR)                                                   
 1004               			LDI   R18                , 0x02                   ;set SM[2:0] val        (  1 clock ) 
 1005               			#elif defined(KER_SLEEP_MODE_POWER_DOWN)                                               
 1006               			LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
 1007               	        #elif defined(KER_SLEEP_MODE_POWER_SAVE)                                               
 1008               			LDI   R18                , 0x06                   ;set SM[2:0] val        (  1 clock ) 
 1009               			#else                                                                                  
 1010               			LDI   R18                , 0x00                   ;set SM[2:0] val        (  1 clock ) 
 1011               			#endif                                                                                 
 1012               			STS   SRSMCR             , R18                    ;set sleep control val  (  2 clocks) 
 1013               			STS   KerBase+OFB_SLCFG  , R18                    ;save sleep control val (  2 clocks) 
 1014               		#endif                                                                                     
 1015               	.endm                                                                                          
 1016               	;;================================kernel sleep config end===================================;; 
 1017               	
 1018               	
 1019               	
 1020               	
 1021               	
 1022               	;;==============================kernel enter sleep mode starting============================;; 
 1023               	;used registers          : None                                                                
 1024               	;arg registers           : None                                                                
 1025               	;return registers        : None                                                                
 1026               	;unsafe access registers : None                                                                
 1027               	.macro KER_ENTER_SLEEP                                    ;total 0.75uS @8MHz     (  6 clocks) 
 1028               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 1029               			LDS   R18                , SRSMCR                 ;load SMCR              (  2 clocks) 
 1030               			ORI   R18                , 0x01                   ;set SE bit             (  1 clock ) 
 1031               			STS   SRSMCR             , R18                    ;set val                (  2 clocks) 
 1032               			SLEEP                                             ;sleep cpu              (  1 clock ) 
 1033               		#endif                                                                                     
 1034               	.endm                                                                                          
 1035               	;;================================kernel enter sleep mode end===============================;; 
 1036               	
 1037               	
 1038               	
 1039               	
 1040               	
 1041               	;;===============================kernel exit sleep mode starting============================;; 
 1042               	;used registers          : None                                                                
 1043               	;arg registers           : None                                                                
 1044               	;return registers        : None                                                                
 1045               	;unsafe access registers : None                                                                
 1046               	.macro KER_EXIT_SLEEP                                     ;total 0.63uS @8MHz     (  5 clocks) 
 1047               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 1048               	        LDS   R18                , SRSMCR                 ;load SMCR              (  2 clocks) 
 1049               			ANDI  R18                , 0xFE                   ;clear SE bit           (  1 clock ) 
 1050               			STS   SRSMCR             , R18                    ;set val                (  2 clocks) 
 1051               		#endif                                                                                     
 1052               	.endm                                                                                          
 1053               	;;=================================kernel exit sleep mode end===============================;; 
 1054               	
 1055               	
 1056               	
 1057               	
 1058               	
 1059               	;;=================================ISR execution starting===================================;; 
 1060               	#ifdef  KER_WDT_AS_TICK_SRC                                                                    
 1061               	.global  __vector_6                                                                            
 1062               	    __vector_6:                                           ;total 40.00uS @8MHz    (344 clocks) 
 1063               		    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
 1064               			KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
 1065               	        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1066               			KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1067               			KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
 1068               			LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
 1069               			KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
 1070               			KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
 1071               			KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
 1072               			KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
 1073               		    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
 1074               			LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
 1075               			ORI   R18                , 0x40                   ;set WDIE               (  1 clock ) 
 1076               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 1077               			RETI                                              ;return from interrupt  (  4 clocks) 
 1078               	#elif defined(KER_TIMER2_AS_TICK_SRC) || defined(KER_TIMER2_ASYNC_AS_TICK_SRC)                 
 1079               	.global  __vector_7                                                                            
 1080               	    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
1081:kernel.S      **** 	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
1082:kernel.S      **** 		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
1083:kernel.S      ****         KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
1084:kernel.S      **** 		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
1085:kernel.S      **** 		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
1086:kernel.S      **** 		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
1087:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1088:kernel.S      **** 		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
1089:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1090:kernel.S      **** 		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
1091:kernel.S      **** 	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
1092:kernel.S      **** 		RETI                                              ;return from interrupt  (  4 clocks) 
 1093               	#else                                                                                          
 1094               	.global  __vector_7                                                                            
 1095               	    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
 1096               		    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
 1097               			KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
 1098               	        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1099               			KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1100               			KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
 1101               			LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
 1102               			KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
 1103               			KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
 1104               			KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
 1105               			KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
 1106               		    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
 1107               			RETI                                              ;return from interrupt  (  4 clocks) 
 1108               	#endif                                                                                         
 1109               	;;====================================ISR execution end=====================================;; 
 1110               	
 1111               	
 1112               	
 1113               	
 1114               	
 1115               	;;================================SysTick reg init starting=================================;; 
 1116               	;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
 1117               	;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
 1118               	;return registers        : None                                                                
 1119               	;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
 1120               	Kernel_Tick_Init:                                         ;total 11.50uS @8MHz    ( 92 clocks) 
1121:kernel.S      ****         CLI                                               ;disable global int     (  1 clock ) 
1122:kernel.S      **** 		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
1123:kernel.S      ****         KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1124               			;clear reg                                                                             
1125:kernel.S      **** 		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
 1126               			;clear tick counter                                                                    
1127:kernel.S      **** 		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
1128:kernel.S      **** 		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
1129:kernel.S      **** 		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
1130:kernel.S      **** 		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
1131:kernel.S      **** 		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
 1132               			;clear system registers                                                                
1133:kernel.S      **** 		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
1134:kernel.S      **** 		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
1135:kernel.S      **** 		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
1136:kernel.S      **** 		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
1137:kernel.S      **** 		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
1138:kernel.S      ****         STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
1139:kernel.S      **** 		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
1140:kernel.S      **** 		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
1141:kernel.S      **** 		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
 1142               			;clear all timer registers                                                             
 1143               	        #ifdef KER_WDT_AS_TICK_SRC                                                             
 1144               			KER_WDT_DISABLE                                                                        
 1145               			#elif defined(KER_TIMER2_AS_TICK_SRC) || defined(KER_TIMER2_ASYNC_AS_TICK_SRC)         
1146:kernel.S      ****         KER_TIMER2_DISABLE                                                                     
 1147               			#else                                                                                  
 1148               			KER_TIMER2_DISABLE                                                                     
 1149               			#endif                                                                                 
 1150               			;save values for future use                                                            
1151:kernel.S      **** 		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
1152:kernel.S      **** 		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
1153:kernel.S      ****         KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
1154:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1155               	;;===================================SysTick reg init end===================================;; 
 1156               	
 1157               	
 1158               	
 1159               	
 1160               	
 1161               	;;===============================kernel task create starting================================;; 
 1162               	;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
 1163               	;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
 1164               	;return registers        : None                                                                
 1165               	;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
 1166               	Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
1167:kernel.S      ****         KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1168               			;set priority to KerSchPr+task_id                                                      
1169:kernel.S      **** 		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
1170:kernel.S      **** 		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
1171:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
1172:kernel.S      **** 		ST    Z                  , R22                    ;save priority          (  2 clocks) 
 1173               			;set task status to KerSchSts+task_id                                                  
1174:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1175:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1176:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
1177:kernel.S      **** 		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
1178:kernel.S      **** 		ST    Z                  , R18                    ;save status            (  2 clocks) 
 1179               			;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
1180:kernel.S      **** 		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1181:kernel.S      **** 		INC   R18                                         ;increment task_id      (  1 clock ) 
1182:kernel.S      **** 		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
1183:kernel.S      **** 		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
1184:kernel.S      **** 		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
1185:kernel.S      **** 		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
1186:kernel.S      **** 		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
1187:kernel.S      **** 		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
1188:kernel.S      **** 		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
1189:kernel.S      **** 		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
1190:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1191:kernel.S      **** 		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
1192:kernel.S      **** 		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
1193:kernel.S      ****         OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
 1194               			;function argument directly returns word address                                       
1195:kernel.S      **** 	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
1196:kernel.S      **** 		PUSH  R25                                         ;push word addr high    (  2 clocks) 
 1197               			;push context to stack of this task                                                    
1198:kernel.S      **** 		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1199               			;read stack pointer of current task (necessary when restore)                           
1200:kernel.S      **** 		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
1201:kernel.S      ****         IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
 1202               			;calculate the address where current task's SP will be stored and store SP             
1203:kernel.S      **** 		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1204:kernel.S      **** 		LSL   R20                                         ;left shift to multiply (  1 clock ) 
1205:kernel.S      **** 		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
1206:kernel.S      **** 		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
1207:kernel.S      **** 		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
1208:kernel.S      **** 		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
1209:kernel.S      **** 		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
1210:kernel.S      **** 		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
1211:kernel.S      **** 		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
 1212               			;increment task_id                                                                     
1213:kernel.S      **** 		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1214:kernel.S      **** 		INC   R18                                         ;increment task_id      (  1 clock ) 
1215:kernel.S      **** 		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
 1216               			;increment ntask                                                                       
1217:kernel.S      **** 		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
1218:kernel.S      **** 		INC   R18                                         ;increment ntask        (  1 clock ) 
1219:kernel.S      **** 		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
1220:kernel.S      **** 		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
1221:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1222               	;;==================================kernel task create end==================================;; 
 1223               	
 1224               	
 1225               	
 1226               	
 1227               	
 1228               	;;=================================kernel start tasks starting==============================;; 
 1229               	;used registers          : R0~R31                                                              
 1230               	;arg registers           : None                                                                
 1231               	;return registers        : None                                                                
 1232               	;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
 1233               	Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
1234:kernel.S      **** 		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
1235:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1236:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1237:kernel.S      **** 		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
 1238               			;config timer for system tick                                                          
1239:kernel.S      **** 		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
 1240               			;execute return to jump to highest priority task                                       
1241:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1242               	;;==================================kernel start tasks end==================================;; 
 1243               	
 1244               	
 1245               	
 1246               	
 1247               	
 1248               	;;===================================kernel init starting===================================;; 
 1249               	;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
 1250               	;arg registers           : None                                                                
 1251               	;return registers        : None                                                                
 1252               	;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
 1253               	Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
1254:kernel.S      **** 		CLR   R1                                          ;gcc expects            (  1 clock ) 
 1255               	        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
1256:kernel.S      **** 		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
1257:kernel.S      **** 		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
1258:kernel.S      ****         STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
1259:kernel.S      **** 		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
1260:kernel.S      **** 		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1261               			;init timer for kernel                                                                 
1262:kernel.S      **** 		LDI   R24                , 0x04                   ;set prescaler          (  1 clock ) 
1263:kernel.S      **** 		LDI   R22                , 0x7D                   ;set reload val         (  1 clock ) 
1264:kernel.S      **** 		CALL  Kernel_Tick_Init                            ;init timer             ( 92 clocks) 
 1265               			;create idle task at task_id 0, priority 0xFF (lowest)                                 
1266:kernel.S      **** 		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
1267:kernel.S      **** 		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
1268:kernel.S      **** 		LSR   R25                                         ;right shift to divide  (  1 clock ) 
1269:kernel.S      **** 		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
1270:kernel.S      **** 		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
1271:kernel.S      **** 		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
1272:kernel.S      **** 		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
 1273               			;execute return to jump to task0, pushed while task init                               
1274:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1275               	;;======================================kernel init end=====================================;; 
 1276               	
 1277               	
 1278               	
 1279               	
 1280               	
 1281               	;;=================================kernel idle task starting================================;; 
 1282               	;used registers          : None                                                                
 1283               	;arg registers           : None                                                                
 1284               	;return registers        : None                                                                
 1285               	;unsafe access registers : None                                                                
 1286               	Kernel_Task_Idle:                                                                              
1287:kernel.S      **** 	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
 1288               	    _IDLE_LOOP:                                           ;forever loop                        
1289:kernel.S      **** 	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
 1290               			#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
 1291               			CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
 1292               			#endif                                                                                 
1293:kernel.S      **** 	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
1294:kernel.S      **** 		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
 1295               	;;==================================kernel idle task end====================================;; 
 1296               	
 1297               	
 1298               	
 1299               	
 1300               	
 1301               	;;================================kernel task sleep starting================================;; 
 1302               	;used registers          : R0~R31                                                              
 1303               	;arg registers           : R25:R24(SleepTime)                                                  
 1304               	;return registers        : None                                                                
 1305               	;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
 1306               	Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
 1307               	        ;save current context                                                                  
1308:kernel.S      ****         KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
1309:kernel.S      **** 		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1310               			;create next task wakeup time (args R25:R24)                                           
1311:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
1312:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
1313:kernel.S      **** 		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
1314:kernel.S      **** 		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
1315:kernel.S      **** 		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
 1316               			;update task scheduler status as blocked                                               
1317:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1318:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1319:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
1320:kernel.S      ****         LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
1321:kernel.S      **** 		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
 1322               			;run scheduler, load next task sp, restore context                                     
1323:kernel.S      **** 		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
1324:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1325:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1326:kernel.S      **** 		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
1327:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1328               	;;=================================kernel task sleep end====================================;; 
 1329               	
 1330               	
 1331               	
 1332               	
 1333               	
 1334               	;;========================kernel task constant latency starting=============================;; 
 1335               	;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1336               	;arg registers           : R25:R24(SleepTime)                                                  
 1337               	;return registers        : None                                                                
 1338               	;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1339               	Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
 1340               			;create next task wakeup time (args R25:R24)                                           
1341:kernel.S      **** 		CLI                                               ;disable interrupt      (  1 clock ) 
1342:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
1343:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
1344:kernel.S      **** 		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
1345:kernel.S      **** 		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
1346:kernel.S      **** 		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
 1347               			;update task scheduler status as constant latency                                      
1348:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1349:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1350:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
1351:kernel.S      ****         LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
1352:kernel.S      **** 		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
1353:kernel.S      **** 		SEI                                               ;enable interrupt       (  1 clock ) 
1354:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1355               	;;=============================kernel task constant latency end=============================;; 
 1356               	
 1357               	
 1358               	
 1359               	
 1360               	
 1361               	;;=======================kernel task constant latency sleep starting========================;; 
 1362               	;used registers          : R0~R31                                                              
 1363               	;arg registers           : R25:R24(SleepTime)                                                  
 1364               	;return registers        : None                                                                
 1365               	;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
 1366               	Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
 1367               			;save current context                                                                  
1368:kernel.S      ****         KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
1369:kernel.S      **** 		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1370               			;update task scheduler status as blocked                                               
1371:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1372:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1373:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
1374:kernel.S      ****         LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
1375:kernel.S      **** 		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
 1376               			;run scheduler, load next task sp, restore context                                     
1377:kernel.S      **** 		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
1378:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1379:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1380:kernel.S      **** 		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
1381:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1382               	;;=============================kernel task constant latency end=============================;; 
 1383               	
 1384               	
 1385               	
 1386               	
 1387               	
 1388               	;;=========================kernel call func before sleep starting===========================;; 
 1389               	;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
 1390               	;arg registers           : R25:R24(FunctionPtr)                                                
 1391               	;return registers        : None                                                                
 1392               	;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
 1393               	Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
1394:kernel.S      ****         MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
1395:kernel.S      **** 		ICALL                                             ;indirect call          (  3 clocks) 
1396:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1397               	;;============================kernel call func before sleep end=============================;; 
 1398               	
 1399               	
 1400               	
 1401               	
 1402               	
 1403               	;;========================kernel main clock prescaler set starting==========================;; 
 1404               	;used registers          : R18, R24                                                            
 1405               	;arg registers           : R24(prescaler reg val)                                              
 1406               	;return registers        : None                                                                
 1407               	;unsafe access registers : R18, R24                                                            
 1408               	Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
1409:kernel.S      ****         LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
1410:kernel.S      **** 		CLI                                               ;disable interrupt      (  1 clock )
1411:kernel.S      **** 		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
1412:kernel.S      **** 		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
1413:kernel.S      **** 		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
1414:kernel.S      ****         STS   SRSREG             , R18                    ;store val              (  2 clocks) 
1415:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1416               	;;==========================kernel main clock prescaler set end=============================;; 
 1417               	
 1418               	
 1419               	
 1420               	
 1421               	
 1422               	;;===========================kernel task sleep time get starting============================;; 
 1423               	;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1424               	;arg registers           : R24(TaskID)                                                         
 1425               	;return registers        : R25:R24(SleepTime)                                                  
 1426               	;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1427               	Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
1428:kernel.S      **** 		MOV   R18                , R24                    ;copy                   (  1 clock ) 
1429:kernel.S      **** 		LSL   R18                                         ;x2                     (  1 clock ) 
1430:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
1431:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
1432:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1433:kernel.S      **** 		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
1434:kernel.S      **** 		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
1435:kernel.S      **** 		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
1436:kernel.S      **** 		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
1437:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1438               	;;==============================kernel task sleep time get end==============================;; 
 1439               	
 1440               	
 1441               	
 1442               	
 1443               	
 1444               	;;==============================kernel task status get starting=============================;; 
 1445               	;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
 1446               	;arg registers           : R24(TaskID)                                                         
 1447               	;return registers        : R24(TaskSts)                                                        
 1448               	;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
 1449               	Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
1450:kernel.S      **** 		MOV   R18                , R24                    ;copy                   (  1 clock ) 
1451:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1452:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1453:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1454:kernel.S      **** 		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
1455:kernel.S      **** 		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
1456:kernel.S      **** 		LD    R24                , Z                      ;load task status       (  2 clocks) 
1457:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1458               	;;================================kernel task status get end================================;; 
 1459               	
 1460               	
 1461               	
 1462               	
 1463               	
 1464               	;;================================kernel ntask get starting=================================;; 
 1465               	;used registers          : R24                                                                 
 1466               	;arg registers           : None                                                                
 1467               	;return registers        : R24(NTask)                                                          
 1468               	;unsafe access registers : R24                                                                 
 1469               	Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
1470:kernel.S      **** 		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
1471:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1472               	;;===================================kernel ntask get end===================================;; 
 1473               	
 1474               	
 1475               	
 1476               	
 1477               	
 1478               	;;=============================kernel task priority get starting============================;; 
 1479               	;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
 1480               	;arg registers           : R24(TaskID)                                                         
 1481               	;return registers        : R24(TaskPriority)                                                   
 1482               	;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
 1483               	Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
 1484               			;get priority of the task id, arg (task_id->R24), return R24                           
1485:kernel.S      **** 		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
1486:kernel.S      **** 		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
1487:kernel.S      **** 		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
1488:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1489:kernel.S      **** 		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
1490:kernel.S      **** 		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
1491:kernel.S      **** 		LD    R24                , Z                      ;load priority          (  2 clocks) 
1492:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1493               	;;================================kernel task priority get end==============================;; 
 1494               	
 1495               	
 1496               	
 1497               	
 1498               	
 1499               	;;============================kernel lowest priority get starting===========================;; 
 1500               	;used registers          : R24                                                                 
 1501               	;arg registers           : None                                                                
 1502               	;return registers        : R24(LowestPriorityVal)                                              
 1503               	;unsafe access registers : R24                                                                 
 1504               	Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
1505:kernel.S      **** 		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
1506:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1507               	;;===============================kernel lowest priority get end=============================;; 
 1508               	
 1509               	
 1510               	
 1511               	
 1512               	
 1513               	;;===========================kernel high priority task id starting==========================;; 
 1514               	;used registers          : R24                                                                 
 1515               	;arg registers           : None                                                                
 1516               	;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
 1517               	;unsafe access registers : R24                                                                 
 1518               	Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
1519:kernel.S      **** 		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
1520:kernel.S      **** 		DEC   R24                                         ;decrement by 1         (  1 clock ) 
1521:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1522               	;;==============================kernel high priority task id end============================;; 
 1523               	
 1524               	
 1525               	
 1526               	
 1527               	
 1528               	;;=========================kernel abs high priority task id starting========================;; 
 1529               	;used registers          : R24                                                                 
 1530               	;arg registers           : None                                                                
 1531               	;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
 1532               	;unsafe access registers : R24                                                                 
 1533               	Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
1534:kernel.S      **** 		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
1535:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1536               	;;============================kernel abs high priority task id end==========================;; 
 1537               	
 1538               	
 1539               	
 1540               	
 1541               	
 1542               	;;================================kernel cpu usage get starting=============================;; 
 1543               	;used registers          : R24                                                                 
 1544               	;arg registers           : None                                                                
 1545               	;return registers        : R24(CurrentCpuUsage)->In percentage                                 
 1546               	;unsafe access registers : R24                                                                 
 1547               	Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
 1548               			;get cpu usage, return R24                                                             
1549:kernel.S      **** 		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
1550:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1551               	;;==================================kernel cpu usage get end================================;; 
 1552               	
 1553               	
 1554               	
 1555               	
 1556               	
 1557               	;;=================================kernel tick val get starting=============================;; 
 1558               	;used registers          : R22, R23, R24, R25                                                  
 1559               	;arg registers           : None                                                                
 1560               	;return registers        : R25:R22(TickVal)                                                    
 1561               	;unsafe access registers : R22, R23, R24, R25                                                  
 1562               	Kernel_Tick_Val_Get:                                      ;total 0.75uS @8MHz     (  6 clocks) 
1563:kernel.S      ****         IN    R18                , IOSREG                 ;save SREG              (  1 clock ) 
1564:kernel.S      **** 		CLI                                               ;disable interrupt      (  1 clock ) 
1565:kernel.S      **** 		LDS   R22                , KerBase+OFB_TICK0      ;load tick count        (  2 clocks) 
1566:kernel.S      **** 		LDS   R23                , KerBase+OFB_TICK1      ;load tick count        (  2 clocks) 
1567:kernel.S      **** 		LDS   R24                , KerBase+OFB_TICK2      ;load tick count        (  2 clocks) 
1568:kernel.S      **** 		LDS   R25                , KerBase+OFB_TICK3      ;load tick count        (  2 clocks) 
1569:kernel.S      **** 		OUT   IOSREG             , R18                    ;restore SREG           (  1 clock ) 
1570:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1571               	;;===================================kernel tick val get end================================;; 
DEFINED SYMBOLS
            kernel.S:20     *ABS*:000003e8 KER_TR
            kernel.S:21     *ABS*:00000003 KER_PRS
            kernel.S:22     *ABS*:00000082 KER_RLD
            kernel.S:23     *ABS*:00000080 KER_STK_SZ
            kernel.S:24     *ABS*:0000000a KER_MX_NTSK
            kernel.S:32     *ABS*:00000000 OFB_TICK0
            kernel.S:33     *ABS*:00000001 OFB_TICK1
            kernel.S:34     *ABS*:00000002 OFB_TICK2
            kernel.S:35     *ABS*:00000003 OFB_TICK3
            kernel.S:36     *ABS*:00000004 OFB_TICK4
            kernel.S:37     *ABS*:00000005 OFB_PRS
            kernel.S:38     *ABS*:00000006 OFB_RLD
            kernel.S:39     *ABS*:00000007 OFB_TID
            kernel.S:40     *ABS*:00000008 OFB_NTSK
            kernel.S:41     *ABS*:00000009 OFB_LPR
            kernel.S:42     *ABS*:0000000a OFB_PTID
            kernel.S:43     *ABS*:0000000b OFB_UTC
            kernel.S:44     *ABS*:0000000c OFB_UATC
            kernel.S:45     *ABS*:0000000d OFB_USAGE
            kernel.S:46     *ABS*:0000000e OFB_SLCFG
            kernel.S:47     *ABS*:00000000 OFM_MSPI
            kernel.S:48     *ABS*:00000002 OFM_MSPS
            kernel.S:56     *ABS*:00000000 TASK_BLOCKED
            kernel.S:57     *ABS*:00000001 TASK_READY
            kernel.S:58     *ABS*:00000002 TASK_EXECUTING
            kernel.S:59     *ABS*:00000003 TASK_SUSPENDED
            kernel.S:60     *ABS*:00000004 TASK_CONS_LAT
            kernel.S:61     *ABS*:00000000 SCH_MODE_HANDLER
            kernel.S:62     *ABS*:00000001 SCH_MODE_THREAD
            kernel.S:71     *ABS*:000000b6 SRASSR
            kernel.S:72     *ABS*:000000b4 SROCR2B
            kernel.S:73     *ABS*:000000b3 SROCR2A
            kernel.S:74     *ABS*:000000b2 SRTCNT2
            kernel.S:75     *ABS*:000000b1 SRTCCR2B
            kernel.S:76     *ABS*:000000b0 SRTCCR2A
            kernel.S:77     *ABS*:0000007c SRADMUX
            kernel.S:78     *ABS*:0000007b SRADCSRB
            kernel.S:79     *ABS*:0000007a SRADCSRA
            kernel.S:80     *ABS*:00000070 SRTIMSK2
            kernel.S:81     *ABS*:0000006f SRTIMSK1
            kernel.S:82     *ABS*:0000006e SRTIMSK0
            kernel.S:83     *ABS*:00000061 SRCLKPR
            kernel.S:84     *ABS*:00000060 SRWDTCSR
            kernel.S:85     *ABS*:0000005f SRSREG
            kernel.S:86     *ABS*:0000005e SRSPH
            kernel.S:87     *ABS*:0000005d SRSPL
            kernel.S:88     *ABS*:00000055 SRMCUCR
            kernel.S:89     *ABS*:00000054 SRMCUSR
            kernel.S:90     *ABS*:00000053 SRSMCR
            kernel.S:91     *ABS*:00000050 SRACSR
            kernel.S:92     *ABS*:00000037 SRTIFR2
            kernel.S:93     *ABS*:00000036 SRTIFR1
            kernel.S:94     *ABS*:00000035 SRTIFR0
            kernel.S:96     *ABS*:0000003f IOSREG
            kernel.S:97     *ABS*:0000003e IOSPH
            kernel.S:98     *ABS*:0000003d IOSPL
            kernel.S:99     *ABS*:00000035 IOMCUCR
            kernel.S:100    *ABS*:00000034 IOMCUSR
            kernel.S:101    *ABS*:00000033 IOSMCR
            kernel.S:102    *ABS*:00000017 IOTIFR2
            kernel.S:103    *ABS*:00000016 IOTIFR1
            kernel.S:104    *ABS*:00000015 IOTIFR0
            kernel.S:128    .bss:00000000 KerBase
            kernel.S:131    .bss:00000010 KerPSP
            kernel.S:134    .bss:00000024 KerSSZ
            kernel.S:137    .bss:00000032 KerSchSts
            kernel.S:140    .bss:0000003c KerSchPr
            kernel.S:143    .bss:00000046 KerSchSlp
            kernel.S:146    .bss:0000005a KerStack
            kernel.S:1120   .text:000001dc Kernel_Tick_Init
            kernel.S:1166   .text:00000276 Kernel_Task_Create
            kernel.S:1233   .text:00000366 Kernel_Start_Tasks
            kernel.S:1253   .text:0000049e Kernel_Init
            kernel.S:1286   .text:000004fc Kernel_Task_Idle
            kernel.S:1306   .text:0000052a Kernel_Task_Sleep
            kernel.S:1339   .text:000006c0 Kernel_Task_Constant_Latency
            kernel.S:1366   .text:000006ec Kernel_Task_Constant_Latency_Sleep
            kernel.S:1393   .text:0000086e Kernel_PreSleep_Hook
            kernel.S:1408   .text:00000874 Kernel_Clock_Prescale
            kernel.S:1427   .text:0000088a Kernel_Task_Sleep_Time_Get
            kernel.S:1449   .text:0000089e Kernel_Task_Status_Get
            kernel.S:1469   .text:000008ae Kernel_NTask_Get
            kernel.S:1483   .text:000008b4 Kernel_Task_Prio_Get
            kernel.S:1504   .text:000008c4 Kernel_Lowest_Prio_Get
            kernel.S:1518   .text:000008ca Kernel_High_Prio_Task_ID_Get
            kernel.S:1533   .text:000008d2 Kernel_Abs_High_Prio_Task_ID_Get
            kernel.S:1547   .text:000008d8 Kernel_CPU_Usage_Get
            kernel.S:1562   .text:000008de Kernel_Tick_Val_Get
            kernel.S:1080   .text:00000000 __vector_7
            kernel.S:1087   .text:000000ae _KER_SCH_LOOP8
            kernel.S:1087   .text:000000e4 _VAL_NULL9
            kernel.S:1087   .text:000000f8 _VAL_NOT_NULL9
            kernel.S:1087   .text:00000108 _EXIT_SLP_TIME9
            kernel.S:1087   .text:00000112 _KER_CALC_PRIO8
            kernel.S:1087   .text:00000136 _KER_SCH_NEXT8
            kernel.S:1087   .text:00000146 _KER_SCH_EXIT8
            kernel.S:1088   .text:00000160 _KER_USG_TICK14
            kernel.S:1088   .text:0000017a _KER_USG_UTC_SV14
            kernel.S:1235   .text:00000376 _KER_SCH_LOOP32
            kernel.S:1235   .text:000003ac _VAL_NULL33
            kernel.S:1235   .text:000003c0 _VAL_NOT_NULL33
            kernel.S:1235   .text:000003d0 _EXIT_SLP_TIME33
            kernel.S:1235   .text:000003da _KER_CALC_PRIO32
            kernel.S:1235   .text:000003fe _KER_SCH_NEXT32
            kernel.S:1235   .text:0000040e _KER_SCH_EXIT32
            kernel.S:1288   .text:00000506 _IDLE_LOOP
            kernel.S:1324   .text:000005c0 _KER_SCH_LOOP57
            kernel.S:1324   .text:000005f6 _VAL_NULL58
            kernel.S:1324   .text:0000060a _VAL_NOT_NULL58
            kernel.S:1324   .text:0000061a _EXIT_SLP_TIME58
            kernel.S:1324   .text:00000624 _KER_CALC_PRIO57
            kernel.S:1324   .text:00000648 _KER_SCH_NEXT57
            kernel.S:1324   .text:00000658 _KER_SCH_EXIT57
            kernel.S:1378   .text:0000076e _KER_SCH_LOOP76
            kernel.S:1378   .text:000007a4 _VAL_NULL77
            kernel.S:1378   .text:000007b8 _VAL_NOT_NULL77
            kernel.S:1378   .text:000007c8 _EXIT_SLP_TIME77
            kernel.S:1378   .text:000007d2 _KER_CALC_PRIO76
            kernel.S:1378   .text:000007f6 _KER_SCH_NEXT76
            kernel.S:1378   .text:00000806 _KER_SCH_EXIT76

UNDEFINED SYMBOLS
Kernel_Tick_Val_Safely_Get
