// Seed: 3631801835
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_23;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    output logic id_5,
    input supply1 id_6,
    input tri id_7,
    input wire id_8,
    output logic id_9,
    input tri id_10,
    input tri1 id_11
);
  always @(*)
    if (1) begin : LABEL_0
      id_5 <= 1 ^ id_7;
    end
  always @(*) begin : LABEL_1
    id_9 <= id_7;
  end
  tri0 id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_20,
      id_14,
      id_19,
      id_20,
      id_14,
      id_13,
      id_20,
      id_17,
      id_15,
      id_19,
      id_18,
      id_19,
      id_17,
      id_14,
      id_20,
      id_13,
      id_15,
      id_15,
      id_17,
      id_14
  );
  assign id_16 = {1{id_11 == id_8}};
endmodule
