/home/deboehse/VLSI/projects/microsimd/scripts/vhdl_hibi_endpoint.pl --entity=hibi_wishbone_bridge --unit=hibi_wishbone_bridge --mem_addr_width=3 --channels 2 --hostif=full --chaining --gpio

