|blocking4
d => out[0]~reg0.DATAIN
d => out[1]~reg0.DATAIN
d => out[2]~reg0.DATAIN
d => out[3]~reg0.DATAIN
Clock => out[0]~reg0.CLK
Clock => out[1]~reg0.CLK
Clock => out[2]~reg0.CLK
Clock => out[3]~reg0.CLK
Reset => out[0]~reg0.ACLR
Reset => out[1]~reg0.ACLR
Reset => out[2]~reg0.ACLR
Reset => out[3]~reg0.ACLR
out[0] << out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] << out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] << out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] << out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


