Release 13.4 - xst O.87xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc3s100e-VQ100-4
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : div_16

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../div_16.v" in library work
Compiling verilog file "../control_div.v" in library work
Module <div_16> compiled
Compiling verilog file "../subtractor.v" in library work
Module <control_div> compiled
Compiling verilog file "../lsr_div.v" in library work
Module <subtractor> compiled
Compiling verilog file "../counter_div.v" in library work
Module <lsr_div> compiled
Compiling verilog file "../final_result.v" in library work
Module <counter_div> compiled
Module <final_result> compiled
No errors in compilation
Analysis of file <"project.src"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <div_16> in library <work>.

Analyzing hierarchy for module <lsr_div> in library <work>.

Analyzing hierarchy for module <subtractor> in library <work>.

Analyzing hierarchy for module <counter_div> in library <work>.

Analyzing hierarchy for module <control_div> in library <work> with parameters.
	ADD = "011"
	CHECK = "010"
	END1 = "100"
	LOAD = "101"
	SHIFT_DEC = "001"
	START = "000"

Analyzing hierarchy for module <final_result> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <div_16>.
Module <div_16> is correct for synthesis.
 
Analyzing module <lsr_div> in library <work>.
Module <lsr_div> is correct for synthesis.
 
Analyzing module <subtractor> in library <work>.
Module <subtractor> is correct for synthesis.
 
Analyzing module <counter_div> in library <work>.
Module <counter_div> is correct for synthesis.
 
Analyzing module <control_div> in library <work>.
	ADD = 3'b011
	CHECK = 3'b010
	END1 = 3'b100
	LOAD = 3'b101
	SHIFT_DEC = 3'b001
	START = 3'b000
Module <control_div> is correct for synthesis.
 
Analyzing module <final_result> in library <work>.
Module <final_result> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lsr_div>.
    Related source file is "../lsr_div.v".
    Found 16-bit register for signal <A>.
    Found 16-bit register for signal <DV>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <lsr_div> synthesized.


Synthesizing Unit <subtractor>.
    Related source file is "../subtractor.v".
    Found 16-bit register for signal <Result>.
    Found 16-bit comparator less for signal <MSB$cmp_lt0000> created at line 26.
    Found 16-bit adder for signal <Result$add0000> created at line 19.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <subtractor> synthesized.


Synthesizing Unit <counter_div>.
    Related source file is "../counter_div.v".
    Found 1-bit register for signal <z>.
    Found 5-bit register for signal <cont>.
    Found 5-bit subtractor for signal <old_cont_3$addsub0000> created at line 18.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_div> synthesized.


Synthesizing Unit <control_div>.
    Related source file is "../control_div.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <DV0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit register for signal <cont5>.
    Found 4-bit adder for signal <old_cont5_4$add0000> created at line 69.
    Found 4-bit comparator greater for signal <state$cmp_gt0000> created at line 70.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <control_div> synthesized.


Synthesizing Unit <final_result>.
    Related source file is "../final_result.v".
    Found 16-bit register for signal <Result>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <final_result> synthesized.


Synthesizing Unit <div_16>.
    Related source file is "../div_16.v".
Unit <div_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Registers                                            : 7
 1-bit register                                        : 1
 16-bit register                                       : 4
 4-bit register                                        : 1
 5-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 2
 16-bit comparator less                                : 1
 4-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ctl_dv/state/FSM> on signal <state[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 010000
 100   | 001000
 101   | 100000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Registers                                            : 74
 Flip-Flops                                            : 74
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 2
 16-bit comparator less                                : 1
 4-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <div_16> ...

Optimizing unit <lsr_div> ...

Optimizing unit <subtractor> ...

Optimizing unit <counter_div> ...

Optimizing unit <control_div> ...

Optimizing unit <final_result> ...

Mapping all equations...
Building and optimizing final netlist ...
FlipFlop ctl_dv/state_FSM_FFd3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fr/Result_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : project.ngr
Top Level Output File Name         : project.ngc
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 52

Cell Usage :
# BELS                             : 141
#      INV                         : 1
#      LUT2                        : 38
#      LUT3                        : 36
#      LUT4                        : 14
#      MUXCY                       : 31
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 97
#      FDE                         : 4
#      FDE_1                       : 16
#      FDR                         : 6
#      FDR_1                       : 5
#      FDRE                        : 31
#      FDRE_1                      : 32
#      FDS                         : 1
#      FDS_1                       : 1
#      LD_1                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 51
#      IBUF                        : 34
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-4 

 Number of Slices:                       55  out of    960     5%  
 Number of Slice Flip Flops:             80  out of   1920     4%  
 Number of 4 input LUTs:                 89  out of   1920     4%  
 Number of IOs:                          52
 Number of bonded IOBs:                  52  out of     66    78%  
    IOB Flip Flops:                      17
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 96    |
ctl_dv/state_FSM_FFd5              | NONE(ctl_dv/DV0)       | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.576ns (Maximum Frequency: 79.517MHz)
   Minimum input arrival time before clock: 6.927ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.576ns (frequency: 79.517MHz)
  Total number of paths / destination ports: 733 / 211
-------------------------------------------------------------------------
Delay:               6.288ns (Levels of Logic = 19)
  Source:            lsr_d/A_0 (FF)
  Destination:       ctl_dv/state_FSM_FFd5 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: lsr_d/A_0 to ctl_dv/state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           3   0.591   0.610  lsr_d/A_0 (lsr_d/A_0)
     LUT2:I1->O            1   0.704   0.000  sb/Mcompar_MSB_cmp_lt0000_lut<0> (sb/Mcompar_MSB_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<0> (sb/Mcompar_MSB_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<1> (sb/Mcompar_MSB_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<2> (sb/Mcompar_MSB_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<3> (sb/Mcompar_MSB_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<4> (sb/Mcompar_MSB_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<5> (sb/Mcompar_MSB_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<6> (sb/Mcompar_MSB_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<7> (sb/Mcompar_MSB_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<8> (sb/Mcompar_MSB_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<9> (sb/Mcompar_MSB_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<10> (sb/Mcompar_MSB_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<11> (sb/Mcompar_MSB_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<12> (sb/Mcompar_MSB_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<13> (sb/Mcompar_MSB_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<14> (sb/Mcompar_MSB_cmp_lt0000_cy<14>)
     MUXCY:CI->O           4   0.331   0.622  sb/Mcompar_MSB_cmp_lt0000_cy<15> (sb/Mcompar_MSB_cmp_lt0000_cy<15>)
     LUT3:I2->O            1   0.704   0.424  ctl_dv/state_FSM_FFd5-In_SW2 (N15)
     LUT4:I3->O            1   0.704   0.000  ctl_dv/state_FSM_FFd5-In (ctl_dv/state_FSM_FFd5-In)
     FDR:D                     0.308          ctl_dv/state_FSM_FFd5
    ----------------------------------------
    Total                      6.288ns (4.632ns logic, 1.656ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 245 / 64
-------------------------------------------------------------------------
Offset:              6.927ns (Levels of Logic = 20)
  Source:            B<0> (PAD)
  Destination:       ctl_dv/state_FSM_FFd5 (FF)
  Destination Clock: clk rising

  Data Path: B<0> to ctl_dv/state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  B_0_IBUF (B_0_IBUF)
     LUT2:I0->O            1   0.704   0.000  sb/Mcompar_MSB_cmp_lt0000_lut<0> (sb/Mcompar_MSB_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<0> (sb/Mcompar_MSB_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<1> (sb/Mcompar_MSB_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<2> (sb/Mcompar_MSB_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<3> (sb/Mcompar_MSB_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<4> (sb/Mcompar_MSB_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<5> (sb/Mcompar_MSB_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<6> (sb/Mcompar_MSB_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<7> (sb/Mcompar_MSB_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<8> (sb/Mcompar_MSB_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<9> (sb/Mcompar_MSB_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<10> (sb/Mcompar_MSB_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<11> (sb/Mcompar_MSB_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<12> (sb/Mcompar_MSB_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<13> (sb/Mcompar_MSB_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  sb/Mcompar_MSB_cmp_lt0000_cy<14> (sb/Mcompar_MSB_cmp_lt0000_cy<14>)
     MUXCY:CI->O           4   0.331   0.622  sb/Mcompar_MSB_cmp_lt0000_cy<15> (sb/Mcompar_MSB_cmp_lt0000_cy<15>)
     LUT3:I2->O            1   0.704   0.424  ctl_dv/state_FSM_FFd5-In_SW2 (N15)
     LUT4:I3->O            1   0.704   0.000  ctl_dv/state_FSM_FFd5-In (ctl_dv/state_FSM_FFd5-In)
     FDR:D                     0.308          ctl_dv/state_FSM_FFd5
    ----------------------------------------
    Total                      6.927ns (5.259ns logic, 1.668ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            ctl_dv/state_FSM_FFd3_1 (FF)
  Destination:       done (PAD)
  Source Clock:      clk rising

  Data Path: ctl_dv/state_FSM_FFd3_1 to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  ctl_dv/state_FSM_FFd3_1 (ctl_dv/state_FSM_FFd3_1)
     OBUF:I->O                 3.272          done_OBUF (done)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.46 secs
 
--> 


Total memory usage is 157488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

