Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Jul 22 18:28:01 2018
| Host         : Vivado-dev running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -max_paths 10 -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.097        0.000                      0                 1083        0.099        0.000                      0                 1083        4.020        0.000                       0                   482  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.097        0.000                      0                 1083        0.099        0.000                      0                 1083        4.020        0.000                       0                   482  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 Debounce_X_pos/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 1.250ns (23.575%)  route 4.052ns (76.425%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.726     5.329    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  Debounce_X_pos/counter_reg[5]/Q
                         net (fo=4, routed)           1.275     7.121    Debounce_X_pos/counter_reg[5]
    SLICE_X3Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.245 f  Debounce_X_pos/toggle_i_17/O
                         net (fo=1, routed)           0.289     7.535    Debounce_X_pos/toggle_i_17_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.659 f  Debounce_X_pos/toggle_i_7/O
                         net (fo=1, routed)           0.814     8.473    Debounce_X_pos/toggle_i_7_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I3_O)        0.152     8.625 f  Debounce_X_pos/toggle_i_2/O
                         net (fo=5, routed)           0.867     9.492    Debounce_X_pos/toggle_i_2_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I2_O)        0.332     9.824 r  Debounce_X_pos/counter2[0]_i_1/O
                         net (fo=19, routed)          0.807    10.631    Debounce_X_pos/counter2
    SLICE_X1Y101         FDRE                                         r  Debounce_X_pos/counter2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.590    15.012    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  Debounce_X_pos/counter2_reg[0]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y101         FDRE (Setup_fdre_C_R)       -0.429    14.728    Debounce_X_pos/counter2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 Debounce_X_pos/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 1.250ns (23.575%)  route 4.052ns (76.425%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.726     5.329    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  Debounce_X_pos/counter_reg[5]/Q
                         net (fo=4, routed)           1.275     7.121    Debounce_X_pos/counter_reg[5]
    SLICE_X3Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.245 f  Debounce_X_pos/toggle_i_17/O
                         net (fo=1, routed)           0.289     7.535    Debounce_X_pos/toggle_i_17_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.659 f  Debounce_X_pos/toggle_i_7/O
                         net (fo=1, routed)           0.814     8.473    Debounce_X_pos/toggle_i_7_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I3_O)        0.152     8.625 f  Debounce_X_pos/toggle_i_2/O
                         net (fo=5, routed)           0.867     9.492    Debounce_X_pos/toggle_i_2_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I2_O)        0.332     9.824 r  Debounce_X_pos/counter2[0]_i_1/O
                         net (fo=19, routed)          0.807    10.631    Debounce_X_pos/counter2
    SLICE_X1Y101         FDRE                                         r  Debounce_X_pos/counter2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.590    15.012    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  Debounce_X_pos/counter2_reg[1]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y101         FDRE (Setup_fdre_C_R)       -0.429    14.728    Debounce_X_pos/counter2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 Debounce_X_pos/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 1.250ns (23.575%)  route 4.052ns (76.425%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.726     5.329    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  Debounce_X_pos/counter_reg[5]/Q
                         net (fo=4, routed)           1.275     7.121    Debounce_X_pos/counter_reg[5]
    SLICE_X3Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.245 f  Debounce_X_pos/toggle_i_17/O
                         net (fo=1, routed)           0.289     7.535    Debounce_X_pos/toggle_i_17_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.659 f  Debounce_X_pos/toggle_i_7/O
                         net (fo=1, routed)           0.814     8.473    Debounce_X_pos/toggle_i_7_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I3_O)        0.152     8.625 f  Debounce_X_pos/toggle_i_2/O
                         net (fo=5, routed)           0.867     9.492    Debounce_X_pos/toggle_i_2_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I2_O)        0.332     9.824 r  Debounce_X_pos/counter2[0]_i_1/O
                         net (fo=19, routed)          0.807    10.631    Debounce_X_pos/counter2
    SLICE_X1Y101         FDRE                                         r  Debounce_X_pos/counter2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.590    15.012    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  Debounce_X_pos/counter2_reg[2]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y101         FDRE (Setup_fdre_C_R)       -0.429    14.728    Debounce_X_pos/counter2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 Debounce_X_pos/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 1.250ns (23.575%)  route 4.052ns (76.425%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.726     5.329    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  Debounce_X_pos/counter_reg[5]/Q
                         net (fo=4, routed)           1.275     7.121    Debounce_X_pos/counter_reg[5]
    SLICE_X3Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.245 f  Debounce_X_pos/toggle_i_17/O
                         net (fo=1, routed)           0.289     7.535    Debounce_X_pos/toggle_i_17_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.659 f  Debounce_X_pos/toggle_i_7/O
                         net (fo=1, routed)           0.814     8.473    Debounce_X_pos/toggle_i_7_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I3_O)        0.152     8.625 f  Debounce_X_pos/toggle_i_2/O
                         net (fo=5, routed)           0.867     9.492    Debounce_X_pos/toggle_i_2_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I2_O)        0.332     9.824 r  Debounce_X_pos/counter2[0]_i_1/O
                         net (fo=19, routed)          0.807    10.631    Debounce_X_pos/counter2
    SLICE_X1Y101         FDRE                                         r  Debounce_X_pos/counter2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.590    15.012    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  Debounce_X_pos/counter2_reg[3]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y101         FDRE (Setup_fdre_C_R)       -0.429    14.728    Debounce_X_pos/counter2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 Debounce_X_pos/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 1.250ns (23.593%)  route 4.048ns (76.407%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.726     5.329    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  Debounce_X_pos/counter_reg[5]/Q
                         net (fo=4, routed)           1.275     7.121    Debounce_X_pos/counter_reg[5]
    SLICE_X3Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.245 f  Debounce_X_pos/toggle_i_17/O
                         net (fo=1, routed)           0.289     7.535    Debounce_X_pos/toggle_i_17_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.659 f  Debounce_X_pos/toggle_i_7/O
                         net (fo=1, routed)           0.814     8.473    Debounce_X_pos/toggle_i_7_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I3_O)        0.152     8.625 f  Debounce_X_pos/toggle_i_2/O
                         net (fo=5, routed)           0.867     9.492    Debounce_X_pos/toggle_i_2_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I2_O)        0.332     9.824 r  Debounce_X_pos/counter2[0]_i_1/O
                         net (fo=19, routed)          0.803    10.627    Debounce_X_pos/counter2
    SLICE_X1Y105         FDRE                                         r  Debounce_X_pos/counter2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.589    15.011    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  Debounce_X_pos/counter2_reg[16]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y105         FDRE (Setup_fdre_C_R)       -0.429    14.727    Debounce_X_pos/counter2_reg[16]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 Debounce_X_pos/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 1.250ns (23.593%)  route 4.048ns (76.407%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.726     5.329    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  Debounce_X_pos/counter_reg[5]/Q
                         net (fo=4, routed)           1.275     7.121    Debounce_X_pos/counter_reg[5]
    SLICE_X3Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.245 f  Debounce_X_pos/toggle_i_17/O
                         net (fo=1, routed)           0.289     7.535    Debounce_X_pos/toggle_i_17_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.659 f  Debounce_X_pos/toggle_i_7/O
                         net (fo=1, routed)           0.814     8.473    Debounce_X_pos/toggle_i_7_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I3_O)        0.152     8.625 f  Debounce_X_pos/toggle_i_2/O
                         net (fo=5, routed)           0.867     9.492    Debounce_X_pos/toggle_i_2_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I2_O)        0.332     9.824 r  Debounce_X_pos/counter2[0]_i_1/O
                         net (fo=19, routed)          0.803    10.627    Debounce_X_pos/counter2
    SLICE_X1Y105         FDRE                                         r  Debounce_X_pos/counter2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.589    15.011    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  Debounce_X_pos/counter2_reg[17]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y105         FDRE (Setup_fdre_C_R)       -0.429    14.727    Debounce_X_pos/counter2_reg[17]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 Debounce_X_pos/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 1.250ns (23.593%)  route 4.048ns (76.407%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.726     5.329    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  Debounce_X_pos/counter_reg[5]/Q
                         net (fo=4, routed)           1.275     7.121    Debounce_X_pos/counter_reg[5]
    SLICE_X3Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.245 f  Debounce_X_pos/toggle_i_17/O
                         net (fo=1, routed)           0.289     7.535    Debounce_X_pos/toggle_i_17_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.659 f  Debounce_X_pos/toggle_i_7/O
                         net (fo=1, routed)           0.814     8.473    Debounce_X_pos/toggle_i_7_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I3_O)        0.152     8.625 f  Debounce_X_pos/toggle_i_2/O
                         net (fo=5, routed)           0.867     9.492    Debounce_X_pos/toggle_i_2_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I2_O)        0.332     9.824 r  Debounce_X_pos/counter2[0]_i_1/O
                         net (fo=19, routed)          0.803    10.627    Debounce_X_pos/counter2
    SLICE_X1Y105         FDRE                                         r  Debounce_X_pos/counter2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.589    15.011    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  Debounce_X_pos/counter2_reg[18]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y105         FDRE (Setup_fdre_C_R)       -0.429    14.727    Debounce_X_pos/counter2_reg[18]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 Debounce_X_pos/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.250ns (24.242%)  route 3.906ns (75.758%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.726     5.329    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  Debounce_X_pos/counter_reg[5]/Q
                         net (fo=4, routed)           1.275     7.121    Debounce_X_pos/counter_reg[5]
    SLICE_X3Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.245 f  Debounce_X_pos/toggle_i_17/O
                         net (fo=1, routed)           0.289     7.535    Debounce_X_pos/toggle_i_17_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.659 f  Debounce_X_pos/toggle_i_7/O
                         net (fo=1, routed)           0.814     8.473    Debounce_X_pos/toggle_i_7_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I3_O)        0.152     8.625 f  Debounce_X_pos/toggle_i_2/O
                         net (fo=5, routed)           0.867     9.492    Debounce_X_pos/toggle_i_2_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I2_O)        0.332     9.824 r  Debounce_X_pos/counter2[0]_i_1/O
                         net (fo=19, routed)          0.661    10.485    Debounce_X_pos/counter2
    SLICE_X1Y104         FDRE                                         r  Debounce_X_pos/counter2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.589    15.011    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  Debounce_X_pos/counter2_reg[12]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429    14.727    Debounce_X_pos/counter2_reg[12]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 Debounce_X_pos/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.250ns (24.242%)  route 3.906ns (75.758%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.726     5.329    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  Debounce_X_pos/counter_reg[5]/Q
                         net (fo=4, routed)           1.275     7.121    Debounce_X_pos/counter_reg[5]
    SLICE_X3Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.245 f  Debounce_X_pos/toggle_i_17/O
                         net (fo=1, routed)           0.289     7.535    Debounce_X_pos/toggle_i_17_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.659 f  Debounce_X_pos/toggle_i_7/O
                         net (fo=1, routed)           0.814     8.473    Debounce_X_pos/toggle_i_7_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I3_O)        0.152     8.625 f  Debounce_X_pos/toggle_i_2/O
                         net (fo=5, routed)           0.867     9.492    Debounce_X_pos/toggle_i_2_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I2_O)        0.332     9.824 r  Debounce_X_pos/counter2[0]_i_1/O
                         net (fo=19, routed)          0.661    10.485    Debounce_X_pos/counter2
    SLICE_X1Y104         FDRE                                         r  Debounce_X_pos/counter2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.589    15.011    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  Debounce_X_pos/counter2_reg[13]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429    14.727    Debounce_X_pos/counter2_reg[13]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 Debounce_X_pos/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.250ns (24.242%)  route 3.906ns (75.758%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.726     5.329    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  Debounce_X_pos/counter_reg[5]/Q
                         net (fo=4, routed)           1.275     7.121    Debounce_X_pos/counter_reg[5]
    SLICE_X3Y100         LUT4 (Prop_lut4_I2_O)        0.124     7.245 f  Debounce_X_pos/toggle_i_17/O
                         net (fo=1, routed)           0.289     7.535    Debounce_X_pos/toggle_i_17_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.659 f  Debounce_X_pos/toggle_i_7/O
                         net (fo=1, routed)           0.814     8.473    Debounce_X_pos/toggle_i_7_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I3_O)        0.152     8.625 f  Debounce_X_pos/toggle_i_2/O
                         net (fo=5, routed)           0.867     9.492    Debounce_X_pos/toggle_i_2_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I2_O)        0.332     9.824 r  Debounce_X_pos/counter2[0]_i_1/O
                         net (fo=19, routed)          0.661    10.485    Debounce_X_pos/counter2
    SLICE_X1Y104         FDRE                                         r  Debounce_X_pos/counter2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.589    15.011    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  Debounce_X_pos/counter2_reg[14]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429    14.727    Debounce_X_pos/counter2_reg[14]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  4.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Debounce_X_pos/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.605     1.524    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Debounce_X_pos/counter_reg[6]/Q
                         net (fo=3, routed)           0.127     1.815    Debounce_X_pos/counter_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  Debounce_X_pos/counter_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.972    Debounce_X_pos/counter_reg[4]_i_1__3_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.025 r  Debounce_X_pos/counter_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.025    Debounce_X_pos/counter_reg[8]_i_1__3_n_7
    SLICE_X2Y100         FDRE                                         r  Debounce_X_pos/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.872     2.037    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Debounce_X_pos/counter_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Debounce_X_pos/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.731%)  route 0.292ns (58.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.570     1.489    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  v_count_reg[0]/Q
                         net (fo=10, routed)          0.292     1.945    v_count[0]
    SLICE_X14Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.990 r  v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.990    v_count[2]_i_1_n_0
    SLICE_X14Y99         FDRE                                         r  v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.847     2.012    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  v_count_reg[2]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.120     1.886    v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 btnDebounce_U/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_U/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.604     1.523    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  btnDebounce_U/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btnDebounce_U/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.785    btnDebounce_U/counter_reg[11]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  btnDebounce_U/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    btnDebounce_U/counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  btnDebounce_U/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    btnDebounce_U/counter_reg[12]_i_1_n_7
    SLICE_X7Y100         FDRE                                         r  btnDebounce_U/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.868     2.034    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  btnDebounce_U/counter_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    btnDebounce_U/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Debounce_X_pos/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.605     1.524    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Debounce_X_pos/counter_reg[6]/Q
                         net (fo=3, routed)           0.127     1.815    Debounce_X_pos/counter_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  Debounce_X_pos/counter_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.972    Debounce_X_pos/counter_reg[4]_i_1__3_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.038 r  Debounce_X_pos/counter_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.038    Debounce_X_pos/counter_reg[8]_i_1__3_n_5
    SLICE_X2Y100         FDRE                                         r  Debounce_X_pos/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.872     2.037    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Debounce_X_pos/counter_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Debounce_X_pos/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 btnDebounce_U/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_U/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.604     1.523    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  btnDebounce_U/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btnDebounce_U/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.785    btnDebounce_U/counter_reg[11]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  btnDebounce_U/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    btnDebounce_U/counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  btnDebounce_U/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    btnDebounce_U/counter_reg[12]_i_1_n_5
    SLICE_X7Y100         FDRE                                         r  btnDebounce_U/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.868     2.034    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  btnDebounce_U/counter_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    btnDebounce_U/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Debounce_X_pos/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.605     1.524    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Debounce_X_pos/counter_reg[6]/Q
                         net (fo=3, routed)           0.127     1.815    Debounce_X_pos/counter_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  Debounce_X_pos/counter_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.972    Debounce_X_pos/counter_reg[4]_i_1__3_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.061 r  Debounce_X_pos/counter_reg[8]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.061    Debounce_X_pos/counter_reg[8]_i_1__3_n_6
    SLICE_X2Y100         FDRE                                         r  Debounce_X_pos/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.872     2.037    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Debounce_X_pos/counter_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Debounce_X_pos/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Debounce_X_pos/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.605     1.524    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Debounce_X_pos/counter_reg[6]/Q
                         net (fo=3, routed)           0.127     1.815    Debounce_X_pos/counter_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  Debounce_X_pos/counter_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.972    Debounce_X_pos/counter_reg[4]_i_1__3_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.063 r  Debounce_X_pos/counter_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.063    Debounce_X_pos/counter_reg[8]_i_1__3_n_4
    SLICE_X2Y100         FDRE                                         r  Debounce_X_pos/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.872     2.037    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Debounce_X_pos/counter_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Debounce_X_pos/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Debounce_X_pos/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_pos/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.605     1.524    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Debounce_X_pos/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Debounce_X_pos/counter_reg[6]/Q
                         net (fo=3, routed)           0.127     1.815    Debounce_X_pos/counter_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.971 r  Debounce_X_pos/counter_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.972    Debounce_X_pos/counter_reg[4]_i_1__3_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.012 r  Debounce_X_pos/counter_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.012    Debounce_X_pos/counter_reg[8]_i_1__3_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.065 r  Debounce_X_pos/counter_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.065    Debounce_X_pos/counter_reg[12]_i_1__3_n_7
    SLICE_X2Y101         FDRE                                         r  Debounce_X_pos/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.872     2.037    Debounce_X_pos/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Debounce_X_pos/counter_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    Debounce_X_pos/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 btnDebounce_U/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_U/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.604     1.523    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  btnDebounce_U/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btnDebounce_U/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.785    btnDebounce_U/counter_reg[11]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  btnDebounce_U/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    btnDebounce_U/counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  btnDebounce_U/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    btnDebounce_U/counter_reg[12]_i_1_n_6
    SLICE_X7Y100         FDRE                                         r  btnDebounce_U/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.868     2.034    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  btnDebounce_U/counter_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    btnDebounce_U/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 btnDebounce_U/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_U/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.604     1.523    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  btnDebounce_U/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btnDebounce_U/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.785    btnDebounce_U/counter_reg[11]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  btnDebounce_U/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    btnDebounce_U/counter_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  btnDebounce_U/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    btnDebounce_U/counter_reg[12]_i_1_n_4
    SLICE_X7Y100         FDRE                                         r  btnDebounce_U/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.868     2.034    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  btnDebounce_U/counter_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    btnDebounce_U/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y98     Debounce_X_neg/btnDB_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y95     Debounce_X_neg/counter2_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y97     Debounce_X_neg/counter2_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y97     Debounce_X_neg/counter2_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y96     Debounce_X_neg/counter_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y96     Debounce_X_neg/counter_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y96     Debounce_X_neg/counter_reg[18]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y96     Debounce_X_neg/counter_reg[19]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y92     Debounce_X_neg/counter_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X7Y113    Debounce_Y_pos/counter2_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y113    Debounce_Y_pos/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y113    Debounce_Y_pos/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y113    Debounce_Y_pos/counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y113    accel_spi_rw_0/timerCntr_reg[13]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y113    accel_spi_rw_0/timerCntr_reg[14]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y113    accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X7Y112    Debounce_Y_pos/counter2_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X7Y112    Debounce_Y_pos/counter2_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X7Y112    Debounce_Y_pos/counter2_reg[3]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y112    accel_spi_rw_0/timerCntr_reg[11]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y112    accel_spi_rw_0/timerCntr_reg[12]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X11Y98    btnDebounce_D/counter_reg[17]/C



