INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2458] undeclared symbol ram_Ce_o, assumed default net type wire [D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v:371]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips_min_sopc.v:47]
ERROR: [VRFC 10-2787] module openmips_min_sopc ignored due to previous errors [D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips_min_sopc.v:24]
