

================================================================
== Vivado HLS Report for 'Result2Array2D_511_s'
================================================================
* Date:           Wed Dec  5 18:35:45 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.537|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4193|  4193|  4193|  4193|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  4192|  4192|       131|          -|          -|    32|    no    |
        | + Loop 1.1  |   128|   128|         2|          1|          1|   128|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     538|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     270|
|Register         |        -|      -|     233|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     233|     808|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_346_p2            |     +    |      0|  0|  18|          11|           4|
    |i_fu_411_p2              |     +    |      0|  0|  15|           6|           1|
    |idx_cast_i_fu_482_p2     |     +    |      0|  0|  18|          11|          11|
    |idx_fu_477_p2            |     +    |      0|  0|  19|          12|          12|
    |j_fu_463_p2              |     +    |      0|  0|  15|           8|           1|
    |tmp_352_fu_662_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_353_fu_648_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_354_fu_765_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_355_fu_634_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_356_fu_620_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_357_fu_746_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_358_fu_602_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_359_fu_869_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_360_fu_713_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_361_fu_694_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_362_fu_588_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_363_fu_850_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_364_fu_574_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_365_fu_560_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_366_fu_817_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_367_fu_798_p2        |     +    |      0|  0|  21|          14|          14|
    |ap_condition_734         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_739         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_744         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_749         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_754         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_759         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_763         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_767         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_773         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_776         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_779         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_782         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_789         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_794         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_799         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_803         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_808         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_810         |    and   |      0|  0|   2|           1|           1|
    |exitcond5_i_fu_405_p2    |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_i_fu_457_p2     |   icmp   |      0|  0|  13|           8|           9|
    |icmp_fu_498_p2           |   icmp   |      0|  0|  13|          10|           1|
    |tmp_1055_i_fu_540_p2     |   icmp   |      0|  0|  13|          12|          12|
    |tmp_444_fu_504_p2        |   icmp   |      0|  0|   8|           2|           1|
    |tmp_445_fu_510_p2        |   icmp   |      0|  0|   8|           2|           1|
    |tmp_446_fu_516_p2        |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 538|         336|         309|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_j_i_phi_fu_338_p4  |   9|          2|    8|         16|
    |dst_val_address0              |  44|          9|   12|        108|
    |dst_val_address1              |  44|          9|   12|        108|
    |dst_val_d0                    |  33|          6|    8|         48|
    |dst_val_d1                    |  44|          9|    8|         72|
    |i_i_reg_323                   |   9|          2|    6|         12|
    |j_i_reg_334                   |   9|          2|    8|         16|
    |keypoints_length_blk_n        |   9|          2|    1|          2|
    |length_2_fu_118               |   9|          2|   32|         64|
    |matches_length_blk_n          |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 270|         55|   99|        458|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_i_reg_974       |   1|   0|    1|          0|
    |i_i_reg_323              |   6|   0|    6|          0|
    |i_reg_939                |   6|   0|    6|          0|
    |icmp_reg_983             |   1|   0|    1|          0|
    |idx0_1_fu_106            |  16|   0|   16|          0|
    |idx1_1_fu_102            |  16|   0|   16|          0|
    |j_i_reg_334              |   8|   0|    8|          0|
    |j_reg_978                |   8|   0|    8|          0|
    |length_2_fu_118          |  32|   0|   32|          0|
    |length_3_reg_920         |  32|   0|   32|          0|
    |length_reg_915           |  32|   0|   32|          0|
    |tmp_1055_i_reg_1013      |   1|   0|    1|          0|
    |tmp_1651_reg_925         |   8|   0|    8|          0|
    |tmp_1652_reg_930         |   8|   0|    8|          0|
    |tmp_1657_reg_999         |   1|   0|    1|          0|
    |tmp_350_cast_reg_949     |   6|   0|   14|          8|
    |tmp_442_reg_969          |   4|   0|   11|          7|
    |tmp_444_reg_987          |   1|   0|    1|          0|
    |tmp_445_reg_991          |   1|   0|    1|          0|
    |tmp_446_reg_995          |   1|   0|    1|          0|
    |tmp_i_reg_944            |   5|   0|   12|          7|
    |x_2_fu_114               |  16|   0|   16|          0|
    |y_2_fu_110               |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 233|   0|  255|         22|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | Result2Array2D<511> | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | Result2Array2D<511> | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | Result2Array2D<511> | return value |
|ap_done                      | out |    1| ap_ctrl_hs | Result2Array2D<511> | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | Result2Array2D<511> | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | Result2Array2D<511> | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | Result2Array2D<511> | return value |
|keypoints_val_pt_x_address0  | out |    9|  ap_memory |  keypoints_val_pt_x |     array    |
|keypoints_val_pt_x_ce0       | out |    1|  ap_memory |  keypoints_val_pt_x |     array    |
|keypoints_val_pt_x_q0        |  in |   16|  ap_memory |  keypoints_val_pt_x |     array    |
|keypoints_val_pt_y_address0  | out |    9|  ap_memory |  keypoints_val_pt_y |     array    |
|keypoints_val_pt_y_ce0       | out |    1|  ap_memory |  keypoints_val_pt_y |     array    |
|keypoints_val_pt_y_q0        |  in |   16|  ap_memory |  keypoints_val_pt_y |     array    |
|keypoints_length_dout        |  in |   32|   ap_fifo  |   keypoints_length  |    pointer   |
|keypoints_length_empty_n     |  in |    1|   ap_fifo  |   keypoints_length  |    pointer   |
|keypoints_length_read        | out |    1|   ap_fifo  |   keypoints_length  |    pointer   |
|matches_val_idx0_address0    | out |    9|  ap_memory |   matches_val_idx0  |     array    |
|matches_val_idx0_ce0         | out |    1|  ap_memory |   matches_val_idx0  |     array    |
|matches_val_idx0_q0          |  in |   16|  ap_memory |   matches_val_idx0  |     array    |
|matches_val_idx1_address0    | out |    9|  ap_memory |   matches_val_idx1  |     array    |
|matches_val_idx1_ce0         | out |    1|  ap_memory |   matches_val_idx1  |     array    |
|matches_val_idx1_q0          |  in |   16|  ap_memory |   matches_val_idx1  |     array    |
|matches_length_dout          |  in |   32|   ap_fifo  |    matches_length   |    pointer   |
|matches_length_empty_n       |  in |    1|   ap_fifo  |    matches_length   |    pointer   |
|matches_length_read          | out |    1|   ap_fifo  |    matches_length   |    pointer   |
|dst_val_address0             | out |   12|  ap_memory |       dst_val       |     array    |
|dst_val_ce0                  | out |    1|  ap_memory |       dst_val       |     array    |
|dst_val_we0                  | out |    1|  ap_memory |       dst_val       |     array    |
|dst_val_d0                   | out |    8|  ap_memory |       dst_val       |     array    |
|dst_val_address1             | out |   12|  ap_memory |       dst_val       |     array    |
|dst_val_ce1                  | out |    1|  ap_memory |       dst_val       |     array    |
|dst_val_we1                  | out |    1|  ap_memory |       dst_val       |     array    |
|dst_val_d1                   | out |    8|  ap_memory |       dst_val       |     array    |
+-----------------------------+-----+-----+------------+---------------------+--------------+

