Analysis & Synthesis report for ads_bus_system
Tue Dec  2 17:31:47 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |demo_uart_bridge|demo_state
 10. State Machine - |demo_uart_bridge|bus_bridge_slave:slave3_bridge|state
 11. State Machine - |demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state
 12. State Machine - |demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state
 13. State Machine - |demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave|prev_state
 14. State Machine - |demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave|state
 15. State Machine - |demo_uart_bridge|slave:slave2_inst|slave_port:sp|prev_state
 16. State Machine - |demo_uart_bridge|slave:slave2_inst|slave_port:sp|state
 17. State Machine - |demo_uart_bridge|slave:slave1_inst|slave_port:sp|prev_state
 18. State Machine - |demo_uart_bridge|slave:slave1_inst|slave_port:sp|state
 19. State Machine - |demo_uart_bridge|bus_m2_s3:bus_inst|addr_decoder:decoder|state
 20. State Machine - |demo_uart_bridge|bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner
 21. State Machine - |demo_uart_bridge|bus_m2_s3:bus_inst|arbiter:bus_arbiter|state
 22. State Machine - |demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state
 23. State Machine - |demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state
 24. State Machine - |demo_uart_bridge|bus_bridge_master:master2_bridge|master_port:master|prev_state
 25. State Machine - |demo_uart_bridge|bus_bridge_master:master2_bridge|master_port:master|state
 26. State Machine - |demo_uart_bridge|master_port:master1_port|prev_state
 27. State Machine - |demo_uart_bridge|master_port:master1_port|state
 28. Registers Removed During Synthesis
 29. Removed Registers Triggering Further Register Optimizations
 30. General Register Statistics
 31. Inverted Register Statistics
 32. Physical Synthesis Netlist Optimizations
 33. Registers Packed Into Inferred Megafunctions
 34. Multiplexer Restructuring Statistics (No Restructuring Performed)
 35. Source assignments for slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated
 36. Source assignments for slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated
 37. Source assignments for bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated
 38. Parameter Settings for User Entity Instance: master_port:master1_port
 39. Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge
 40. Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge|master_port:master
 41. Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge|fifo:fifo_queue
 42. Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge|uart:uart_module
 43. Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter
 44. Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver
 45. Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge|addr_convert:addr_convert_module
 46. Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge|master_memory_bram:local_mem
 47. Parameter Settings for User Entity Instance: bus_m2_s3:bus_inst
 48. Parameter Settings for User Entity Instance: bus_m2_s3:bus_inst|addr_decoder:decoder
 49. Parameter Settings for User Entity Instance: bus_m2_s3:bus_inst|mux2:wdata_mux
 50. Parameter Settings for User Entity Instance: bus_m2_s3:bus_inst|mux2:mctrl_mux
 51. Parameter Settings for User Entity Instance: bus_m2_s3:bus_inst|mux3:rdata_mux
 52. Parameter Settings for User Entity Instance: bus_m2_s3:bus_inst|mux3:rctrl_mux
 53. Parameter Settings for User Entity Instance: slave:slave1_inst
 54. Parameter Settings for User Entity Instance: slave:slave1_inst|slave_port:sp
 55. Parameter Settings for User Entity Instance: slave:slave1_inst|slave_memory_bram:sm
 56. Parameter Settings for User Entity Instance: slave:slave2_inst
 57. Parameter Settings for User Entity Instance: slave:slave2_inst|slave_port:sp
 58. Parameter Settings for User Entity Instance: slave:slave2_inst|slave_memory_bram:sm
 59. Parameter Settings for User Entity Instance: bus_bridge_slave:slave3_bridge
 60. Parameter Settings for User Entity Instance: bus_bridge_slave:slave3_bridge|slave_port:slave
 61. Parameter Settings for User Entity Instance: bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem
 62. Parameter Settings for User Entity Instance: bus_bridge_slave:slave3_bridge|uart:uart_module
 63. Parameter Settings for User Entity Instance: bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter
 64. Parameter Settings for User Entity Instance: bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver
 65. Parameter Settings for Inferred Entity Instance: slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0
 66. Parameter Settings for Inferred Entity Instance: slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0
 67. Parameter Settings for Inferred Entity Instance: bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0
 68. altsyncram Parameter Settings by Entity Instance
 69. Port Connectivity Checks: "slave:slave2_inst"
 70. Port Connectivity Checks: "slave:slave1_inst"
 71. Port Connectivity Checks: "bus_bridge_master:master2_bridge|uart:uart_module"
 72. Port Connectivity Checks: "bus_bridge_master:master2_bridge"
 73. Port Connectivity Checks: "master_port:master1_port"
 74. Post-Synthesis Netlist Statistics for Top Partition
 75. Elapsed Time Per Partition
 76. Analysis & Synthesis Messages
 77. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec  2 17:31:47 2025       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; ads_bus_system                              ;
; Top-level Entity Name              ; demo_uart_bridge                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,552                                       ;
;     Total combinational functions  ; 1,379                                       ;
;     Dedicated logic registers      ; 838                                         ;
; Total registers                    ; 838                                         ;
; Total pins                         ; 19                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; demo_uart_bridge   ; ads_bus_system     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Perform WYSIWYG Primitive Resynthesis                            ; On                 ; Off                ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                              ;
+-----------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                        ; Library ;
+-----------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; ../rtl/core/uart_tx.v                                     ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v                                                ;         ;
; ../rtl/core/uart_rx.v                                     ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v                                                ;         ;
; ../rtl/core/uart.v                                        ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/uart.v                                                   ;         ;
; ../rtl/core/master_memory_bram.v                          ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/master_memory_bram.v                                     ;         ;
; ../rtl/core/fifo.v                                        ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/fifo.v                                                   ;         ;
; ../rtl/core/bus_bridge_slave.v                            ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v                                       ;         ;
; ../rtl/core/bus_bridge_master.v                           ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v                                      ;         ;
; ../rtl/core/addr_convert.v                                ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/addr_convert.v                                           ;         ;
; ../rtl/demo_uart_bridge.v                                 ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v                                            ;         ;
; ../rtl/core/bus_m2_s3.v                                   ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v                                              ;         ;
; ../rtl/core/master_port.v                                 ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v                                            ;         ;
; ../rtl/core/slave_port.v                                  ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v                                             ;         ;
; ../rtl/core/slave.v                                       ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/slave.v                                                  ;         ;
; ../rtl/core/slave_memory_bram.v                           ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v                                      ;         ;
; ../rtl/core/arbiter.v                                     ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v                                                ;         ;
; ../rtl/core/addr_decoder.v                                ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v                                           ;         ;
; ../rtl/core/mux2.v                                        ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/mux2.v                                                   ;         ;
; ../rtl/core/mux3.v                                        ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/mux3.v                                                   ;         ;
; ../rtl/core/dec3.v                                        ; yes             ; User Verilog HDL File                                 ; /home/prabathbk/Serial-System-Bus/rtl/core/dec3.v                                                   ;         ;
; altsyncram.tdf                                            ; yes             ; Megafunction                                          ; /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc                                     ; yes             ; Megafunction                                          ; /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                                               ; yes             ; Megafunction                                          ; /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                                            ; yes             ; Megafunction                                          ; /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal201.inc                                            ; yes             ; Megafunction                                          ; /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                  ;         ;
; a_rdenreg.inc                                             ; yes             ; Megafunction                                          ; /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                                                ; yes             ; Megafunction                                          ; /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                                                ; yes             ; Megafunction                                          ; /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                                              ; yes             ; Megafunction                                          ; /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_kck1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /home/prabathbk/Serial-System-Bus/quartus/db/altsyncram_kck1.tdf                                    ;         ;
; db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/prabathbk/Serial-System-Bus/quartus/db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif ;         ;
; db/altsyncram_jbk1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /home/prabathbk/Serial-System-Bus/quartus/db/altsyncram_jbk1.tdf                                    ;         ;
; db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/prabathbk/Serial-System-Bus/quartus/db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif ;         ;
+-----------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,552          ;
;                                             ;                ;
; Total combinational functions               ; 1379           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 717            ;
;     -- 3 input functions                    ; 283            ;
;     -- <=2 input functions                  ; 379            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1249           ;
;     -- arithmetic mode                      ; 130            ;
;                                             ;                ;
; Total registers                             ; 838            ;
;     -- Dedicated logic registers            ; 838            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 19             ;
; Total memory bits                           ; 65536          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 862            ;
; Total fan-out                               ; 7386           ;
; Average fan-out                             ; 3.24           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Entity Name       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |demo_uart_bridge                            ; 1379 (66)           ; 838 (68)                  ; 65536       ; 0            ; 0       ; 0         ; 19   ; 0            ; |demo_uart_bridge                                                                                                                   ; demo_uart_bridge  ; work         ;
;    |bus_bridge_master:master2_bridge|        ; 536 (40)            ; 368 (56)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_bridge_master:master2_bridge                                                                                  ; bus_bridge_master ; work         ;
;       |fifo:fifo_queue|                      ; 219 (219)           ; 175 (175)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_bridge_master:master2_bridge|fifo:fifo_queue                                                                  ; fifo              ; work         ;
;       |master_port:master|                   ; 126 (126)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_bridge_master:master2_bridge|master_port:master                                                               ; master_port       ; work         ;
;       |uart:uart_module|                     ; 151 (0)             ; 74 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module                                                                 ; uart              ; work         ;
;          |uart_rx:receiver|                  ; 99 (99)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver                                                ; uart_rx           ; work         ;
;          |uart_tx:transmitter|               ; 52 (52)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter                                             ; uart_tx           ; work         ;
;    |bus_bridge_slave:slave3_bridge|          ; 332 (62)            ; 187 (36)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge                                                                                    ; bus_bridge_slave  ; work         ;
;       |slave_memory_bram:local_mem|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem                                                        ; slave_memory_bram ; work         ;
;          |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0                                ; altsyncram        ; work         ;
;             |altsyncram_kck1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated ; altsyncram_kck1   ; work         ;
;       |slave_port:slave|                     ; 141 (141)           ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave                                                                   ; slave_port        ; work         ;
;       |uart:uart_module|                     ; 129 (0)             ; 73 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module                                                                   ; uart              ; work         ;
;          |uart_rx:receiver|                  ; 65 (65)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver                                                  ; uart_rx           ; work         ;
;          |uart_tx:transmitter|               ; 64 (64)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter                                               ; uart_tx           ; work         ;
;    |bus_m2_s3:bus_inst|                      ; 88 (0)              ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_m2_s3:bus_inst                                                                                                ; bus_m2_s3         ; work         ;
;       |addr_decoder:decoder|                 ; 48 (43)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_m2_s3:bus_inst|addr_decoder:decoder                                                                           ; addr_decoder      ; work         ;
;          |dec3:mvalid_decoder|               ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_m2_s3:bus_inst|addr_decoder:decoder|dec3:mvalid_decoder                                                       ; dec3              ; work         ;
;       |arbiter:bus_arbiter|                  ; 33 (33)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_m2_s3:bus_inst|arbiter:bus_arbiter                                                                            ; arbiter           ; work         ;
;       |mux2:mctrl_mux|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_m2_s3:bus_inst|mux2:mctrl_mux                                                                                 ; mux2              ; work         ;
;       |mux2:wdata_mux|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_m2_s3:bus_inst|mux2:wdata_mux                                                                                 ; mux2              ; work         ;
;       |mux3:rctrl_mux|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_m2_s3:bus_inst|mux3:rctrl_mux                                                                                 ; mux3              ; work         ;
;       |mux3:rdata_mux|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|bus_m2_s3:bus_inst|mux3:rdata_mux                                                                                 ; mux3              ; work         ;
;    |master_port:master1_port|                ; 95 (95)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|master_port:master1_port                                                                                          ; master_port       ; work         ;
;    |slave:slave1_inst|                       ; 128 (0)             ; 73 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|slave:slave1_inst                                                                                                 ; slave             ; work         ;
;       |slave_memory_bram:sm|                 ; 2 (2)               ; 2 (2)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|slave:slave1_inst|slave_memory_bram:sm                                                                            ; slave_memory_bram ; work         ;
;          |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0                                                    ; altsyncram        ; work         ;
;             |altsyncram_kck1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated                     ; altsyncram_kck1   ; work         ;
;       |slave_port:sp|                        ; 126 (126)           ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|slave:slave1_inst|slave_port:sp                                                                                   ; slave_port        ; work         ;
;    |slave:slave2_inst|                       ; 134 (0)             ; 74 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|slave:slave2_inst                                                                                                 ; slave             ; work         ;
;       |slave_memory_bram:sm|                 ; 2 (2)               ; 2 (2)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|slave:slave2_inst|slave_memory_bram:sm                                                                            ; slave_memory_bram ; work         ;
;          |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0                                                    ; altsyncram        ; work         ;
;             |altsyncram_jbk1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated                     ; altsyncram_jbk1   ; work         ;
;       |slave_port:sp|                        ; 132 (132)           ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_uart_bridge|slave:slave2_inst|slave_port:sp                                                                                   ; slave_port        ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+
; Name                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                       ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+
; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif ;
; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif ;
; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|demo_state                                                                                                        ;
+--------------------------+--------------------------+----------------------+-----------------------+----------------------+-------------------------+
; Name                     ; demo_state.DEMO_COMPLETE ; demo_state.DEMO_WAIT ; demo_state.DEMO_START ; demo_state.DEMO_IDLE ; demo_state.DEMO_DISPLAY ;
+--------------------------+--------------------------+----------------------+-----------------------+----------------------+-------------------------+
; demo_state.DEMO_IDLE     ; 0                        ; 0                    ; 0                     ; 0                    ; 0                       ;
; demo_state.DEMO_START    ; 0                        ; 0                    ; 1                     ; 1                    ; 0                       ;
; demo_state.DEMO_WAIT     ; 0                        ; 1                    ; 0                     ; 1                    ; 0                       ;
; demo_state.DEMO_COMPLETE ; 1                        ; 0                    ; 0                     ; 1                    ; 0                       ;
; demo_state.DEMO_DISPLAY  ; 0                        ; 0                    ; 0                     ; 1                    ; 1                       ;
+--------------------------+--------------------------+----------------------+-----------------------+----------------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|bus_bridge_slave:slave3_bridge|state           ;
+-------------+-------------+-------------+-------------+------------+-------------+
; Name        ; state.RDATA ; state.RSEND ; state.WSEND ; state.IDLE ; state.LOCAL ;
+-------------+-------------+-------------+-------------+------------+-------------+
; state.IDLE  ; 0           ; 0           ; 0           ; 0          ; 0           ;
; state.WSEND ; 0           ; 0           ; 1           ; 1          ; 0           ;
; state.RSEND ; 0           ; 1           ; 0           ; 1          ; 0           ;
; state.RDATA ; 1           ; 0           ; 0           ; 1          ; 0           ;
; state.LOCAL ; 0           ; 0           ; 0           ; 1          ; 1           ;
+-------------+-------------+-------------+-------------+------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state ;
+----------------+---------------+--------------+----------------+-----------------------------------------+
; Name           ; state.RX_DATA ; state.RX_END ; state.RX_START ; state.RX_IDLE                           ;
+----------------+---------------+--------------+----------------+-----------------------------------------+
; state.RX_IDLE  ; 0             ; 0            ; 0              ; 0                                       ;
; state.RX_START ; 0             ; 0            ; 1              ; 1                                       ;
; state.RX_END   ; 0             ; 1            ; 0              ; 1                                       ;
; state.RX_DATA  ; 1             ; 0            ; 0              ; 1                                       ;
+----------------+---------------+--------------+----------------+-----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state ;
+----------------+---------------+--------------+----------------+--------------------------------------------+
; Name           ; state.TX_DATA ; state.TX_END ; state.TX_START ; state.TX_IDLE                              ;
+----------------+---------------+--------------+----------------+--------------------------------------------+
; state.TX_IDLE  ; 0             ; 0            ; 0              ; 0                                          ;
; state.TX_START ; 0             ; 0            ; 1              ; 1                                          ;
; state.TX_END   ; 0             ; 1            ; 0              ; 1                                          ;
; state.TX_DATA  ; 1             ; 0            ; 0              ; 1                                          ;
+----------------+---------------+--------------+----------------+--------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave|prev_state                                                                             ;
+-------------------+-------------------+-----------------+-------------------+------------------+------------------+------------------+-----------------+-----------------+
; Name              ; prev_state.RVALID ; prev_state.WAIT ; prev_state.SREADY ; prev_state.SPLIT ; prev_state.WDATA ; prev_state.RDATA ; prev_state.ADDR ; prev_state.IDLE ;
+-------------------+-------------------+-----------------+-------------------+------------------+------------------+------------------+-----------------+-----------------+
; prev_state.IDLE   ; 0                 ; 0               ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ;
; prev_state.ADDR   ; 0                 ; 0               ; 0                 ; 0                ; 0                ; 0                ; 1               ; 1               ;
; prev_state.RDATA  ; 0                 ; 0               ; 0                 ; 0                ; 0                ; 1                ; 0               ; 1               ;
; prev_state.WDATA  ; 0                 ; 0               ; 0                 ; 0                ; 1                ; 0                ; 0               ; 1               ;
; prev_state.SPLIT  ; 0                 ; 0               ; 0                 ; 1                ; 0                ; 0                ; 0               ; 1               ;
; prev_state.SREADY ; 0                 ; 0               ; 1                 ; 0                ; 0                ; 0                ; 0               ; 1               ;
; prev_state.WAIT   ; 0                 ; 1               ; 0                 ; 0                ; 0                ; 0                ; 0               ; 1               ;
; prev_state.RVALID ; 1                 ; 0               ; 0                 ; 0                ; 0                ; 0                ; 0               ; 1               ;
+-------------------+-------------------+-----------------+-------------------+------------------+------------------+------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave|state                                     ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+
; Name         ; state.RVALID ; state.WAIT ; state.SREADY ; state.SPLIT ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+
; state.IDLE   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 0          ;
; state.ADDR   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 1          ; 1          ;
; state.RDATA  ; 0            ; 0          ; 0            ; 0           ; 0           ; 1           ; 0          ; 1          ;
; state.WDATA  ; 0            ; 0          ; 0            ; 0           ; 1           ; 0           ; 0          ; 1          ;
; state.SPLIT  ; 0            ; 0          ; 0            ; 1           ; 0           ; 0           ; 0          ; 1          ;
; state.SREADY ; 0            ; 0          ; 1            ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.WAIT   ; 0            ; 1          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.RVALID ; 1            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|slave:slave2_inst|slave_port:sp|prev_state                                                                                             ;
+-------------------+-------------------+-----------------+-------------------+------------------+------------------+------------------+-----------------+-----------------+
; Name              ; prev_state.RVALID ; prev_state.WAIT ; prev_state.SREADY ; prev_state.SPLIT ; prev_state.WDATA ; prev_state.RDATA ; prev_state.ADDR ; prev_state.IDLE ;
+-------------------+-------------------+-----------------+-------------------+------------------+------------------+------------------+-----------------+-----------------+
; prev_state.IDLE   ; 0                 ; 0               ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ;
; prev_state.ADDR   ; 0                 ; 0               ; 0                 ; 0                ; 0                ; 0                ; 1               ; 1               ;
; prev_state.RDATA  ; 0                 ; 0               ; 0                 ; 0                ; 0                ; 1                ; 0               ; 1               ;
; prev_state.WDATA  ; 0                 ; 0               ; 0                 ; 0                ; 1                ; 0                ; 0               ; 1               ;
; prev_state.SPLIT  ; 0                 ; 0               ; 0                 ; 1                ; 0                ; 0                ; 0               ; 1               ;
; prev_state.SREADY ; 0                 ; 0               ; 1                 ; 0                ; 0                ; 0                ; 0               ; 1               ;
; prev_state.WAIT   ; 0                 ; 1               ; 0                 ; 0                ; 0                ; 0                ; 0               ; 1               ;
; prev_state.RVALID ; 1                 ; 0               ; 0                 ; 0                ; 0                ; 0                ; 0               ; 1               ;
+-------------------+-------------------+-----------------+-------------------+------------------+------------------+------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|slave:slave2_inst|slave_port:sp|state                                                     ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+
; Name         ; state.RVALID ; state.WAIT ; state.SREADY ; state.SPLIT ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+
; state.IDLE   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 0          ;
; state.ADDR   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 1          ; 1          ;
; state.RDATA  ; 0            ; 0          ; 0            ; 0           ; 0           ; 1           ; 0          ; 1          ;
; state.WDATA  ; 0            ; 0          ; 0            ; 0           ; 1           ; 0           ; 0          ; 1          ;
; state.SPLIT  ; 0            ; 0          ; 0            ; 1           ; 0           ; 0           ; 0          ; 1          ;
; state.SREADY ; 0            ; 0          ; 1            ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.WAIT   ; 0            ; 1          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.RVALID ; 1            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|slave:slave1_inst|slave_port:sp|prev_state                                                                                             ;
+-------------------+-------------------+-----------------+-------------------+------------------+------------------+------------------+-----------------+-----------------+
; Name              ; prev_state.RVALID ; prev_state.WAIT ; prev_state.SREADY ; prev_state.SPLIT ; prev_state.WDATA ; prev_state.RDATA ; prev_state.ADDR ; prev_state.IDLE ;
+-------------------+-------------------+-----------------+-------------------+------------------+------------------+------------------+-----------------+-----------------+
; prev_state.IDLE   ; 0                 ; 0               ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ;
; prev_state.ADDR   ; 0                 ; 0               ; 0                 ; 0                ; 0                ; 0                ; 1               ; 1               ;
; prev_state.RDATA  ; 0                 ; 0               ; 0                 ; 0                ; 0                ; 1                ; 0               ; 1               ;
; prev_state.WDATA  ; 0                 ; 0               ; 0                 ; 0                ; 1                ; 0                ; 0               ; 1               ;
; prev_state.SPLIT  ; 0                 ; 0               ; 0                 ; 1                ; 0                ; 0                ; 0               ; 1               ;
; prev_state.SREADY ; 0                 ; 0               ; 1                 ; 0                ; 0                ; 0                ; 0               ; 1               ;
; prev_state.WAIT   ; 0                 ; 1               ; 0                 ; 0                ; 0                ; 0                ; 0               ; 1               ;
; prev_state.RVALID ; 1                 ; 0               ; 0                 ; 0                ; 0                ; 0                ; 0               ; 1               ;
+-------------------+-------------------+-----------------+-------------------+------------------+------------------+------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|slave:slave1_inst|slave_port:sp|state                                                     ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+
; Name         ; state.RVALID ; state.WAIT ; state.SREADY ; state.SPLIT ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+
; state.IDLE   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 0          ;
; state.ADDR   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 1          ; 1          ;
; state.RDATA  ; 0            ; 0          ; 0            ; 0           ; 0           ; 1           ; 0          ; 1          ;
; state.WDATA  ; 0            ; 0          ; 0            ; 0           ; 1           ; 0           ; 0          ; 1          ;
; state.SPLIT  ; 0            ; 0          ; 0            ; 1           ; 0           ; 0           ; 0          ; 1          ;
; state.SREADY ; 0            ; 0          ; 1            ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.WAIT   ; 0            ; 1          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.RVALID ; 1            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|bus_m2_s3:bus_inst|addr_decoder:decoder|state ;
+---------------+------------+---------------+------------+-----------------------+
; Name          ; state.WAIT ; state.CONNECT ; state.ADDR ; state.IDLE            ;
+---------------+------------+---------------+------------+-----------------------+
; state.IDLE    ; 0          ; 0             ; 0          ; 0                     ;
; state.ADDR    ; 0          ; 0             ; 1          ; 1                     ;
; state.CONNECT ; 0          ; 1             ; 0          ; 1                     ;
; state.WAIT    ; 1          ; 0             ; 0          ; 1                     ;
+---------------+------------+---------------+------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner ;
+------------------+------------------+-----------------+------------------------------+
; Name             ; split_owner.NONE ; split_owner.SM2 ; split_owner.SM1              ;
+------------------+------------------+-----------------+------------------------------+
; split_owner.NONE ; 0                ; 0               ; 0                            ;
; split_owner.SM1  ; 1                ; 0               ; 1                            ;
; split_owner.SM2  ; 1                ; 1               ; 0                            ;
+------------------+------------------+-----------------+------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|bus_m2_s3:bus_inst|arbiter:bus_arbiter|state ;
+------------+------------+----------+-------------------------------------------+
; Name       ; state.IDLE ; state.M2 ; state.M1                                  ;
+------------+------------+----------+-------------------------------------------+
; state.IDLE ; 0          ; 0        ; 0                                         ;
; state.M1   ; 1          ; 0        ; 1                                         ;
; state.M2   ; 1          ; 1        ; 0                                         ;
+------------+------------+----------+-------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state ;
+----------------+---------------+--------------+----------------+-------------------------------------------+
; Name           ; state.RX_DATA ; state.RX_END ; state.RX_START ; state.RX_IDLE                             ;
+----------------+---------------+--------------+----------------+-------------------------------------------+
; state.RX_IDLE  ; 0             ; 0            ; 0              ; 0                                         ;
; state.RX_START ; 0             ; 0            ; 1              ; 1                                         ;
; state.RX_END   ; 0             ; 1            ; 0              ; 1                                         ;
; state.RX_DATA  ; 1             ; 0            ; 0              ; 1                                         ;
+----------------+---------------+--------------+----------------+-------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state ;
+----------------+---------------+--------------+----------------+----------------------------------------------+
; Name           ; state.TX_DATA ; state.TX_END ; state.TX_START ; state.TX_IDLE                                ;
+----------------+---------------+--------------+----------------+----------------------------------------------+
; state.TX_IDLE  ; 0             ; 0            ; 0              ; 0                                            ;
; state.TX_START ; 0             ; 0            ; 1              ; 1                                            ;
; state.TX_END   ; 0             ; 1            ; 0              ; 1                                            ;
; state.TX_DATA  ; 1             ; 0            ; 0              ; 1                                            ;
+----------------+---------------+--------------+----------------+----------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|bus_bridge_master:master2_bridge|master_port:master|prev_state                                                                    ;
+------------------+------------------+-----------------+------------------+----------------+------------------+------------------+-----------------+-----------------+
; Name             ; prev_state.SPLIT ; prev_state.WAIT ; prev_state.SADDR ; prev_state.REQ ; prev_state.WDATA ; prev_state.RDATA ; prev_state.ADDR ; prev_state.IDLE ;
+------------------+------------------+-----------------+------------------+----------------+------------------+------------------+-----------------+-----------------+
; prev_state.IDLE  ; 0                ; 0               ; 0                ; 0              ; 0                ; 0                ; 0               ; 0               ;
; prev_state.ADDR  ; 0                ; 0               ; 0                ; 0              ; 0                ; 0                ; 1               ; 1               ;
; prev_state.RDATA ; 0                ; 0               ; 0                ; 0              ; 0                ; 1                ; 0               ; 1               ;
; prev_state.WDATA ; 0                ; 0               ; 0                ; 0              ; 1                ; 0                ; 0               ; 1               ;
; prev_state.REQ   ; 0                ; 0               ; 0                ; 1              ; 0                ; 0                ; 0               ; 1               ;
; prev_state.SADDR ; 0                ; 0               ; 1                ; 0              ; 0                ; 0                ; 0               ; 1               ;
; prev_state.WAIT  ; 0                ; 1               ; 0                ; 0              ; 0                ; 0                ; 0               ; 1               ;
; prev_state.SPLIT ; 1                ; 0               ; 0                ; 0              ; 0                ; 0                ; 0               ; 1               ;
+------------------+------------------+-----------------+------------------+----------------+------------------+------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|bus_bridge_master:master2_bridge|master_port:master|state                            ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+
; Name        ; state.SPLIT ; state.WAIT ; state.SADDR ; state.REQ ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+
; state.IDLE  ; 0           ; 0          ; 0           ; 0         ; 0           ; 0           ; 0          ; 0          ;
; state.ADDR  ; 0           ; 0          ; 0           ; 0         ; 0           ; 0           ; 1          ; 1          ;
; state.RDATA ; 0           ; 0          ; 0           ; 0         ; 0           ; 1           ; 0          ; 1          ;
; state.WDATA ; 0           ; 0          ; 0           ; 0         ; 1           ; 0           ; 0          ; 1          ;
; state.REQ   ; 0           ; 0          ; 0           ; 1         ; 0           ; 0           ; 0          ; 1          ;
; state.SADDR ; 0           ; 0          ; 1           ; 0         ; 0           ; 0           ; 0          ; 1          ;
; state.WAIT  ; 0           ; 1          ; 0           ; 0         ; 0           ; 0           ; 0          ; 1          ;
; state.SPLIT ; 1           ; 0          ; 0           ; 0         ; 0           ; 0           ; 0          ; 1          ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|master_port:master1_port|prev_state                                                                                               ;
+------------------+------------------+-----------------+------------------+----------------+------------------+------------------+-----------------+-----------------+
; Name             ; prev_state.SPLIT ; prev_state.WAIT ; prev_state.SADDR ; prev_state.REQ ; prev_state.WDATA ; prev_state.RDATA ; prev_state.ADDR ; prev_state.IDLE ;
+------------------+------------------+-----------------+------------------+----------------+------------------+------------------+-----------------+-----------------+
; prev_state.IDLE  ; 0                ; 0               ; 0                ; 0              ; 0                ; 0                ; 0               ; 0               ;
; prev_state.ADDR  ; 0                ; 0               ; 0                ; 0              ; 0                ; 0                ; 1               ; 1               ;
; prev_state.RDATA ; 0                ; 0               ; 0                ; 0              ; 0                ; 1                ; 0               ; 1               ;
; prev_state.WDATA ; 0                ; 0               ; 0                ; 0              ; 1                ; 0                ; 0               ; 1               ;
; prev_state.REQ   ; 0                ; 0               ; 0                ; 1              ; 0                ; 0                ; 0               ; 1               ;
; prev_state.SADDR ; 0                ; 0               ; 1                ; 0              ; 0                ; 0                ; 0               ; 1               ;
; prev_state.WAIT  ; 0                ; 1               ; 0                ; 0              ; 0                ; 0                ; 0               ; 1               ;
; prev_state.SPLIT ; 1                ; 0               ; 0                ; 0              ; 0                ; 0                ; 0               ; 1               ;
+------------------+------------------+-----------------+------------------+----------------+------------------+------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_uart_bridge|master_port:master1_port|state                                                       ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+
; Name        ; state.SPLIT ; state.WAIT ; state.SADDR ; state.REQ ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+
; state.IDLE  ; 0           ; 0          ; 0           ; 0         ; 0           ; 0           ; 0          ; 0          ;
; state.ADDR  ; 0           ; 0          ; 0           ; 0         ; 0           ; 0           ; 1          ; 1          ;
; state.RDATA ; 0           ; 0          ; 0           ; 0         ; 0           ; 1           ; 0          ; 1          ;
; state.WDATA ; 0           ; 0          ; 0           ; 0         ; 1           ; 0           ; 0          ; 1          ;
; state.REQ   ; 0           ; 0          ; 0           ; 1         ; 0           ; 0           ; 0          ; 1          ;
; state.SADDR ; 0           ; 0          ; 1           ; 0         ; 0           ; 0           ; 0          ; 1          ;
; state.WAIT  ; 0           ; 1          ; 0           ; 0         ; 0           ; 0           ; 0          ; 1          ;
; state.SPLIT ; 1           ; 0          ; 0           ; 0         ; 0           ; 0           ; 0          ; 1          ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                       ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal                                                       ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; m1_dmode                                                                      ; Stuck at VCC due to stuck port data_in                                   ;
; m1_daddr[0..3,5..10,14,15]                                                    ; Stuck at GND due to stuck port data_in                                   ;
; bus_bridge_master:master2_bridge|dvalid                                       ; Merged with bus_bridge_master:master2_bridge|fifo_deq                    ;
; bus_bridge_master:master2_bridge|master_port:master|addr[13,15]               ; Merged with bus_bridge_master:master2_bridge|master_port:master|addr[11] ;
; master_port:master1_port|addr[2,6,8,10,14]                                    ; Merged with master_port:master1_port|addr[0]                             ;
; master_port:master1_port|addr[3,5,7,9,15]                                     ; Merged with master_port:master1_port|addr[1]                             ;
; bus_bridge_master:master2_bridge|master_port:master|addr[14]                  ; Merged with bus_bridge_master:master2_bridge|master_port:master|addr[11] ;
; master_port:master1_port|addr[1]                                              ; Merged with master_port:master1_port|addr[0]                             ;
; bus_bridge_slave:slave3_bridge|u_din[20]                                      ; Stuck at GND due to stuck port data_in                                   ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[20]  ; Stuck at GND due to stuck port data_in                                   ;
; bus_bridge_master:master2_bridge|master_port:master|addr[11]                  ; Stuck at GND due to stuck port data_in                                   ;
; master_port:master1_port|addr[0]                                              ; Stuck at GND due to stuck port data_in                                   ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|prev_state.IDLE               ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|prev_state.RDATA              ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|prev_state.WDATA              ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|prev_state.SPLIT              ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|prev_state.SREADY             ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|prev_state.WAIT               ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|prev_state.RVALID             ; Lost fanout                                                              ;
; slave:slave2_inst|slave_port:sp|prev_state.IDLE                               ; Lost fanout                                                              ;
; slave:slave2_inst|slave_port:sp|prev_state.RDATA                              ; Lost fanout                                                              ;
; slave:slave2_inst|slave_port:sp|prev_state.WDATA                              ; Lost fanout                                                              ;
; slave:slave2_inst|slave_port:sp|prev_state.SPLIT                              ; Lost fanout                                                              ;
; slave:slave2_inst|slave_port:sp|prev_state.SREADY                             ; Lost fanout                                                              ;
; slave:slave2_inst|slave_port:sp|prev_state.WAIT                               ; Lost fanout                                                              ;
; slave:slave2_inst|slave_port:sp|prev_state.RVALID                             ; Lost fanout                                                              ;
; slave:slave1_inst|slave_port:sp|prev_state.IDLE                               ; Lost fanout                                                              ;
; slave:slave1_inst|slave_port:sp|prev_state.RDATA                              ; Lost fanout                                                              ;
; slave:slave1_inst|slave_port:sp|prev_state.WDATA                              ; Lost fanout                                                              ;
; slave:slave1_inst|slave_port:sp|prev_state.SPLIT                              ; Lost fanout                                                              ;
; slave:slave1_inst|slave_port:sp|prev_state.SREADY                             ; Lost fanout                                                              ;
; slave:slave1_inst|slave_port:sp|prev_state.WAIT                               ; Lost fanout                                                              ;
; slave:slave1_inst|slave_port:sp|prev_state.RVALID                             ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|master_port:master|prev_state.IDLE           ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|master_port:master|prev_state.RDATA          ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|master_port:master|prev_state.WDATA          ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|master_port:master|prev_state.REQ            ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|master_port:master|prev_state.SADDR          ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|master_port:master|prev_state.WAIT           ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|master_port:master|prev_state.SPLIT          ; Lost fanout                                                              ;
; master_port:master1_port|prev_state.IDLE                                      ; Lost fanout                                                              ;
; master_port:master1_port|prev_state.RDATA                                     ; Lost fanout                                                              ;
; master_port:master1_port|prev_state.WDATA                                     ; Lost fanout                                                              ;
; master_port:master1_port|prev_state.REQ                                       ; Lost fanout                                                              ;
; master_port:master1_port|prev_state.SADDR                                     ; Lost fanout                                                              ;
; master_port:master1_port|prev_state.WAIT                                      ; Lost fanout                                                              ;
; master_port:master1_port|prev_state.SPLIT                                     ; Lost fanout                                                              ;
; demo_state~9                                                                  ; Lost fanout                                                              ;
; demo_state~10                                                                 ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|state~2                                        ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|state~3                                        ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state~8      ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state~9      ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state~7   ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state~8   ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|prev_state~2                  ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|prev_state~3                  ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|prev_state~4                  ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|state~2                       ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|state~3                       ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|state~4                       ; Lost fanout                                                              ;
; slave:slave2_inst|slave_port:sp|prev_state~2                                  ; Lost fanout                                                              ;
; slave:slave2_inst|slave_port:sp|prev_state~3                                  ; Lost fanout                                                              ;
; slave:slave2_inst|slave_port:sp|prev_state~4                                  ; Lost fanout                                                              ;
; slave:slave2_inst|slave_port:sp|state~2                                       ; Lost fanout                                                              ;
; slave:slave2_inst|slave_port:sp|state~3                                       ; Lost fanout                                                              ;
; slave:slave2_inst|slave_port:sp|state~4                                       ; Lost fanout                                                              ;
; slave:slave1_inst|slave_port:sp|prev_state~2                                  ; Lost fanout                                                              ;
; slave:slave1_inst|slave_port:sp|prev_state~3                                  ; Lost fanout                                                              ;
; slave:slave1_inst|slave_port:sp|prev_state~4                                  ; Lost fanout                                                              ;
; slave:slave1_inst|slave_port:sp|state~2                                       ; Lost fanout                                                              ;
; slave:slave1_inst|slave_port:sp|state~3                                       ; Lost fanout                                                              ;
; slave:slave1_inst|slave_port:sp|state~4                                       ; Lost fanout                                                              ;
; bus_m2_s3:bus_inst|addr_decoder:decoder|state~2                               ; Lost fanout                                                              ;
; bus_m2_s3:bus_inst|addr_decoder:decoder|state~3                               ; Lost fanout                                                              ;
; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state~4                                ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state~8    ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state~9    ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state~7 ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state~8 ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|master_port:master|prev_state~2              ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|master_port:master|prev_state~3              ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|master_port:master|prev_state~4              ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|master_port:master|state~2                   ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|master_port:master|state~3                   ; Lost fanout                                                              ;
; bus_bridge_master:master2_bridge|master_port:master|state~4                   ; Lost fanout                                                              ;
; master_port:master1_port|prev_state~2                                         ; Lost fanout                                                              ;
; master_port:master1_port|prev_state~3                                         ; Lost fanout                                                              ;
; master_port:master1_port|prev_state~4                                         ; Lost fanout                                                              ;
; master_port:master1_port|state~2                                              ; Lost fanout                                                              ;
; master_port:master1_port|state~3                                              ; Lost fanout                                                              ;
; master_port:master1_port|state~4                                              ; Lost fanout                                                              ;
; slave:slave2_inst|slave_port:sp|state.SPLIT                                   ; Merged with slave:slave1_inst|slave_port:sp|state.SPLIT                  ;
; slave:slave2_inst|slave_port:sp|state.WAIT                                    ; Merged with slave:slave1_inst|slave_port:sp|state.WAIT                   ;
; slave:slave2_inst|slave_port:sp|rcounter[3]                                   ; Merged with slave:slave1_inst|slave_port:sp|rcounter[3]                  ;
; slave:slave2_inst|slave_port:sp|rcounter[2]                                   ; Merged with slave:slave1_inst|slave_port:sp|rcounter[2]                  ;
; slave:slave2_inst|slave_port:sp|rcounter[1]                                   ; Merged with slave:slave1_inst|slave_port:sp|rcounter[1]                  ;
; slave:slave2_inst|slave_port:sp|rcounter[0]                                   ; Merged with slave:slave1_inst|slave_port:sp|rcounter[0]                  ;
; slave:slave1_inst|slave_port:sp|state.SPLIT                                   ; Stuck at GND due to stuck port data_in                                   ;
; slave:slave1_inst|slave_port:sp|state.WAIT                                    ; Stuck at GND due to stuck port data_in                                   ;
; slave:slave1_inst|slave_port:sp|rcounter[1..3]                                ; Stuck at GND due to stuck port data_in                                   ;
; slave:slave1_inst|slave_port:sp|rcounter[0]                                   ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|state.RVALID                  ; Stuck at GND due to stuck port data_in                                   ;
; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|rvalid             ; Lost fanout                                                              ;
; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|ren_prev           ; Lost fanout                                                              ;
; Total Number of Removed Registers = 127                                       ;                                                                          ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                        ;
+---------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; Register name                                           ; Reason for Removal        ; Registers Removed due to This Register                                       ;
+---------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; bus_bridge_slave:slave3_bridge|slave_port:slave|state~2 ; Lost Fanouts              ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|rvalid,           ;
;                                                         ;                           ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|ren_prev          ;
; m1_daddr[0]                                             ; Stuck at GND              ; master_port:master1_port|addr[0]                                             ;
;                                                         ; due to stuck port data_in ;                                                                              ;
; bus_bridge_slave:slave3_bridge|u_din[20]                ; Stuck at GND              ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[20] ;
;                                                         ; due to stuck port data_in ;                                                                              ;
+---------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 838   ;
; Number of registers using Synchronous Clear  ; 328   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 210   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 319   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                       ;
+--------------------------------------------------------------------------+---------+
; Inverted Register                                                        ; Fan out ;
+--------------------------------------------------------------------------+---------+
; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx ; 3       ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx   ; 2       ;
; key0_sync[1]                                                             ; 3       ;
; key0_sync[2]                                                             ; 2       ;
; key1_sync[2]                                                             ; 2       ;
; key1_sync[1]                                                             ; 3       ;
; key0_sync[0]                                                             ; 1       ;
; key1_sync[0]                                                             ; 1       ;
; Total number of inverted registers = 8                                   ;         ;
+--------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                  ;
+--------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                             ; Action           ; Reason              ;
+--------------------------------------------------------------------------------------------------+------------------+---------------------+
; Add1~1                                                                                           ; Modified         ; Timing optimization ;
; Selector25~0                                                                                     ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|always0~2                                       ; Deleted          ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|always0~2_OTERM133                              ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|always0~2_RTM0135                               ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|always0~2_RTM0135                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|always0~3                                       ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|always0~3_RTM0134                               ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~0_OTERM149                                ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~1_OTERM151                                ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~2_OTERM153                                ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~3_OTERM147                                ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~4_OTERM157                                ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~5_OTERM161                                ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~6_OTERM159                                ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~7_OTERM155                                ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~8_OTERM165                                ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~9_OTERM163                                ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~10_OTERM167                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~11_OTERM145                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~12_OTERM171                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~13_OTERM173                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~14_OTERM175                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~15_OTERM169                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~16_OTERM179                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~17_OTERM183                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~18_OTERM181                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~19_OTERM177                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~20_OTERM185                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~21_OTERM275                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~22_OTERM277                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~23_OTERM279                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~24_OTERM273                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~25_OTERM283                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~26_OTERM287                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~27_OTERM285                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~28_OTERM281                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~29_OTERM291                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~30_OTERM289                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~31_OTERM293                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~32_OTERM271                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~33_OTERM297                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~34_OTERM299                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~35_OTERM301                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~36_OTERM295                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~37_OTERM305                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~38_OTERM309                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~39_OTERM307                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~40_OTERM303                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~41_OTERM311                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~42_OTERM191                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~43_OTERM193                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~44_OTERM195                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~45_OTERM189                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~46_OTERM199                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~47_OTERM203                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~48_OTERM201                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~49_OTERM197                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~50_OTERM207                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~51_OTERM205                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~52_OTERM209                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~53_OTERM187                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~54_OTERM213                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~55_OTERM215                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~56_OTERM217                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~57_OTERM211                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~58_OTERM221                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~59_OTERM225                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~60_OTERM223                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~61_OTERM219                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~62_OTERM227                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~84_OTERM233                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~85_OTERM235                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~86_OTERM237                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~87_OTERM231                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~88_OTERM241                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~89_OTERM245                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~90_OTERM243                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~91_OTERM239                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~92_OTERM249                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~93_OTERM247                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~94_OTERM251                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~95_OTERM229                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~96_OTERM255                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~97_OTERM257                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~98_OTERM259                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~99_OTERM253                               ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~100_OTERM263                              ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~101_OTERM267                              ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~102_OTERM265                              ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~103_OTERM261                              ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~104_OTERM269                              ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~179                                       ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~179_RESYN634_BDD635                       ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~180                                       ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~180_RESYN636_BDD637                       ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~181                                       ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~181_RESYN638_BDD639                       ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~184                                       ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~184_RESYN640_BDD641                       ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]_NEW312_RTM0314                            ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[2]_OTERM313                                  ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|Add1~1                                       ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|Add2~1                                       ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|Add2~23                                      ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|Equal1~1                                     ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|Equal1~1_RESYN642_BDD643                     ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|Mux1~0                                       ; Deleted          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|Mux1~1                                       ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|Mux1~1_RESYN620_BDD621                       ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|Selector0~0                                  ; Deleted          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|Selector6~0                                  ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|Selector6~0_RESYN630_BDD631                  ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|Selector6~0_RESYN630_RESYN702_BDD703         ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|Selector6~0_RESYN632_BDD633                  ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|Selector15~0                                 ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[0]                                     ; Deleted          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[0]_OTERM99                             ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[0]_OTERM101                            ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[0]_OTERM103                            ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[1]                                     ; Deleted          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[1]_OTERM105                            ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[2]                                     ; Deleted          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[2]_OTERM107                            ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[3]                                     ; Deleted          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM91                             ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                             ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM95                             ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM97                             ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[4]                                     ; Deleted          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[4]_OTERM113                            ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[4]_OTERM115                            ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[5]                                     ; Deleted          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[5]_OTERM119                            ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[6]                                     ; Deleted          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[6]_OTERM117                            ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[7]                                     ; Deleted          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[7]_OTERM109                            ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|rdata[7]_OTERM111                            ; Retimed Register ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|state~13                                     ; Deleted          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|state~14                                     ; Deleted          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|state~15                                     ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|state~15_RESYN608_BDD609                     ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|state~15_RESYN610_BDD611                     ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|master_port:master|state~15_RESYN612_BDD613                     ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|Add0~1                        ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|Add1~1                        ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|Equal2~2                      ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|Equal2~2_RESYN656_BDD657      ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|Equal2~2_RESYN658_BDD659      ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|Equal2~2_RESYN660_BDD661      ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|Selector16~0                  ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]~0                   ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]~0_RESYN662_BDD663   ; Created          ; Timing optimization ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits~3                      ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|Add0~1                     ; Modified         ; Timing optimization ;
; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|Selector19~0               ; Modified         ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|Add0~0                                           ; Modified         ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|Add0~1                                           ; Modified         ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|Selector12~2                                     ; Modified         ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|Selector12~2_RESYN676_BDD677                     ; Created          ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|Selector12~2_RESYN678_BDD679                     ; Created          ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|Selector14~0                                     ; Modified         ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|Selector14~1                                     ; Modified         ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                                           ; Deleted          ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM1                                    ; Retimed Register ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM3                                    ; Retimed Register ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM5                                    ; Retimed Register ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM25                            ; Retimed Register ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM59                    ; Retimed Register ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM61                    ; Retimed Register ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM63_OTERM137           ; Retimed Register ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM63_OTERM139           ; Retimed Register ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM65                    ; Retimed Register ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM29_OTERM43                    ; Retimed Register ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM29_OTERM45                    ; Retimed Register ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM29_OTERM47_OTERM125           ; Retimed Register ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM29_OTERM47_OTERM127           ; Retimed Register ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM29_OTERM49                    ; Retimed Register ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|Add0~1                          ; Modified         ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|Selector16~0                    ; Modified         ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Add0~1                       ; Modified         ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Equal0~0                     ; Deleted          ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Equal0~1                     ; Deleted          ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Equal0~2                     ; Deleted          ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Equal0~3                     ; Modified         ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Equal0~3_RESYN592_BDD593     ; Created          ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Equal0~3_RESYN594_BDD595     ; Created          ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Equal0~3_RESYN596_BDD597     ; Created          ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Equal1~0                     ; Deleted          ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Equal1~1                     ; Modified         ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Equal1~1_RESYN668_BDD669     ; Created          ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Selector21~0                 ; Modified         ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Selector22~0                 ; Deleted          ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Selector22~1                 ; Modified         ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Selector22~1_RESYN670_BDD671 ; Created          ; Timing optimization ;
; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Selector22~1_RESYN672_BDD673 ; Created          ; Timing optimization ;
; bus_m2_s3:bus_inst|addr_decoder:decoder|dec3:mvalid_decoder|out1~0                               ; Modified         ; Timing optimization ;
; bus_m2_s3:bus_inst|addr_decoder:decoder|dec3:mvalid_decoder|out1~0_RESYN644_BDD645               ; Created          ; Timing optimization ;
; bus_m2_s3:bus_inst|arbiter:bus_arbiter|Selector0~0                                               ; Deleted          ; Timing optimization ;
; bus_m2_s3:bus_inst|arbiter:bus_arbiter|Selector0~1                                               ; Deleted          ; Timing optimization ;
; bus_m2_s3:bus_inst|arbiter:bus_arbiter|Selector0~2                                               ; Deleted          ; Timing optimization ;
; bus_m2_s3:bus_inst|arbiter:bus_arbiter|Selector0~3                                               ; Modified         ; Timing optimization ;
; bus_m2_s3:bus_inst|arbiter:bus_arbiter|Selector0~3_RESYN680_BDD681                               ; Created          ; Timing optimization ;
; bus_m2_s3:bus_inst|arbiter:bus_arbiter|Selector0~3_RESYN682_BDD683                               ; Created          ; Timing optimization ;
; bus_m2_s3:bus_inst|arbiter:bus_arbiter|Selector0~3_RESYN686_BDD687                               ; Created          ; Timing optimization ;
; bus_m2_s3:bus_inst|arbiter:bus_arbiter|Selector0~3_RESYN688_BDD689                               ; Created          ; Timing optimization ;
; bus_m2_s3:bus_inst|arbiter:bus_arbiter|Selector0~3_RESYN690_BDD691                               ; Created          ; Timing optimization ;
; bus_m2_s3:bus_inst|arbiter:bus_arbiter|Selector0~3_RESYN692_BDD693                               ; Created          ; Timing optimization ;
; bus_m2_s3:bus_inst|arbiter:bus_arbiter|always0~1                                                 ; Modified         ; Timing optimization ;
; bus_m2_s3:bus_inst|arbiter:bus_arbiter|always0~1_RESYN650_BDD651                                 ; Created          ; Timing optimization ;
; bus_m2_s3:bus_inst|mux3:rctrl_mux|Mux0~0                                                         ; Deleted          ; Timing optimization ;
; bus_m2_s3:bus_inst|mux3:rctrl_mux|Mux0~1                                                         ; Modified         ; Timing optimization ;
; bus_m2_s3:bus_inst|mux3:rctrl_mux|Mux0~1_RESYN600_BDD601                                         ; Created          ; Timing optimization ;
; master_port:master1_port|Add1~1                                                                  ; Modified         ; Timing optimization ;
; master_port:master1_port|Add2~1                                                                  ; Modified         ; Timing optimization ;
; master_port:master1_port|Add2~23                                                                 ; Modified         ; Timing optimization ;
; master_port:master1_port|Selector0~0                                                             ; Deleted          ; Timing optimization ;
; master_port:master1_port|Selector6~0                                                             ; Modified         ; Timing optimization ;
; master_port:master1_port|Selector6~0_RESYN626_BDD627                                             ; Created          ; Timing optimization ;
; master_port:master1_port|Selector6~0_RESYN626_RESYN700_BDD701                                    ; Created          ; Timing optimization ;
; master_port:master1_port|Selector6~0_RESYN628_BDD629                                             ; Created          ; Timing optimization ;
; master_port:master1_port|Selector13~1                                                            ; Deleted          ; Timing optimization ;
; master_port:master1_port|Selector13~2                                                            ; Modified         ; Timing optimization ;
; master_port:master1_port|Selector13~2_RESYN614_BDD615                                            ; Created          ; Timing optimization ;
; master_port:master1_port|Selector15~0                                                            ; Modified         ; Timing optimization ;
; master_port:master1_port|state~13                                                                ; Deleted          ; Timing optimization ;
; master_port:master1_port|state~14                                                                ; Deleted          ; Timing optimization ;
; master_port:master1_port|state~15                                                                ; Modified         ; Timing optimization ;
; master_port:master1_port|state~15_RESYN602_BDD603                                                ; Created          ; Timing optimization ;
; master_port:master1_port|state~15_RESYN604_BDD605                                                ; Created          ; Timing optimization ;
; master_port:master1_port|state~15_RESYN606_BDD607                                                ; Created          ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|Add0~1                                                           ; Modified         ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|Decoder0~0                                                       ; Modified         ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|Decoder0~0_RESYN666_BDD667                                       ; Created          ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|Decoder1~4                                                       ; Deleted          ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|Selector10~0                                                     ; Modified         ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|Selector10~0_RESYN646_BDD647                                     ; Created          ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|Selector10~1                                                     ; Modified         ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|Selector10~1_RESYN648_BDD649                                     ; Created          ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|Selector14~2                                                     ; Modified         ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata                                                           ; Deleted          ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata_OTERM9                                                    ; Retimed Register ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata_OTERM11                                                   ; Retimed Register ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata_OTERM13                                                   ; Retimed Register ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM31                                           ; Retimed Register ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM67                                   ; Retimed Register ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM69                                   ; Retimed Register ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM71                                   ; Retimed Register ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM73_OTERM129                          ; Retimed Register ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM73_OTERM131                          ; Retimed Register ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM51                                   ; Retimed Register ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM53                                   ; Retimed Register ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM55                                   ; Retimed Register ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM57_OTERM121                          ; Retimed Register ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM57_OTERM123                          ; Retimed Register ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|wdata~3                                                          ; Modified         ; Timing optimization ;
; slave:slave1_inst|slave_port:sp|wdata~3_RESYN622_BDD623                                          ; Created          ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|Add0~0                                                           ; Modified         ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|Add0~1                                                           ; Modified         ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|Decoder1~0                                                       ; Deleted          ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|Decoder1~1                                                       ; Modified         ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|Decoder1~1_RESYN694_BDD695                                       ; Created          ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|Decoder1~1_RESYN696_BDD697                                       ; Created          ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|Decoder1~1_RESYN698_BDD699                                       ; Created          ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|Selector10~0                                                     ; Modified         ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|Selector10~0_RESYN674_BDD675                                     ; Created          ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|Selector14~0                                                     ; Deleted          ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|Selector14~1                                                     ; Deleted          ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|Selector14~2                                                     ; Modified         ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|Selector14~2_RESYN616_BDD617                                     ; Created          ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|Selector14~2_RESYN618_BDD619                                     ; Created          ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|srdata                                                           ; Deleted          ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|srdata_OTERM17                                                   ; Retimed Register ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|srdata_OTERM19                                                   ; Retimed Register ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|srdata_OTERM21                                                   ; Retimed Register ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM37                                           ; Retimed Register ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM39_OTERM83                                   ; Retimed Register ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM39_OTERM85                                   ; Retimed Register ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM39_OTERM87                                   ; Retimed Register ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM39_OTERM89                                   ; Retimed Register ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM75                                   ; Retimed Register ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM77                                   ; Retimed Register ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM79                                   ; Retimed Register ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM81_OTERM141                          ; Retimed Register ; Timing optimization ;
; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM81_OTERM143                          ; Retimed Register ; Timing optimization ;
+--------------------------------------------------------------------------------------------------+------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                            ;
+------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
; Register Name                                                          ; Megafunction                                                            ; Type ;
+------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
; slave:slave1_inst|slave_memory_bram:sm|rdata[0..7]                     ; slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0                     ; RAM  ;
; slave:slave2_inst|slave_memory_bram:sm|rdata[0..7]                     ; slave:slave2_inst|slave_memory_bram:sm|memory_rtl_0                     ; RAM  ;
; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|rdata[0..7] ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|memory_rtl_0 ; RAM  ;
+------------------------------------------------------------------------+-------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[1]                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |demo_uart_bridge|slave:slave2_inst|slave_port:sp|smemaddr[10]                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |demo_uart_bridge|slave:slave1_inst|slave_port:sp|smemaddr[8]                                       ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |demo_uart_bridge|bus_bridge_master:master2_bridge|master_port:master|wdata[4]                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |demo_uart_bridge|master_port:master1_port|addr[11]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|u_din[0]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |demo_uart_bridge|bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |demo_uart_bridge|bus_bridge_master:master2_bridge|u_din[2]                                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |demo_uart_bridge|bus_bridge_master:master2_bridge|expect_rdata                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |demo_uart_bridge|bus_m2_s3:bus_inst|addr_decoder:decoder|split_slave_addr[3]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |demo_uart_bridge|bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[1]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |demo_uart_bridge|bus_bridge_master:master2_bridge|fifo:fifo_queue|wp[1]                            ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |demo_uart_bridge|bus_bridge_master:master2_bridge|fifo_din[14]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave|smemwdata[1]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |demo_uart_bridge|slave:slave1_inst|slave_port:sp|smemwdata[6]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |demo_uart_bridge|slave:slave2_inst|slave_port:sp|smemwdata[5]                                      ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[5]   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[6] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|latched_rdata[1]                                   ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |demo_uart_bridge|demo_counter[0]                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[4]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]   ;
; 6:1                ; 13 bits   ; 52 LEs        ; 13 LEs               ; 39 LEs                 ; Yes        ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]      ;
; 6:1                ; 13 bits   ; 52 LEs        ; 13 LEs               ; 39 LEs                 ; Yes        ; |demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]    ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]                        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |demo_uart_bridge|slave:slave2_inst|slave_port:sp|counter[5]                                        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |demo_uart_bridge|slave:slave1_inst|slave_port:sp|counter[7]                                        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |demo_uart_bridge|bus_bridge_master:master2_bridge|master_port:master|counter[3]                    ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |demo_uart_bridge|master_port:master1_port|counter[1]                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |demo_uart_bridge|bus_m2_s3:bus_inst|mux3:rdata_mux|Mux0                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Selector1     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|Selector1   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|Selector0        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|Selector3     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |demo_uart_bridge|bus_m2_s3:bus_inst|arbiter:bus_arbiter|split_owner                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|Selector3      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|Selector0   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_port:master1_port ;
+----------------------+-------+----------------------------------------+
; Parameter Name       ; Value ; Type                                   ;
+----------------------+-------+----------------------------------------+
; ADDR_WIDTH           ; 16    ; Signed Integer                         ;
; DATA_WIDTH           ; 8     ; Signed Integer                         ;
; SLAVE_MEM_ADDR_WIDTH ; 12    ; Signed Integer                         ;
+----------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge ;
+-----------------------+-------+-----------------------------------------------+
; Parameter Name        ; Value ; Type                                          ;
+-----------------------+-------+-----------------------------------------------+
; ADDR_WIDTH            ; 16    ; Signed Integer                                ;
; DATA_WIDTH            ; 8     ; Signed Integer                                ;
; SLAVE_MEM_ADDR_WIDTH  ; 12    ; Signed Integer                                ;
; BB_ADDR_WIDTH         ; 12    ; Signed Integer                                ;
; UART_CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                ;
; LOCAL_MEM_SIZE        ; 2048  ; Signed Integer                                ;
; LOCAL_MEM_ADDR_WIDTH  ; 11    ; Signed Integer                                ;
+-----------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge|master_port:master ;
+----------------------+-------+-------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                              ;
+----------------------+-------+-------------------------------------------------------------------+
; ADDR_WIDTH           ; 16    ; Signed Integer                                                    ;
; DATA_WIDTH           ; 8     ; Signed Integer                                                    ;
; SLAVE_MEM_ADDR_WIDTH ; 12    ; Signed Integer                                                    ;
+----------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge|fifo:fifo_queue ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DATA_WIDTH     ; 21    ; Signed Integer                                                       ;
; DEPTH          ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge|uart:uart_module ;
+------------------+-------+---------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                ;
+------------------+-------+---------------------------------------------------------------------+
; CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                                      ;
; TX_DATA_WIDTH    ; 8     ; Signed Integer                                                      ;
; RX_DATA_WIDTH    ; 21    ; Signed Integer                                                      ;
+------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                                                          ;
; DATA_WIDTH       ; 8     ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver ;
+------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------+
; CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                                                       ;
; DATA_WIDTH       ; 21    ; Signed Integer                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge|addr_convert:addr_convert_module ;
+--------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------+
; BB_ADDR_WIDTH      ; 12    ; Signed Integer                                                                    ;
; BUS_ADDR_WIDTH     ; 16    ; Signed Integer                                                                    ;
; BUS_MEM_ADDR_WIDTH ; 12    ; Signed Integer                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_master:master2_bridge|master_memory_bram:local_mem ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                                                    ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                    ;
; MEM_SIZE       ; 2048  ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_m2_s3:bus_inst ;
+-----------------------+-------+---------------------------------+
; Parameter Name        ; Value ; Type                            ;
+-----------------------+-------+---------------------------------+
; ADDR_WIDTH            ; 16    ; Signed Integer                  ;
; DATA_WIDTH            ; 8     ; Signed Integer                  ;
; SLAVE1_MEM_ADDR_WIDTH ; 11    ; Signed Integer                  ;
; SLAVE2_MEM_ADDR_WIDTH ; 12    ; Signed Integer                  ;
; SLAVE3_MEM_ADDR_WIDTH ; 12    ; Signed Integer                  ;
+-----------------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_m2_s3:bus_inst|addr_decoder:decoder ;
+-------------------+-------+----------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                     ;
+-------------------+-------+----------------------------------------------------------+
; ADDR_WIDTH        ; 16    ; Signed Integer                                           ;
; DEVICE_ADDR_WIDTH ; 4     ; Signed Integer                                           ;
+-------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_m2_s3:bus_inst|mux2:wdata_mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_m2_s3:bus_inst|mux2:mctrl_mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_m2_s3:bus_inst|mux3:rdata_mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_m2_s3:bus_inst|mux3:rctrl_mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave:slave1_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                        ;
; DATA_WIDTH     ; 8     ; Signed Integer                        ;
; SPLIT_EN       ; 0     ; Signed Integer                        ;
; MEM_SIZE       ; 2048  ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave:slave1_inst|slave_port:sp ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                      ;
; DATA_WIDTH     ; 8     ; Signed Integer                                      ;
; SPLIT_EN       ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave:slave1_inst|slave_memory_bram:sm ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                             ;
; DATA_WIDTH     ; 8     ; Signed Integer                                             ;
; MEM_SIZE       ; 2048  ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave:slave2_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; ADDR_WIDTH     ; 12    ; Signed Integer                        ;
; DATA_WIDTH     ; 8     ; Signed Integer                        ;
; SPLIT_EN       ; 0     ; Signed Integer                        ;
; MEM_SIZE       ; 4096  ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave:slave2_inst|slave_port:sp ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; ADDR_WIDTH     ; 12    ; Signed Integer                                      ;
; DATA_WIDTH     ; 8     ; Signed Integer                                      ;
; SPLIT_EN       ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave:slave2_inst|slave_memory_bram:sm ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; ADDR_WIDTH     ; 12    ; Signed Integer                                             ;
; DATA_WIDTH     ; 8     ; Signed Integer                                             ;
; MEM_SIZE       ; 4096  ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_slave:slave3_bridge ;
+-----------------------+-------+---------------------------------------------+
; Parameter Name        ; Value ; Type                                        ;
+-----------------------+-------+---------------------------------------------+
; DATA_WIDTH            ; 8     ; Signed Integer                              ;
; ADDR_WIDTH            ; 12    ; Signed Integer                              ;
; UART_CLOCKS_PER_PULSE ; 5208  ; Signed Integer                              ;
; LOCAL_MEM_SIZE        ; 2048  ; Signed Integer                              ;
; BRIDGE_ENABLE         ; 1     ; Signed Integer                              ;
+-----------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_slave:slave3_bridge|slave_port:slave ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; ADDR_WIDTH     ; 12    ; Signed Integer                                                      ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                      ;
; SPLIT_EN       ; 1     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                 ;
; MEM_SIZE       ; 2048  ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_slave:slave3_bridge|uart:uart_module ;
+------------------+-------+-------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                              ;
+------------------+-------+-------------------------------------------------------------------+
; CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                                    ;
; TX_DATA_WIDTH    ; 21    ; Signed Integer                                                    ;
; RX_DATA_WIDTH    ; 8     ; Signed Integer                                                    ;
+------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter ;
+------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------+
; CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                                                        ;
; DATA_WIDTH       ; 21    ; Signed Integer                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver ;
+------------------+-------+------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------+
; CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                                                     ;
; DATA_WIDTH       ; 8     ; Signed Integer                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                     ; Type           ;
+------------------------------------+-----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                         ; Untyped        ;
; WIDTHAD_A                          ; 11                                                        ; Untyped        ;
; NUMWORDS_A                         ; 2048                                                      ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped        ;
; WIDTH_B                            ; 8                                                         ; Untyped        ;
; WIDTHAD_B                          ; 11                                                        ; Untyped        ;
; NUMWORDS_B                         ; 2048                                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped        ;
; INIT_FILE                          ; db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_kck1                                           ; Untyped        ;
+------------------------------------+-----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                     ; Type           ;
+------------------------------------+-----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                         ; Untyped        ;
; WIDTHAD_A                          ; 12                                                        ; Untyped        ;
; NUMWORDS_A                         ; 4096                                                      ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped        ;
; WIDTH_B                            ; 8                                                         ; Untyped        ;
; WIDTHAD_B                          ; 12                                                        ; Untyped        ;
; NUMWORDS_B                         ; 4096                                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped        ;
; INIT_FILE                          ; db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_jbk1                                           ; Untyped        ;
+------------------------------------+-----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                               ;
+------------------------------------+-----------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                            ;
; WIDTH_A                            ; 8                                                         ; Untyped                            ;
; WIDTHAD_A                          ; 11                                                        ; Untyped                            ;
; NUMWORDS_A                         ; 2048                                                      ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                            ;
; WIDTH_B                            ; 8                                                         ; Untyped                            ;
; WIDTHAD_B                          ; 11                                                        ; Untyped                            ;
; NUMWORDS_B                         ; 2048                                                      ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                    ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                            ;
; INIT_FILE                          ; db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                              ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_kck1                                           ; Untyped                            ;
+------------------------------------+-----------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                  ;
; Entity Instance                           ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "slave:slave2_inst"            ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; ssplit      ; Output ; Info     ; Explicitly unconnected ;
; split_grant ; Input  ; Info     ; Stuck at GND           ;
+-------------+--------+----------+------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "slave:slave1_inst"            ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; ssplit      ; Output ; Info     ; Explicitly unconnected ;
; split_grant ; Input  ; Info     ; Stuck at GND           ;
+-------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_bridge_master:master2_bridge|uart:uart_module"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; tx_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_bridge_master:master2_bridge"                                                                                                                   ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; lmem_wen    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; lmem_ren    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; lmem_addr   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; lmem_wdata  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; lmem_rdata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lmem_rvalid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master_port:master1_port"                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; drdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 19                          ;
; cycloneiii_ff         ; 838                         ;
;     CLR               ; 111                         ;
;     ENA               ; 192                         ;
;     ENA CLR           ; 93                          ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA SCLR          ; 28                          ;
;     SCLR              ; 294                         ;
;     plain             ; 114                         ;
; cycloneiii_lcell_comb ; 1381                        ;
;     arith             ; 130                         ;
;         2 data inputs ; 129                         ;
;         3 data inputs ; 1                           ;
;     normal            ; 1251                        ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 232                         ;
;         3 data inputs ; 282                         ;
;         4 data inputs ; 717                         ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Dec  2 17:31:38 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ads_bus_system -c ads_bus_system
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/uart.v
    Info (12023): Found entity 1: uart File: /home/prabathbk/Serial-System-Bus/rtl/core/uart.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/master_memory_bram.v
    Info (12023): Found entity 1: master_memory_bram File: /home/prabathbk/Serial-System-Bus/rtl/core/master_memory_bram.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/master.v
    Info (12023): Found entity 1: master File: /home/prabathbk/Serial-System-Bus/rtl/core/master.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/fifo.v
    Info (12023): Found entity 1: fifo File: /home/prabathbk/Serial-System-Bus/rtl/core/fifo.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v
    Info (12023): Found entity 1: bus_bridge_slave File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v
    Info (12023): Found entity 1: bus_bridge_master File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/addr_convert.v
    Info (12023): Found entity 1: addr_convert File: /home/prabathbk/Serial-System-Bus/rtl/core/addr_convert.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v
    Info (12023): Found entity 1: demo_uart_bridge File: /home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v
    Info (12023): Found entity 1: ads_bus_top File: /home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v
    Info (12023): Found entity 1: bus_m2_s3 File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v
    Info (12023): Found entity 1: master_port File: /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v
    Info (12023): Found entity 1: slave_port File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave.v
    Info (12023): Found entity 1: slave File: /home/prabathbk/Serial-System-Bus/rtl/core/slave.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v
    Info (12023): Found entity 1: slave_memory_bram File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v
    Info (12023): Found entity 1: arbiter File: /home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v
    Info (12023): Found entity 1: addr_decoder File: /home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/mux2.v
    Info (12023): Found entity 1: mux2 File: /home/prabathbk/Serial-System-Bus/rtl/core/mux2.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/mux3.v
    Info (12023): Found entity 1: mux3 File: /home/prabathbk/Serial-System-Bus/rtl/core/mux3.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/dec3.v
    Info (12023): Found entity 1: dec3 File: /home/prabathbk/Serial-System-Bus/rtl/core/dec3.v Line: 15
Info (12127): Elaborating entity "demo_uart_bridge" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at demo_uart_bridge.v(198): object "captured_external_mode" assigned a value but never read File: /home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v Line: 198
Warning (10036): Verilog HDL or VHDL warning at demo_uart_bridge.v(199): object "captured_ext_slave_sel" assigned a value but never read File: /home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v Line: 199
Info (12128): Elaborating entity "master_port" for hierarchy "master_port:master1_port" File: /home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v Line: 343
Warning (10230): Verilog HDL assignment warning at master_port.v(175): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v Line: 175
Warning (10230): Verilog HDL assignment warning at master_port.v(181): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v Line: 181
Warning (10230): Verilog HDL assignment warning at master_port.v(190): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v Line: 190
Warning (10230): Verilog HDL assignment warning at master_port.v(205): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v Line: 205
Warning (10230): Verilog HDL assignment warning at master_port.v(231): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v Line: 231
Info (12128): Elaborating entity "bus_bridge_master" for hierarchy "bus_bridge_master:master2_bridge" File: /home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v Line: 370
Info (12128): Elaborating entity "fifo" for hierarchy "bus_bridge_master:master2_bridge|fifo:fifo_queue" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v Line: 171
Warning (10230): Verilog HDL assignment warning at fifo.v(32): truncated value with size 32 to match size of target (3) File: /home/prabathbk/Serial-System-Bus/rtl/core/fifo.v Line: 32
Warning (10230): Verilog HDL assignment warning at fifo.v(36): truncated value with size 32 to match size of target (3) File: /home/prabathbk/Serial-System-Bus/rtl/core/fifo.v Line: 36
Info (12128): Elaborating entity "uart" for hierarchy "bus_bridge_master:master2_bridge|uart:uart_module" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v Line: 190
Info (12128): Elaborating entity "uart_tx" for hierarchy "bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter" File: /home/prabathbk/Serial-System-Bus/rtl/core/uart.v Line: 31
Warning (10230): Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 53
Warning (10230): Verilog HDL assignment warning at uart_tx.v(62): truncated value with size 32 to match size of target (3) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 62
Warning (10230): Verilog HDL assignment warning at uart_tx.v(67): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 67
Warning (10230): Verilog HDL assignment warning at uart_tx.v(76): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 76
Info (12128): Elaborating entity "uart_rx" for hierarchy "bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver" File: /home/prabathbk/Serial-System-Bus/rtl/core/uart.v Line: 42
Warning (10230): Verilog HDL assignment warning at uart_rx.v(55): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 55
Warning (10230): Verilog HDL assignment warning at uart_rx.v(64): truncated value with size 32 to match size of target (5) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 64
Warning (10230): Verilog HDL assignment warning at uart_rx.v(65): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 65
Warning (10230): Verilog HDL assignment warning at uart_rx.v(73): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 73
Info (12128): Elaborating entity "addr_convert" for hierarchy "bus_bridge_master:master2_bridge|addr_convert:addr_convert_module" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v Line: 202
Info (12128): Elaborating entity "master_memory_bram" for hierarchy "bus_bridge_master:master2_bridge|master_memory_bram:local_mem" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v Line: 220
Info (12128): Elaborating entity "bus_m2_s3" for hierarchy "bus_m2_s3:bus_inst" File: /home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v Line: 427
Info (12128): Elaborating entity "arbiter" for hierarchy "bus_m2_s3:bus_inst|arbiter:bus_arbiter" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v Line: 153
Info (10264): Verilog HDL Case Statement information at arbiter.v(130): all case item expressions in this case statement are onehot File: /home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v Line: 130
Info (12128): Elaborating entity "addr_decoder" for hierarchy "bus_m2_s3:bus_inst|addr_decoder:decoder" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v Line: 186
Warning (10230): Verilog HDL assignment warning at addr_decoder.v(141): truncated value with size 32 to match size of target (4) File: /home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v Line: 141
Info (12128): Elaborating entity "dec3" for hierarchy "bus_m2_s3:bus_inst|addr_decoder:decoder|dec3:mvalid_decoder" File: /home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v Line: 78
Info (12128): Elaborating entity "mux2" for hierarchy "bus_m2_s3:bus_inst|mux2:wdata_mux" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v Line: 198
Info (12128): Elaborating entity "mux2" for hierarchy "bus_m2_s3:bus_inst|mux2:mctrl_mux" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v Line: 206
Info (12128): Elaborating entity "mux3" for hierarchy "bus_m2_s3:bus_inst|mux3:rdata_mux" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v Line: 219
Info (12128): Elaborating entity "slave" for hierarchy "slave:slave1_inst" File: /home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v Line: 448
Info (12128): Elaborating entity "slave_port" for hierarchy "slave:slave1_inst|slave_port:sp" File: /home/prabathbk/Serial-System-Bus/rtl/core/slave.v Line: 74
Warning (10230): Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 147
Warning (10230): Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 164
Warning (10230): Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 194
Warning (10230): Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 236
Warning (10230): Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 260
Info (12128): Elaborating entity "slave_memory_bram" for hierarchy "slave:slave1_inst|slave_memory_bram:sm" File: /home/prabathbk/Serial-System-Bus/rtl/core/slave.v Line: 95
Info (12128): Elaborating entity "slave" for hierarchy "slave:slave2_inst" File: /home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v Line: 469
Info (12128): Elaborating entity "slave_port" for hierarchy "slave:slave2_inst|slave_port:sp" File: /home/prabathbk/Serial-System-Bus/rtl/core/slave.v Line: 74
Warning (10230): Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 147
Warning (10230): Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 164
Warning (10230): Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 194
Warning (10230): Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 236
Warning (10230): Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 260
Info (12128): Elaborating entity "slave_memory_bram" for hierarchy "slave:slave2_inst|slave_memory_bram:sm" File: /home/prabathbk/Serial-System-Bus/rtl/core/slave.v Line: 95
Info (12128): Elaborating entity "bus_bridge_slave" for hierarchy "bus_bridge_slave:slave3_bridge" File: /home/prabathbk/Serial-System-Bus/rtl/demo_uart_bridge.v Line: 493
Warning (10036): Verilog HDL or VHDL warning at bus_bridge_slave.v(306): object "bridge_rvalid" assigned a value but never read File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v Line: 306
Warning (10230): Verilog HDL assignment warning at bus_bridge_slave.v(117): truncated value with size 32 to match size of target (1) File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v Line: 117
Info (12128): Elaborating entity "slave_port" for hierarchy "bus_bridge_slave:slave3_bridge|slave_port:slave" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v Line: 149
Warning (10230): Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 147
Warning (10230): Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 164
Warning (10230): Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 194
Warning (10230): Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 236
Warning (10230): Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 260
Info (12128): Elaborating entity "uart" for hierarchy "bus_bridge_slave:slave3_bridge|uart:uart_module" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v Line: 186
Info (12128): Elaborating entity "uart_tx" for hierarchy "bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter" File: /home/prabathbk/Serial-System-Bus/rtl/core/uart.v Line: 31
Warning (10230): Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 53
Warning (10230): Verilog HDL assignment warning at uart_tx.v(62): truncated value with size 32 to match size of target (5) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 62
Warning (10230): Verilog HDL assignment warning at uart_tx.v(67): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 67
Warning (10230): Verilog HDL assignment warning at uart_tx.v(76): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 76
Info (12128): Elaborating entity "uart_rx" for hierarchy "bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver" File: /home/prabathbk/Serial-System-Bus/rtl/core/uart.v Line: 42
Warning (10230): Verilog HDL assignment warning at uart_rx.v(55): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 55
Warning (10230): Verilog HDL assignment warning at uart_rx.v(64): truncated value with size 32 to match size of target (3) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 64
Warning (10230): Verilog HDL assignment warning at uart_rx.v(65): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 65
Warning (10230): Verilog HDL assignment warning at uart_rx.v(73): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 73
Warning (276027): Inferred dual-clock RAM node "slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "slave:slave2_inst|slave_memory_bram:sm|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "bus_bridge_master:master2_bridge|fifo:fifo_queue|queue" is uninferred due to inappropriate RAM size File: /home/prabathbk/Serial-System-Bus/rtl/core/fifo.v Line: 14
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "slave:slave1_inst|slave_memory_bram:sm|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "slave:slave2_inst|slave_memory_bram:sm|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif
Info (12130): Elaborated megafunction instantiation "slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kck1.tdf
    Info (12023): Found entity 1: altsyncram_kck1 File: /home/prabathbk/Serial-System-Bus/quartus/db/altsyncram_kck1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jbk1.tdf
    Info (12023): Found entity 1: altsyncram_jbk1 File: /home/prabathbk/Serial-System-Bus/quartus/db/altsyncram_jbk1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (13000): Registers with preset signals will power-up high File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 12
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 83 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: '../constraints/ads_bus_system.sdc'
Warning (332174): Ignored filter at ads_bus_system.sdc(12): FPGA_CLK1_50 could not be matched with a port File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 12
Warning (332049): Ignored create_clock at ads_bus_system.sdc(12): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 12
    Info (332050): create_clock -name {FPGA_CLK1_50} -period 20.000 -waveform { 0.000 10.000 } [get_ports {FPGA_CLK1_50}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 12
Warning (332174): Ignored filter at ads_bus_system.sdc(23): FPGA_CLK1_50 could not be matched with a clock File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 23
Warning (332049): Ignored set_clock_latency at ads_bus_system.sdc(23): Positional argument <targets> with value [get_clocks {FPGA_CLK1_50}] contains zero elements File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 23
    Info (332050): set_clock_latency -source -early 0.100 [get_clocks {FPGA_CLK1_50}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 23
Warning (332049): Ignored set_clock_latency at ads_bus_system.sdc(24): Positional argument <targets> with value [get_clocks {FPGA_CLK1_50}] contains zero elements File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 24
    Info (332050): set_clock_latency -source -late 0.200 [get_clocks {FPGA_CLK1_50}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 24
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at ads_bus_system.sdc(37): GPIO_M1_* could not be matched with a port File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(37): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -min 1.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(37): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(38): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -max 3.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(38): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
Warning (332174): Ignored filter at ads_bus_system.sdc(39): GPIO_M2_* could not be matched with a port File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(39): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -min 1.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(39): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(40): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -max 3.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(40): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
Warning (332174): Ignored filter at ads_bus_system.sdc(43): KEY0 could not be matched with a port File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 43
Warning (332049): Ignored set_false_path at ads_bus_system.sdc(43): Argument <from> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 43
    Info (332050): set_false_path -from [get_ports {KEY0}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 43
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(49): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 49
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -min 0.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 49
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(49): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 49
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(50): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 50
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -max 2.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 50
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(50): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 50
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(51): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 51
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -min 0.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 51
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(51): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 51
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(52): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 52
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -max 2.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 52
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(52): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 52
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(55): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 55
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -min 0.000 [get_ports {LED[*]}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 55
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(56): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 56
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -max 5.000 [get_ports {LED[*]}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 56
Info (332144): No user constrained base clocks found in the design
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000     CLOCK_50
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1851 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 2 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file /home/prabathbk/Serial-System-Bus/quartus/ads_bus_system.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1614 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 1571 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 529 megabytes
    Info: Processing ended: Tue Dec  2 17:31:47 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/prabathbk/Serial-System-Bus/quartus/ads_bus_system.map.smsg.


