

================================================================
== Vivado HLS Report for 'circ_buff_read_128'
================================================================
* Date:           Sat Apr  3 20:06:15 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        estream_read
* Solution:       circ_buff_read_128
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.916|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  98331|    1|  98331|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        |        Loop Name       | min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- gmem_read             |    0|  32775|        10|          1|          1| 0 ~ 32767 |    yes   |
        |- fifo_write_decompose  |    0|  65535|         3|          1|          1| 0 ~ 65534 |    yes   |
        +------------------------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    575|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        8|      -|     701|    907|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    361|    -|
|Register         |        0|      -|     873|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       12|      0|    1574|   1907|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |               Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |circ_buff_read_128_control_s_axi_U    |circ_buff_read_128_control_s_axi    |        0|      0|   88|  120|
    |circ_buff_read_128_gmem_read_m_axi_U  |circ_buff_read_128_gmem_read_m_axi  |        8|      0|  613|  787|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                 |                                    |        8|      0|  701|  907|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |           Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |data_V_U  |circ_buff_read_128_data_V  |        4|  0|   0|   512|  128|     1|        65536|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                           |        4|  0|   0|   512|  128|     1|        65536|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |h_1_fu_377_p2                         |     +    |      0|  0|  22|          15|           1|
    |h_s_fu_451_p2                         |     +    |      0|  0|  22|           1|          15|
    |indvar_flatten_next_fu_431_p2         |     +    |      0|  0|  24|          17|           1|
    |input_V2_sum3_fu_504_p2               |     +    |      0|  0|  36|          29|          10|
    |input_V2_sum4_fu_387_p2               |     +    |      0|  0|  36|          29|          29|
    |input_V2_sum_fu_288_p2                |     +    |      0|  0|  36|          29|          10|
    |tmp_13_fu_359_p2                      |     +    |      0|  0|  16|           9|           9|
    |tmp_7_fu_392_p2                       |     +    |      0|  0|  16|           9|           1|
    |tmp_8_fu_321_p2                       |     +    |      0|  0|  23|          10|          16|
    |word_V_fu_476_p2                      |     +    |      0|  0|   9|           1|           2|
    |bytes_read_fu_335_p2                  |     -    |      0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage0_iter8     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state25_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_613                      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op146_writeresp_state33  |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_1_load_A                 |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_1_load_B                 |    and   |      0|  0|   2|           1|           1|
    |cond_fu_470_p2                        |   icmp   |      0|  0|   8|           2|           1|
    |exitcond_flatten_fu_426_p2            |   icmp   |      0|  0|  20|          17|          17|
    |stream_out_V_1_state_cmp_full         |   icmp   |      0|  0|   8|           2|           1|
    |tmp_10_fu_341_p2                      |   icmp   |      0|  0|  13|          16|           1|
    |tmp_17_fu_437_p2                      |   icmp   |      0|  0|   9|           2|           3|
    |tmp_1_fu_310_p2                       |   icmp   |      0|  0|  50|         128|         128|
    |tmp_2_fu_314_p2                       |   icmp   |      0|  0|  50|         128|         128|
    |tmp_5_fu_372_p2                       |   icmp   |      0|  0|  13|          16|          16|
    |tmp_fu_274_p2                         |   icmp   |      0|  0|  11|           8|           1|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state33                      |    or    |      0|  0|   2|           1|           1|
    |bytes_read2_v_fu_330_p3               |  select  |      0|  0|  16|           1|          16|
    |t_V_1_mid2_fu_443_p3                  |  select  |      0|  0|   2|           1|           1|
    |temp_V_mid2_v_fu_457_p3               |  select  |      0|  0|  15|           1|          15|
    |tmp_12_fu_351_p3                      |  select  |      0|  0|   9|           1|           9|
    |tmp_20_fu_496_p3                      |  select  |      0|  0|  56|           1|          64|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 575|         507|         529|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  109|         23|    1|         23|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2           |    9|          2|    1|          2|
    |ap_phi_mux_h1_phi_fu_242_p4       |    9|          2|   15|         30|
    |ap_phi_mux_h_phi_fu_219_p4        |    9|          2|   15|         30|
    |ap_phi_mux_t_V_phi_fu_209_p4      |    9|          2|    9|         18|
    |ap_sig_ioackin_gmem_read_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_read_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_read_WREADY   |    9|          2|    1|          2|
    |data_V_address0                   |   15|          3|    9|         27|
    |gmem_read_ARADDR                  |   15|          3|   32|         96|
    |gmem_read_blk_n_AR                |    9|          2|    1|          2|
    |gmem_read_blk_n_AW                |    9|          2|    1|          2|
    |gmem_read_blk_n_B                 |    9|          2|    1|          2|
    |gmem_read_blk_n_R                 |    9|          2|    1|          2|
    |gmem_read_blk_n_W                 |    9|          2|    1|          2|
    |h1_reg_238                        |    9|          2|   15|         30|
    |h_reg_215                         |    9|          2|   15|         30|
    |indvar_flatten_reg_227            |    9|          2|   17|         34|
    |stream_out_V_1_data_out           |    9|          2|   64|        128|
    |stream_out_V_1_state              |   15|          3|    2|          6|
    |stream_out_V_TDATA_blk_n          |    9|          2|    1|          2|
    |stream_tail_V                     |    9|          2|    9|         18|
    |t_V_1_reg_249                     |    9|          2|    2|          4|
    |t_V_reg_206                       |    9|          2|    9|         18|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  361|         78|  227|        518|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                               |   22|   0|   22|          0|
    |ap_enable_reg_pp0_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_read_ARREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_read_AWREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_read_WREADY         |    1|   0|    1|          0|
    |bytes_read_reg_579                      |   16|   0|   16|          0|
    |cond_reg_644                            |    1|   0|    1|          0|
    |exitcond_flatten_reg_625                |    1|   0|    1|          0|
    |exitcond_flatten_reg_625_pp1_iter1_reg  |    1|   0|    1|          0|
    |extLd_reg_536                           |    9|   0|  128|        119|
    |gmem_read_addr_1_rea_reg_615            |  128|   0|  128|          0|
    |h1_reg_238                              |   15|   0|   15|          0|
    |h_1_reg_594                             |   15|   0|   15|          0|
    |h_reg_215                               |   15|   0|   15|          0|
    |indvar_flatten_reg_227                  |   17|   0|   17|          0|
    |input_V2_sum3_reg_659                   |   29|   0|   29|          0|
    |input_V2_sum4_reg_599                   |   29|   0|   29|          0|
    |input_V2_sum_reg_542                    |   29|   0|   29|          0|
    |stream_head_V_reg_553                   |  128|   0|  128|          0|
    |stream_out_V_1_payload_A                |   64|   0|   64|          0|
    |stream_out_V_1_payload_B                |   64|   0|   64|          0|
    |stream_out_V_1_sel_rd                   |    1|   0|    1|          0|
    |stream_out_V_1_sel_wr                   |    1|   0|    1|          0|
    |stream_out_V_1_state                    |    2|   0|    2|          0|
    |stream_tail_V                           |    9|   0|    9|          0|
    |stream_tail_V_load_reg_529              |    9|   0|    9|          0|
    |t_V_1_reg_249                           |    2|   0|    2|          0|
    |t_V_reg_206                             |    9|   0|    9|          0|
    |temp_V_mid2_v_reg_634                   |   15|   0|   15|          0|
    |tmp_10_cast_reg_519                     |   28|   0|   29|          1|
    |tmp_15_reg_585                          |    9|   0|  128|        119|
    |tmp_16_reg_620                          |   16|   0|   17|          1|
    |tmp_1_reg_560                           |    1|   0|    1|          0|
    |tmp_2_reg_564                           |    1|   0|    1|          0|
    |tmp_5_reg_590                           |    1|   0|    1|          0|
    |tmp_6_reg_569                           |   16|   0|   16|          0|
    |tmp_7_reg_604                           |    9|   0|    9|          0|
    |tmp_8_reg_574                           |   16|   0|   16|          0|
    |tmp_reg_525                             |    1|   0|    1|          0|
    |h_reg_215                               |   64|  32|   15|          0|
    |tmp_5_reg_590                           |   64|  32|    1|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   |  873|  64| 1001|        240|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_control_AWVALID     |  in |    1|    s_axi   |       control      |    pointer   |
|s_axi_control_AWREADY     | out |    1|    s_axi   |       control      |    pointer   |
|s_axi_control_AWADDR      |  in |    5|    s_axi   |       control      |    pointer   |
|s_axi_control_WVALID      |  in |    1|    s_axi   |       control      |    pointer   |
|s_axi_control_WREADY      | out |    1|    s_axi   |       control      |    pointer   |
|s_axi_control_WDATA       |  in |   32|    s_axi   |       control      |    pointer   |
|s_axi_control_WSTRB       |  in |    4|    s_axi   |       control      |    pointer   |
|s_axi_control_ARVALID     |  in |    1|    s_axi   |       control      |    pointer   |
|s_axi_control_ARREADY     | out |    1|    s_axi   |       control      |    pointer   |
|s_axi_control_ARADDR      |  in |    5|    s_axi   |       control      |    pointer   |
|s_axi_control_RVALID      | out |    1|    s_axi   |       control      |    pointer   |
|s_axi_control_RREADY      |  in |    1|    s_axi   |       control      |    pointer   |
|s_axi_control_RDATA       | out |   32|    s_axi   |       control      |    pointer   |
|s_axi_control_RRESP       | out |    2|    s_axi   |       control      |    pointer   |
|s_axi_control_BVALID      | out |    1|    s_axi   |       control      |    pointer   |
|s_axi_control_BREADY      |  in |    1|    s_axi   |       control      |    pointer   |
|s_axi_control_BRESP       | out |    2|    s_axi   |       control      |    pointer   |
|ap_clk                    |  in |    1| ap_ctrl_hs | circ_buff_read_128 | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs | circ_buff_read_128 | return value |
|interrupt                 | out |    1| ap_ctrl_hs | circ_buff_read_128 | return value |
|m_axi_gmem_read_AWVALID   | out |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_AWREADY   |  in |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_AWADDR    | out |   32|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_AWID      | out |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_AWLEN     | out |    8|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_AWSIZE    | out |    3|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_AWBURST   | out |    2|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_AWLOCK    | out |    2|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_AWCACHE   | out |    4|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_AWPROT    | out |    3|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_AWQOS     | out |    4|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_AWREGION  | out |    4|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_AWUSER    | out |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_WVALID    | out |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_WREADY    |  in |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_WDATA     | out |  128|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_WSTRB     | out |   16|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_WLAST     | out |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_WID       | out |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_WUSER     | out |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_ARVALID   | out |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_ARREADY   |  in |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_ARADDR    | out |   32|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_ARID      | out |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_ARLEN     | out |    8|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_ARSIZE    | out |    3|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_ARBURST   | out |    2|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_ARLOCK    | out |    2|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_ARCACHE   | out |    4|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_ARPROT    | out |    3|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_ARQOS     | out |    4|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_ARREGION  | out |    4|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_ARUSER    | out |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_RVALID    |  in |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_RREADY    | out |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_RDATA     |  in |  128|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_RLAST     |  in |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_RID       |  in |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_RUSER     |  in |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_RRESP     |  in |    2|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_BVALID    |  in |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_BREADY    | out |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_BRESP     |  in |    2|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_BID       |  in |    1|    m_axi   |      gmem_read     |    pointer   |
|m_axi_gmem_read_BUSER     |  in |    1|    m_axi   |      gmem_read     |    pointer   |
|stream_out_V_TDATA        | out |   64|    axis    |    stream_out_V    |    pointer   |
|stream_out_V_TVALID       | out |    1|    axis    |    stream_out_V    |    pointer   |
|stream_out_V_TREADY       |  in |    1|    axis    |    stream_out_V    |    pointer   |
+--------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 2
  Pipeline-0 : II = 1, D = 10, States = { 12 13 14 15 16 17 18 19 20 21 }
  Pipeline-1 : II = 1, D = 3, States = { 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	33  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!tmp_1)
	33  / (tmp_1)
11 --> 
	12  / true
12 --> 
	22  / (!tmp_5)
	13  / (tmp_5)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	12  / true
22 --> 
	23  / true
23 --> 
	26  / (exitcond_flatten)
	24  / (!exitcond_flatten)
24 --> 
	25  / true
25 --> 
	23  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%input_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_V)"   --->   Operation 34 'read' 'input_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %input_V_read, i32 4, i32 31)"   --->   Operation 35 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i28 %tmp_3 to i29"   --->   Operation 36 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %gmem_read), !map !107"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_out_V), !map !113"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %reset), !map !117"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @circ_buff_read_128_s) nounwind"   --->   Operation 40 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.35ns)   --->   "%data_V = alloca [512 x i128], align 8" [estream_read/c_src/circ_buff_read_128.cpp:37]   --->   Operation 41 'alloca' 'data_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %gmem_read, [6 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [10 x i8]* @p_str213, [6 x i8]* @p_str314, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [estream_read/c_src/circ_buff_read_128.cpp:21]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_V, [10 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [8 x i8]* @p_str516, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [estream_read/c_src/circ_buff_read_128.cpp:23]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %reset, [10 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [8 x i8]* @p_str516, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [estream_read/c_src/circ_buff_read_128.cpp:24]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [8 x i8]* @p_str516, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [estream_read/c_src/circ_buff_read_128.cpp:25]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream_out_V, [5 x i8]* @p_str617, i32 1, i32 1, [5 x i8]* @p_str718, i32 0, i32 0, [11 x i8]* @p_str819, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [estream_read/c_src/circ_buff_read_128.cpp:27]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%reset_read = call i8 @_ssdm_op_Read.s_axilite.volatile.i8P(i8* %reset)" [estream_read/c_src/circ_buff_read_128.cpp:42]   --->   Operation 47 'read' 'reset_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (0.85ns)   --->   "%tmp = icmp eq i8 %reset_read, 1" [estream_read/c_src/circ_buff_read_128.cpp:42]   --->   Operation 48 'icmp' 'tmp' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%stream_tail_V_load = load i9* @stream_tail_V, align 2"   --->   Operation 49 'load' 'stream_tail_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%extLd = zext i9 %stream_tail_V_load to i128"   --->   Operation 50 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %1" [estream_read/c_src/circ_buff_read_128.cpp:42]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.15ns)   --->   "%input_V2_sum = add i29 %tmp_10_cast, 513" [estream_read/c_src/circ_buff_read_128.cpp:51]   --->   Operation 52 'add' 'input_V2_sum' <Predicate = (!tmp)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.75ns)   --->   "store i9 0, i9* @stream_tail_V, align 2" [estream_read/c_src/circ_buff_read_128.cpp:44]   --->   Operation 53 'store' <Predicate = (tmp)> <Delay = 0.75>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "br label %6" [estream_read/c_src/circ_buff_read_128.cpp:45]   --->   Operation 54 'br' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%input_V2_sum_cast = zext i29 %input_V2_sum to i64" [estream_read/c_src/circ_buff_read_128.cpp:51]   --->   Operation 55 'zext' 'input_V2_sum_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_read_addr = getelementptr i128* %gmem_read, i64 %input_V2_sum_cast" [estream_read/c_src/circ_buff_read_128.cpp:51]   --->   Operation 56 'getelementptr' 'gmem_read_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [7/7] (2.91ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:51]   --->   Operation 57 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 58 [6/7] (2.91ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:51]   --->   Operation 58 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 59 [5/7] (2.91ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:51]   --->   Operation 59 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 60 [4/7] (2.91ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:51]   --->   Operation 60 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 61 [3/7] (2.91ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:51]   --->   Operation 61 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 62 [2/7] (2.91ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:51]   --->   Operation 62 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.91>
ST_8 : Operation 63 [1/7] (2.91ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:51]   --->   Operation 63 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.91>
ST_9 : Operation 64 [1/1] (2.91ns)   --->   "%stream_head_V = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %gmem_read_addr)" [estream_read/c_src/circ_buff_read_128.cpp:51]   --->   Operation 64 'read' 'stream_head_V' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 1.79>
ST_10 : Operation 65 [1/1] (1.46ns)   --->   "%tmp_1 = icmp eq i128 %extLd, %stream_head_V" [estream_read/c_src/circ_buff_read_128.cpp:53]   --->   Operation 65 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.loopexit, label %_ifconv" [estream_read/c_src/circ_buff_read_128.cpp:53]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (1.46ns)   --->   "%tmp_2 = icmp ugt i128 %stream_head_V, %extLd" [estream_read/c_src/circ_buff_read_128.cpp:65]   --->   Operation 67 'icmp' 'tmp_2' <Predicate = (!tmp_1)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i128 %stream_head_V to i16" [estream_read/c_src/circ_buff_read_128.cpp:67]   --->   Operation 68 'trunc' 'tmp_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (1.01ns)   --->   "%tmp_8 = add i16 512, %tmp_6" [estream_read/c_src/circ_buff_read_128.cpp:74]   --->   Operation 69 'add' 'tmp_8' <Predicate = (!tmp_1)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.80>
ST_11 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node bytes_read)   --->   "%tmp_4 = zext i9 %stream_tail_V_load to i16" [estream_read/c_src/circ_buff_read_128.cpp:67]   --->   Operation 70 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node bytes_read)   --->   "%bytes_read2_v = select i1 %tmp_2, i16 %tmp_6, i16 %tmp_8" [estream_read/c_src/circ_buff_read_128.cpp:74]   --->   Operation 71 'select' 'bytes_read2_v' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (1.01ns) (out node of the LUT)   --->   "%bytes_read = sub i16 %bytes_read2_v, %tmp_4" [estream_read/c_src/circ_buff_read_128.cpp:74]   --->   Operation 72 'sub' 'bytes_read' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.86ns)   --->   "%tmp_10 = icmp sgt i16 %bytes_read, 0" [estream_read/c_src/circ_buff_read_128.cpp:74]   --->   Operation 73 'icmp' 'tmp_10' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_11 = trunc i16 %bytes_read to i9" [estream_read/c_src/circ_buff_read_128.cpp:74]   --->   Operation 74 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_12 = select i1 %tmp_10, i9 %tmp_11, i9 0" [estream_read/c_src/circ_buff_read_128.cpp:74]   --->   Operation 75 'select' 'tmp_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.92ns) (out node of the LUT)   --->   "%tmp_13 = add i9 %tmp_12, %stream_tail_V_load" [estream_read/c_src/circ_buff_read_128.cpp:78]   --->   Operation 76 'add' 'tmp_13' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_15 = zext i9 %tmp_13 to i128" [estream_read/c_src/circ_buff_read_128.cpp:78]   --->   Operation 77 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.75ns)   --->   "br label %2" [estream_read/c_src/circ_buff_read_128.cpp:78]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.75>

State 12 <SV = 11> <Delay = 1.67>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ %stream_tail_V_load, %_ifconv ], [ %tmp_7, %3 ]" [estream_read/c_src/circ_buff_read_128.cpp:84]   --->   Operation 79 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%h = phi i15 [ 0, %_ifconv ], [ %h_1, %3 ]"   --->   Operation 80 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%h_cast = zext i15 %h to i16" [estream_read/c_src/circ_buff_read_128.cpp:78]   --->   Operation 81 'zext' 'h_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.86ns)   --->   "%tmp_5 = icmp slt i16 %h_cast, %bytes_read" [estream_read/c_src/circ_buff_read_128.cpp:78]   --->   Operation 82 'icmp' 'tmp_5' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (1.00ns)   --->   "%h_1 = add i15 %h, 1" [estream_read/c_src/circ_buff_read_128.cpp:78]   --->   Operation 84 'add' 'h_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %3, label %.preheader.preheader" [estream_read/c_src/circ_buff_read_128.cpp:78]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i9 %t_V to i29" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 86 'zext' 'tmp_6_cast' <Predicate = (tmp_5)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (1.15ns)   --->   "%input_V2_sum4 = add i29 %tmp_6_cast, %tmp_10_cast" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 87 'add' 'input_V2_sum4' <Predicate = (tmp_5)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (0.92ns)   --->   "%tmp_7 = add i9 %t_V, 1" [estream_read/c_src/circ_buff_read_128.cpp:84]   --->   Operation 88 'add' 'tmp_7' <Predicate = (tmp_5)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.75ns)   --->   "store i9 %tmp_7, i9* @stream_tail_V, align 2" [estream_read/c_src/circ_buff_read_128.cpp:85]   --->   Operation 89 'store' <Predicate = (tmp_5)> <Delay = 0.75>

State 13 <SV = 12> <Delay = 2.91>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%input_V2_sum4_cast = zext i29 %input_V2_sum4 to i64" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 90 'zext' 'input_V2_sum4_cast' <Predicate = (tmp_5)> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%gmem_read_addr_1 = getelementptr i128* %gmem_read, i64 %input_V2_sum4_cast" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 91 'getelementptr' 'gmem_read_addr_1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_13 : Operation 92 [7/7] (2.91ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 92 'readreq' 'gmem_read_load_req' <Predicate = (tmp_5)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.91>
ST_14 : Operation 93 [6/7] (2.91ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 93 'readreq' 'gmem_read_load_req' <Predicate = (tmp_5)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.91>
ST_15 : Operation 94 [5/7] (2.91ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 94 'readreq' 'gmem_read_load_req' <Predicate = (tmp_5)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.91>
ST_16 : Operation 95 [4/7] (2.91ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 95 'readreq' 'gmem_read_load_req' <Predicate = (tmp_5)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.91>
ST_17 : Operation 96 [3/7] (2.91ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 96 'readreq' 'gmem_read_load_req' <Predicate = (tmp_5)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.91>
ST_18 : Operation 97 [2/7] (2.91ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 97 'readreq' 'gmem_read_load_req' <Predicate = (tmp_5)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.91>
ST_19 : Operation 98 [1/7] (2.91ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 98 'readreq' 'gmem_read_load_req' <Predicate = (tmp_5)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.91>
ST_20 : Operation 99 [1/1] (2.91ns)   --->   "%gmem_read_addr_1_rea = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %gmem_read_addr_1)" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 99 'read' 'gmem_read_addr_1_rea' <Predicate = (tmp_5)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 1.35>
ST_21 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str213) nounwind" [estream_read/c_src/circ_buff_read_128.cpp:79]   --->   Operation 100 'specloopname' <Predicate = (tmp_5)> <Delay = 0.00>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str213)" [estream_read/c_src/circ_buff_read_128.cpp:79]   --->   Operation 101 'specregionbegin' 'tmp_s' <Predicate = (tmp_5)> <Delay = 0.00>
ST_21 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [estream_read/c_src/circ_buff_read_128.cpp:80]   --->   Operation 102 'specpipeline' <Predicate = (tmp_5)> <Delay = 0.00>
ST_21 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_9 = zext i15 %h to i64" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 103 'zext' 'tmp_9' <Predicate = (tmp_5)> <Delay = 0.00>
ST_21 : Operation 104 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [512 x i128]* %data_V, i64 0, i64 %tmp_9" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 104 'getelementptr' 'data_V_addr' <Predicate = (tmp_5)> <Delay = 0.00>
ST_21 : Operation 105 [1/1] (1.35ns)   --->   "store i128 %gmem_read_addr_1_rea, i128* %data_V_addr, align 16" [estream_read/c_src/circ_buff_read_128.cpp:82]   --->   Operation 105 'store' <Predicate = (tmp_5)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_21 : Operation 106 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str213, i32 %tmp_s)" [estream_read/c_src/circ_buff_read_128.cpp:86]   --->   Operation 106 'specregionend' 'empty_7' <Predicate = (tmp_5)> <Delay = 0.00>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "br label %2" [estream_read/c_src/circ_buff_read_128.cpp:78]   --->   Operation 107 'br' <Predicate = (tmp_5)> <Delay = 0.00>

State 22 <SV = 12> <Delay = 0.75>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_16 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %bytes_read, i1 false)" [estream_read/c_src/circ_buff_read_128.cpp:74]   --->   Operation 108 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.75ns)   --->   "br label %4" [estream_read/c_src/circ_buff_read_128.cpp:88]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.75>

State 23 <SV = 13> <Delay = 2.83>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %.preheader.preheader ], [ %indvar_flatten_next, %.preheader ]"   --->   Operation 110 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%h1 = phi i15 [ 0, %.preheader.preheader ], [ %temp_V_mid2_v, %.preheader ]" [estream_read/c_src/circ_buff_read_128.cpp:90]   --->   Operation 111 'phi' 'h1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%t_V_1 = phi i2 [ 0, %.preheader.preheader ], [ %word_V, %.preheader ]"   --->   Operation 112 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (0.88ns)   --->   "%exitcond_flatten = icmp eq i17 %indvar_flatten, %tmp_16" [estream_read/c_src/circ_buff_read_128.cpp:74]   --->   Operation 113 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 114 [1/1] (1.02ns)   --->   "%indvar_flatten_next = add i17 %indvar_flatten, 1"   --->   Operation 114 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %5, label %.preheader" [estream_read/c_src/circ_buff_read_128.cpp:74]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 116 [1/1] (0.51ns)   --->   "%tmp_17 = icmp eq i2 %t_V_1, -2" [estream_read/c_src/circ_buff_read_128.cpp:91]   --->   Operation 116 'icmp' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 117 [1/1] (0.26ns)   --->   "%t_V_1_mid2 = select i1 %tmp_17, i2 0, i2 %t_V_1" [estream_read/c_src/circ_buff_read_128.cpp:91]   --->   Operation 117 'select' 't_V_1_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 118 [1/1] (1.00ns)   --->   "%h_s = add i15 1, %h1" [estream_read/c_src/circ_buff_read_128.cpp:88]   --->   Operation 118 'add' 'h_s' <Predicate = (!exitcond_flatten)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 119 [1/1] (0.48ns)   --->   "%temp_V_mid2_v = select i1 %tmp_17, i15 %h_s, i15 %h1" [estream_read/c_src/circ_buff_read_128.cpp:90]   --->   Operation 119 'select' 'temp_V_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%temp_V_mid2 = zext i15 %temp_V_mid2_v to i64" [estream_read/c_src/circ_buff_read_128.cpp:90]   --->   Operation 120 'zext' 'temp_V_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 121 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr [512 x i128]* %data_V, i64 0, i64 %temp_V_mid2" [estream_read/c_src/circ_buff_read_128.cpp:90]   --->   Operation 121 'getelementptr' 'data_V_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 122 [2/2] (1.35ns)   --->   "%data_V_load = load i128* %data_V_addr_1, align 8" [estream_read/c_src/circ_buff_read_128.cpp:90]   --->   Operation 122 'load' 'data_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_23 : Operation 123 [1/1] (0.51ns)   --->   "%cond = icmp eq i2 %t_V_1_mid2, 0" [estream_read/c_src/circ_buff_read_128.cpp:94]   --->   Operation 123 'icmp' 'cond' <Predicate = (!exitcond_flatten)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 124 [1/1] (0.62ns)   --->   "%word_V = add i2 1, %t_V_1_mid2" [estream_read/c_src/circ_buff_read_128.cpp:91]   --->   Operation 124 'add' 'word_V' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 14> <Delay = 1.85>
ST_24 : Operation 125 [1/2] (1.35ns)   --->   "%data_V_load = load i128* %data_V_addr_1, align 8" [estream_read/c_src/circ_buff_read_128.cpp:90]   --->   Operation 125 'load' 'data_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i128 %data_V_load to i64" [estream_read/c_src/circ_buff_read_128.cpp:90]   --->   Operation 126 'trunc' 'tmp_18' <Predicate = (!exitcond_flatten & cond)> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %data_V_load, i32 32, i32 95)" [estream_read/c_src/circ_buff_read_128.cpp:90]   --->   Operation 127 'partselect' 'tmp_19' <Predicate = (!exitcond_flatten & !cond)> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (0.49ns)   --->   "%tmp_20 = select i1 %cond, i64 %tmp_18, i64 %tmp_19" [estream_read/c_src/circ_buff_read_128.cpp:94]   --->   Operation 128 'select' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 129 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %stream_out_V, i64 %tmp_20)" [estream_read/c_src/circ_buff_read_128.cpp:95]   --->   Operation 129 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 25 <SV = 15> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @fifo_write_decompose)"   --->   Operation 130 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1021) nounwind" [estream_read/c_src/circ_buff_read_128.cpp:92]   --->   Operation 131 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1021)" [estream_read/c_src/circ_buff_read_128.cpp:92]   --->   Operation 132 'specregionbegin' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [estream_read/c_src/circ_buff_read_128.cpp:93]   --->   Operation 133 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 134 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %stream_out_V, i64 %tmp_20)" [estream_read/c_src/circ_buff_read_128.cpp:95]   --->   Operation 134 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1021, i32 %tmp_14)" [estream_read/c_src/circ_buff_read_128.cpp:96]   --->   Operation 135 'specregionend' 'empty_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 136 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 26 <SV = 14> <Delay = 1.15>
ST_26 : Operation 137 [1/1] (1.15ns)   --->   "%input_V2_sum3 = add i29 %tmp_10_cast, 512" [estream_read/c_src/circ_buff_read_128.cpp:101]   --->   Operation 137 'add' 'input_V2_sum3' <Predicate = true> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 2.91>
ST_27 : Operation 138 [1/1] (0.00ns)   --->   "%input_V2_sum3_cast = zext i29 %input_V2_sum3 to i64" [estream_read/c_src/circ_buff_read_128.cpp:101]   --->   Operation 138 'zext' 'input_V2_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 139 [1/1] (0.00ns)   --->   "%gmem_read_addr_2 = getelementptr i128* %gmem_read, i64 %input_V2_sum3_cast" [estream_read/c_src/circ_buff_read_128.cpp:101]   --->   Operation 139 'getelementptr' 'gmem_read_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 140 [1/1] (2.91ns)   --->   "%gmem_read_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %gmem_read_addr_2, i32 1)" [estream_read/c_src/circ_buff_read_128.cpp:101]   --->   Operation 140 'writereq' 'gmem_read_addr_2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 16> <Delay = 2.91>
ST_28 : Operation 141 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i128P(i128* %gmem_read_addr_2, i128 %tmp_15, i16 -1)" [estream_read/c_src/circ_buff_read_128.cpp:101]   --->   Operation 141 'write' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 17> <Delay = 2.91>
ST_29 : Operation 142 [5/5] (2.91ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [estream_read/c_src/circ_buff_read_128.cpp:101]   --->   Operation 142 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 18> <Delay = 2.91>
ST_30 : Operation 143 [4/5] (2.91ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [estream_read/c_src/circ_buff_read_128.cpp:101]   --->   Operation 143 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 19> <Delay = 2.91>
ST_31 : Operation 144 [3/5] (2.91ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [estream_read/c_src/circ_buff_read_128.cpp:101]   --->   Operation 144 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 20> <Delay = 2.91>
ST_32 : Operation 145 [2/5] (2.91ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [estream_read/c_src/circ_buff_read_128.cpp:101]   --->   Operation 145 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 21> <Delay = 2.91>
ST_33 : Operation 146 [1/5] (2.91ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [estream_read/c_src/circ_buff_read_128.cpp:101]   --->   Operation 146 'writeresp' 'gmem_read_addr_2_res' <Predicate = (!tmp & !tmp_1)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 147 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 147 'br' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_33 : Operation 148 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 148 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 149 [1/1] (0.00ns)   --->   "ret void" [estream_read/c_src/circ_buff_read_128.cpp:104]   --->   Operation 149 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_read]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_tail_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_V_read         (read             ) [ 0000000000000000000000000000000000]
tmp_3                (partselect       ) [ 0000000000000000000000000000000000]
tmp_10_cast          (zext             ) [ 0011111111111111111111111110000000]
StgValue_37          (specbitsmap      ) [ 0000000000000000000000000000000000]
StgValue_38          (specbitsmap      ) [ 0000000000000000000000000000000000]
StgValue_39          (specbitsmap      ) [ 0000000000000000000000000000000000]
StgValue_40          (spectopmodule    ) [ 0000000000000000000000000000000000]
data_V               (alloca           ) [ 0011111111111111111111111100000000]
StgValue_42          (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_43          (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_44          (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_45          (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_46          (specinterface    ) [ 0000000000000000000000000000000000]
reset_read           (read             ) [ 0000000000000000000000000000000000]
tmp                  (icmp             ) [ 0111111111111111111111111111111111]
stream_tail_V_load   (load             ) [ 0011111111111111111111000000000000]
extLd                (zext             ) [ 0011111111100000000000000000000000]
StgValue_51          (br               ) [ 0000000000000000000000000000000000]
input_V2_sum         (add              ) [ 0010000000000000000000000000000000]
StgValue_53          (store            ) [ 0000000000000000000000000000000000]
StgValue_54          (br               ) [ 0000000000000000000000000000000000]
input_V2_sum_cast    (zext             ) [ 0000000000000000000000000000000000]
gmem_read_addr       (getelementptr    ) [ 0001111111000000000000000000000000]
stream_head_V_req    (readreq          ) [ 0000000000000000000000000000000000]
stream_head_V        (read             ) [ 0000000000100000000000000000000000]
tmp_1                (icmp             ) [ 0000000000111111111111111111111111]
StgValue_66          (br               ) [ 0000000000000000000000000000000000]
tmp_2                (icmp             ) [ 0000000000010000000000000000000000]
tmp_6                (trunc            ) [ 0000000000010000000000000000000000]
tmp_8                (add              ) [ 0000000000010000000000000000000000]
tmp_4                (zext             ) [ 0000000000000000000000000000000000]
bytes_read2_v        (select           ) [ 0000000000000000000000000000000000]
bytes_read           (sub              ) [ 0000000000001111111111100000000000]
tmp_10               (icmp             ) [ 0000000000000000000000000000000000]
tmp_11               (trunc            ) [ 0000000000000000000000000000000000]
tmp_12               (select           ) [ 0000000000000000000000000000000000]
tmp_13               (add              ) [ 0000000000000000000000000000000000]
tmp_15               (zext             ) [ 0000000000001111111111111111100000]
StgValue_78          (br               ) [ 0000000000011111111111000000000000]
t_V                  (phi              ) [ 0000000000001000000000000000000000]
h                    (phi              ) [ 0000000000001111111111000000000000]
h_cast               (zext             ) [ 0000000000000000000000000000000000]
tmp_5                (icmp             ) [ 0000000000001111111111000000000000]
empty                (speclooptripcount) [ 0000000000000000000000000000000000]
h_1                  (add              ) [ 0000000000011111111111000000000000]
StgValue_85          (br               ) [ 0000000000000000000000000000000000]
tmp_6_cast           (zext             ) [ 0000000000000000000000000000000000]
input_V2_sum4        (add              ) [ 0000000000001100000000000000000000]
tmp_7                (add              ) [ 0000000000011111111111000000000000]
StgValue_89          (store            ) [ 0000000000000000000000000000000000]
input_V2_sum4_cast   (zext             ) [ 0000000000000000000000000000000000]
gmem_read_addr_1     (getelementptr    ) [ 0000000000001011111110000000000000]
gmem_read_load_req   (readreq          ) [ 0000000000000000000000000000000000]
gmem_read_addr_1_rea (read             ) [ 0000000000001000000001000000000000]
StgValue_100         (specloopname     ) [ 0000000000000000000000000000000000]
tmp_s                (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_102         (specpipeline     ) [ 0000000000000000000000000000000000]
tmp_9                (zext             ) [ 0000000000000000000000000000000000]
data_V_addr          (getelementptr    ) [ 0000000000000000000000000000000000]
StgValue_105         (store            ) [ 0000000000000000000000000000000000]
empty_7              (specregionend    ) [ 0000000000000000000000000000000000]
StgValue_107         (br               ) [ 0000000000011111111111000000000000]
tmp_16               (bitconcatenate   ) [ 0000000000000000000000011100000000]
StgValue_109         (br               ) [ 0000000000000000000000111100000000]
indvar_flatten       (phi              ) [ 0000000000000000000000010000000000]
h1                   (phi              ) [ 0000000000000000000000010000000000]
t_V_1                (phi              ) [ 0000000000000000000000010000000000]
exitcond_flatten     (icmp             ) [ 0000000000000000000000011100000000]
indvar_flatten_next  (add              ) [ 0000000000000000000000111100000000]
StgValue_115         (br               ) [ 0000000000000000000000000000000000]
tmp_17               (icmp             ) [ 0000000000000000000000000000000000]
t_V_1_mid2           (select           ) [ 0000000000000000000000000000000000]
h_s                  (add              ) [ 0000000000000000000000000000000000]
temp_V_mid2_v        (select           ) [ 0000000000000000000000111100000000]
temp_V_mid2          (zext             ) [ 0000000000000000000000000000000000]
data_V_addr_1        (getelementptr    ) [ 0000000000000000000000011000000000]
cond                 (icmp             ) [ 0000000000000000000000011000000000]
word_V               (add              ) [ 0000000000000000000000111100000000]
data_V_load          (load             ) [ 0000000000000000000000000000000000]
tmp_18               (trunc            ) [ 0000000000000000000000000000000000]
tmp_19               (partselect       ) [ 0000000000000000000000000000000000]
tmp_20               (select           ) [ 0000000000000000000000010100000000]
StgValue_130         (specloopname     ) [ 0000000000000000000000000000000000]
StgValue_131         (specloopname     ) [ 0000000000000000000000000000000000]
tmp_14               (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_133         (specpipeline     ) [ 0000000000000000000000000000000000]
StgValue_134         (write            ) [ 0000000000000000000000000000000000]
empty_8              (specregionend    ) [ 0000000000000000000000000000000000]
StgValue_136         (br               ) [ 0000000000000000000000111100000000]
input_V2_sum3        (add              ) [ 0000000000000000000000000001000000]
input_V2_sum3_cast   (zext             ) [ 0000000000000000000000000000000000]
gmem_read_addr_2     (getelementptr    ) [ 0000000000000000000000000000111111]
gmem_read_addr_2_req (writereq         ) [ 0000000000000000000000000000000000]
StgValue_141         (write            ) [ 0000000000000000000000000000000000]
gmem_read_addr_2_res (writeresp        ) [ 0000000000000000000000000000000000]
StgValue_147         (br               ) [ 0000000000000000000000000000000000]
StgValue_148         (br               ) [ 0000000000000000000000000000000000]
StgValue_149         (ret              ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_tail_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_tail_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="circ_buff_read_128_s"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str415"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str516"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str617"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str718"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str819"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_write_decompose"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1021"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="data_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_V_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="reset_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_readreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="128" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="stream_head_V_req/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="stream_head_V_read_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="128" slack="0"/>
<pin id="149" dir="0" index="1" bw="128" slack="7"/>
<pin id="150" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_head_V/9 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_readreq_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="128" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_read_load_req/13 "/>
</bind>
</comp>

<comp id="159" class="1004" name="gmem_read_addr_1_rea_read_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="128" slack="0"/>
<pin id="161" dir="0" index="1" bw="128" slack="7"/>
<pin id="162" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_read_addr_1_rea/20 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="64" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_129/24 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_writeresp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="128" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_read_addr_2_req/27 gmem_read_addr_2_res/29 "/>
</bind>
</comp>

<comp id="178" class="1004" name="StgValue_141_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="128" slack="1"/>
<pin id="181" dir="0" index="2" bw="9" slack="6"/>
<pin id="182" dir="0" index="3" bw="1" slack="0"/>
<pin id="183" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_141/28 "/>
</bind>
</comp>

<comp id="187" class="1004" name="data_V_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="15" slack="0"/>
<pin id="191" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/21 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="128" slack="1"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_105/21 data_V_load/23 "/>
</bind>
</comp>

<comp id="199" class="1004" name="data_V_addr_1_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="15" slack="0"/>
<pin id="203" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_1/23 "/>
</bind>
</comp>

<comp id="206" class="1005" name="t_V_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="208" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="t_V_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="11"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="9" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/12 "/>
</bind>
</comp>

<comp id="215" class="1005" name="h_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="15" slack="1"/>
<pin id="217" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="h_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="15" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/12 "/>
</bind>
</comp>

<comp id="227" class="1005" name="indvar_flatten_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="17" slack="1"/>
<pin id="229" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="indvar_flatten_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="17" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/23 "/>
</bind>
</comp>

<comp id="238" class="1005" name="h1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="15" slack="1"/>
<pin id="240" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h1 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="h1_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="15" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h1/23 "/>
</bind>
</comp>

<comp id="249" class="1005" name="t_V_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="1"/>
<pin id="251" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="t_V_1_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="2" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/23 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="28" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="0" index="3" bw="6" slack="0"/>
<pin id="265" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_10_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="28" slack="0"/>
<pin id="272" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="stream_tail_V_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stream_tail_V_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="extLd_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="1" index="1" bw="128" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="input_V2_sum_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="28" slack="0"/>
<pin id="290" dir="0" index="1" bw="11" slack="0"/>
<pin id="291" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="StgValue_53_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="9" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="input_V2_sum_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="29" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_V2_sum_cast/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="gmem_read_addr_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_read_addr/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="128" slack="9"/>
<pin id="312" dir="0" index="1" bw="128" slack="1"/>
<pin id="313" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="128" slack="1"/>
<pin id="316" dir="0" index="1" bw="128" slack="9"/>
<pin id="317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_6_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="128" slack="1"/>
<pin id="320" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_8_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="0"/>
<pin id="324" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_4_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="10"/>
<pin id="329" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="330" class="1004" name="bytes_read2_v_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="16" slack="1"/>
<pin id="333" dir="0" index="2" bw="16" slack="1"/>
<pin id="334" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bytes_read2_v/11 "/>
</bind>
</comp>

<comp id="335" class="1004" name="bytes_read_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="0" index="1" bw="9" slack="0"/>
<pin id="338" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bytes_read/11 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_10_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_11_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_12_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="9" slack="0"/>
<pin id="354" dir="0" index="2" bw="9" slack="0"/>
<pin id="355" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_13_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="9" slack="10"/>
<pin id="362" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_15_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="1" index="1" bw="128" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="368" class="1004" name="h_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast/12 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_5_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="1"/>
<pin id="375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="377" class="1004" name="h_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="15" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/12 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_6_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/12 "/>
</bind>
</comp>

<comp id="387" class="1004" name="input_V2_sum4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="0" index="1" bw="28" slack="11"/>
<pin id="390" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum4/12 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_7_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="398" class="1004" name="StgValue_89_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="0" index="1" bw="9" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/12 "/>
</bind>
</comp>

<comp id="404" class="1004" name="input_V2_sum4_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="29" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_V2_sum4_cast/13 "/>
</bind>
</comp>

<comp id="407" class="1004" name="gmem_read_addr_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_read_addr_1/13 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_9_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="15" slack="9"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/21 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_16_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="17" slack="0"/>
<pin id="421" dir="0" index="1" bw="16" slack="2"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/22 "/>
</bind>
</comp>

<comp id="426" class="1004" name="exitcond_flatten_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="17" slack="0"/>
<pin id="428" dir="0" index="1" bw="17" slack="1"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/23 "/>
</bind>
</comp>

<comp id="431" class="1004" name="indvar_flatten_next_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="17" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/23 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_17_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="0" index="1" bw="2" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/23 "/>
</bind>
</comp>

<comp id="443" class="1004" name="t_V_1_mid2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="2" slack="0"/>
<pin id="446" dir="0" index="2" bw="2" slack="0"/>
<pin id="447" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_1_mid2/23 "/>
</bind>
</comp>

<comp id="451" class="1004" name="h_s_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="15" slack="0"/>
<pin id="454" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_s/23 "/>
</bind>
</comp>

<comp id="457" class="1004" name="temp_V_mid2_v_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="15" slack="0"/>
<pin id="460" dir="0" index="2" bw="15" slack="0"/>
<pin id="461" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_V_mid2_v/23 "/>
</bind>
</comp>

<comp id="465" class="1004" name="temp_V_mid2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="15" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="temp_V_mid2/23 "/>
</bind>
</comp>

<comp id="470" class="1004" name="cond_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="0"/>
<pin id="472" dir="0" index="1" bw="2" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/23 "/>
</bind>
</comp>

<comp id="476" class="1004" name="word_V_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="word_V/23 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_18_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="128" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/24 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_19_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="128" slack="0"/>
<pin id="489" dir="0" index="2" bw="7" slack="0"/>
<pin id="490" dir="0" index="3" bw="8" slack="0"/>
<pin id="491" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/24 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_20_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="0" index="1" bw="64" slack="0"/>
<pin id="499" dir="0" index="2" bw="64" slack="0"/>
<pin id="500" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20/24 "/>
</bind>
</comp>

<comp id="504" class="1004" name="input_V2_sum3_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="28" slack="14"/>
<pin id="506" dir="0" index="1" bw="11" slack="0"/>
<pin id="507" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum3/26 "/>
</bind>
</comp>

<comp id="509" class="1004" name="input_V2_sum3_cast_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="29" slack="1"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_V2_sum3_cast/27 "/>
</bind>
</comp>

<comp id="512" class="1004" name="gmem_read_addr_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_read_addr_2/27 "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_10_cast_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="29" slack="11"/>
<pin id="521" dir="1" index="1" bw="29" slack="11"/>
</pin_list>
<bind>
<opset="tmp_10_cast "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="21"/>
<pin id="527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="529" class="1005" name="stream_tail_V_load_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="9" slack="10"/>
<pin id="531" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="stream_tail_V_load "/>
</bind>
</comp>

<comp id="536" class="1005" name="extLd_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="128" slack="9"/>
<pin id="538" dir="1" index="1" bw="128" slack="9"/>
</pin_list>
<bind>
<opset="extLd "/>
</bind>
</comp>

<comp id="542" class="1005" name="input_V2_sum_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="29" slack="1"/>
<pin id="544" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="input_V2_sum "/>
</bind>
</comp>

<comp id="547" class="1005" name="gmem_read_addr_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="128" slack="1"/>
<pin id="549" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_read_addr "/>
</bind>
</comp>

<comp id="553" class="1005" name="stream_head_V_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="128" slack="1"/>
<pin id="555" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="stream_head_V "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="12"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_2_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_6_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="1"/>
<pin id="571" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="574" class="1005" name="tmp_8_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="1"/>
<pin id="576" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="579" class="1005" name="bytes_read_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="1"/>
<pin id="581" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bytes_read "/>
</bind>
</comp>

<comp id="585" class="1005" name="tmp_15_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="128" slack="6"/>
<pin id="587" dir="1" index="1" bw="128" slack="6"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_5_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="594" class="1005" name="h_1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="15" slack="0"/>
<pin id="596" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="599" class="1005" name="input_V2_sum4_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="29" slack="1"/>
<pin id="601" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="input_V2_sum4 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_7_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="0"/>
<pin id="606" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="609" class="1005" name="gmem_read_addr_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="128" slack="1"/>
<pin id="611" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_read_addr_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="gmem_read_addr_1_rea_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="128" slack="1"/>
<pin id="617" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_read_addr_1_rea "/>
</bind>
</comp>

<comp id="620" class="1005" name="tmp_16_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="17" slack="1"/>
<pin id="622" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="625" class="1005" name="exitcond_flatten_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="629" class="1005" name="indvar_flatten_next_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="17" slack="0"/>
<pin id="631" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="634" class="1005" name="temp_V_mid2_v_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="15" slack="0"/>
<pin id="636" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="temp_V_mid2_v "/>
</bind>
</comp>

<comp id="639" class="1005" name="data_V_addr_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="9" slack="1"/>
<pin id="641" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="cond_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="649" class="1005" name="word_V_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="2" slack="0"/>
<pin id="651" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="word_V "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp_20_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="1"/>
<pin id="656" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="659" class="1005" name="input_V2_sum3_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="29" slack="1"/>
<pin id="661" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="input_V2_sum3 "/>
</bind>
</comp>

<comp id="664" class="1005" name="gmem_read_addr_2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="128" slack="1"/>
<pin id="666" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_read_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="62" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="108" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="116" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="46" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="118" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="120" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="186"><net_src comp="122" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="192"><net_src comp="72" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="72" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="199" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="218"><net_src comp="68" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="92" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="94" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="128" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="260" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="134" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="54" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="270" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="58" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="307"><net_src comp="0" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="303" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="325"><net_src comp="64" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="339"><net_src comp="330" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="327" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="66" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="335" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="341" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="219" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="219" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="76" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="209" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="209" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="78" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="8" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="411"><net_src comp="0" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="413"><net_src comp="407" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="417"><net_src comp="215" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="424"><net_src comp="88" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="90" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="231" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="231" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="96" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="253" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="98" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="94" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="253" pin="4"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="76" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="242" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="437" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="451" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="242" pin="4"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="474"><net_src comp="443" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="94" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="100" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="443" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="193" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="102" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="193" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="104" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="106" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="501"><net_src comp="482" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="486" pin="4"/><net_sink comp="496" pin=2"/></net>

<net id="503"><net_src comp="496" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="508"><net_src comp="114" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="0" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="512" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="522"><net_src comp="270" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="528"><net_src comp="274" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="280" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="539"><net_src comp="284" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="545"><net_src comp="288" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="550"><net_src comp="303" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="556"><net_src comp="147" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="563"><net_src comp="310" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="314" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="572"><net_src comp="318" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="577"><net_src comp="321" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="582"><net_src comp="335" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="588"><net_src comp="364" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="593"><net_src comp="372" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="377" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="602"><net_src comp="387" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="607"><net_src comp="392" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="612"><net_src comp="407" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="618"><net_src comp="159" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="623"><net_src comp="419" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="628"><net_src comp="426" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="431" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="637"><net_src comp="457" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="642"><net_src comp="199" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="647"><net_src comp="470" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="652"><net_src comp="476" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="657"><net_src comp="496" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="662"><net_src comp="504" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="667"><net_src comp="512" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="171" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_read | {27 28 29 30 31 32 33 }
	Port: stream_out_V | {25 }
	Port: stream_tail_V | {1 12 }
 - Input state : 
	Port: circ_buff_read_128 : gmem_read | {2 3 4 5 6 7 8 9 13 14 15 16 17 18 19 20 }
	Port: circ_buff_read_128 : input_V | {1 }
	Port: circ_buff_read_128 : reset | {1 }
	Port: circ_buff_read_128 : stream_tail_V | {1 }
  - Chain level:
	State 1
		tmp_10_cast : 1
		extLd : 1
		StgValue_51 : 1
		input_V2_sum : 2
	State 2
		gmem_read_addr : 1
		stream_head_V_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		StgValue_66 : 1
		tmp_8 : 1
	State 11
		bytes_read : 1
		tmp_10 : 2
		tmp_11 : 2
		tmp_12 : 3
		tmp_13 : 4
		tmp_15 : 5
	State 12
		h_cast : 1
		tmp_5 : 2
		h_1 : 1
		StgValue_85 : 3
		tmp_6_cast : 1
		input_V2_sum4 : 2
		tmp_7 : 1
		StgValue_89 : 2
	State 13
		gmem_read_addr_1 : 1
		gmem_read_load_req : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		data_V_addr : 1
		StgValue_105 : 2
		empty_7 : 1
	State 22
	State 23
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_115 : 2
		tmp_17 : 1
		t_V_1_mid2 : 2
		h_s : 1
		temp_V_mid2_v : 2
		temp_V_mid2 : 3
		data_V_addr_1 : 4
		data_V_load : 5
		cond : 3
		word_V : 3
	State 24
		tmp_18 : 1
		tmp_19 : 1
		tmp_20 : 2
		StgValue_129 : 3
	State 25
		empty_8 : 1
	State 26
	State 27
		gmem_read_addr_2 : 1
		gmem_read_addr_2_req : 2
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |        input_V2_sum_fu_288       |    0    |    35   |
|          |           tmp_8_fu_321           |    0    |    23   |
|          |           tmp_13_fu_359          |    0    |    16   |
|          |            h_1_fu_377            |    0    |    22   |
|    add   |       input_V2_sum4_fu_387       |    0    |    35   |
|          |           tmp_7_fu_392           |    0    |    16   |
|          |    indvar_flatten_next_fu_431    |    0    |    24   |
|          |            h_s_fu_451            |    0    |    22   |
|          |           word_V_fu_476          |    0    |    9    |
|          |       input_V2_sum3_fu_504       |    0    |    35   |
|----------|----------------------------------|---------|---------|
|          |            tmp_fu_274            |    0    |    11   |
|          |           tmp_1_fu_310           |    0    |    50   |
|          |           tmp_2_fu_314           |    0    |    50   |
|   icmp   |           tmp_10_fu_341          |    0    |    13   |
|          |           tmp_5_fu_372           |    0    |    13   |
|          |      exitcond_flatten_fu_426     |    0    |    20   |
|          |           tmp_17_fu_437          |    0    |    8    |
|          |            cond_fu_470           |    0    |    8    |
|----------|----------------------------------|---------|---------|
|          |       bytes_read2_v_fu_330       |    0    |    16   |
|          |           tmp_12_fu_351          |    0    |    9    |
|  select  |         t_V_1_mid2_fu_443        |    0    |    2    |
|          |       temp_V_mid2_v_fu_457       |    0    |    15   |
|          |           tmp_20_fu_496          |    0    |    56   |
|----------|----------------------------------|---------|---------|
|    sub   |         bytes_read_fu_335        |    0    |    23   |
|----------|----------------------------------|---------|---------|
|          |     input_V_read_read_fu_128     |    0    |    0    |
|   read   |      reset_read_read_fu_134      |    0    |    0    |
|          |     stream_head_V_read_fu_147    |    0    |    0    |
|          | gmem_read_addr_1_rea_read_fu_159 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_140        |    0    |    0    |
|          |        grp_readreq_fu_152        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |         grp_write_fu_164         |    0    |    0    |
|          |     StgValue_141_write_fu_178    |    0    |    0    |
|----------|----------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_171       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|           tmp_3_fu_260           |    0    |    0    |
|          |           tmp_19_fu_486          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        tmp_10_cast_fu_270        |    0    |    0    |
|          |           extLd_fu_284           |    0    |    0    |
|          |     input_V2_sum_cast_fu_300     |    0    |    0    |
|          |           tmp_4_fu_327           |    0    |    0    |
|          |           tmp_15_fu_364          |    0    |    0    |
|   zext   |           h_cast_fu_368          |    0    |    0    |
|          |         tmp_6_cast_fu_383        |    0    |    0    |
|          |     input_V2_sum4_cast_fu_404    |    0    |    0    |
|          |           tmp_9_fu_414           |    0    |    0    |
|          |        temp_V_mid2_fu_465        |    0    |    0    |
|          |     input_V2_sum3_cast_fu_509    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_6_fu_318           |    0    |    0    |
|   trunc  |           tmp_11_fu_347          |    0    |    0    |
|          |           tmp_18_fu_482          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           tmp_16_fu_419          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   531   |
|----------|----------------------------------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|data_V|    4   |    0   |    0   |
+------+--------+--------+--------+
| Total|    4   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     bytes_read_reg_579     |   16   |
|        cond_reg_644        |    1   |
|    data_V_addr_1_reg_639   |    9   |
|  exitcond_flatten_reg_625  |    1   |
|        extLd_reg_536       |   128  |
|gmem_read_addr_1_rea_reg_615|   128  |
|  gmem_read_addr_1_reg_609  |   128  |
|  gmem_read_addr_2_reg_664  |   128  |
|   gmem_read_addr_reg_547   |   128  |
|         h1_reg_238         |   15   |
|         h_1_reg_594        |   15   |
|          h_reg_215         |   15   |
| indvar_flatten_next_reg_629|   17   |
|   indvar_flatten_reg_227   |   17   |
|    input_V2_sum3_reg_659   |   29   |
|    input_V2_sum4_reg_599   |   29   |
|    input_V2_sum_reg_542    |   29   |
|    stream_head_V_reg_553   |   128  |
| stream_tail_V_load_reg_529 |    9   |
|        t_V_1_reg_249       |    2   |
|         t_V_reg_206        |    9   |
|    temp_V_mid2_v_reg_634   |   15   |
|     tmp_10_cast_reg_519    |   29   |
|       tmp_15_reg_585       |   128  |
|       tmp_16_reg_620       |   17   |
|        tmp_1_reg_560       |    1   |
|       tmp_20_reg_654       |   64   |
|        tmp_2_reg_564       |    1   |
|        tmp_5_reg_590       |    1   |
|        tmp_6_reg_569       |   16   |
|        tmp_7_reg_604       |    9   |
|        tmp_8_reg_574       |   16   |
|         tmp_reg_525        |    1   |
|       word_V_reg_649       |    2   |
+----------------------------+--------+
|            Total           |  1281  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_140  |  p1  |   2  |  128 |   256  ||    9    |
|  grp_readreq_fu_152  |  p1  |   2  |  128 |   256  ||    9    |
|   grp_write_fu_164   |  p2  |   2  |  64  |   128  ||    9    |
| grp_writeresp_fu_171 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_171 |  p1  |   2  |  128 |   256  ||    9    |
|   grp_access_fu_193  |  p0  |   3  |   9  |   27   ||    15   |
|       h_reg_215      |  p0  |   2  |  15  |   30   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   955  || 5.71475 ||    60   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   531  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   60   |
|  Register |    -   |    -   |  1281  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    5   |  1281  |   591  |
+-----------+--------+--------+--------+--------+
