{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 15:28:27 2019 " "Info: Processing started: Thu Oct 17 15:28:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextend26to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signalextend26to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend26to32 " "Info: Found entity 1: SignalExtend26to32" {  } { { "SignalExtend26to32.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend26to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft16 " "Info: Found entity 1: ShiftLeft16" {  } { { "ShiftLeft16.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ShiftLeft16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2of26to28.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2of26to28.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2of26to28 " "Info: Found entity 1: ShiftLeft2of26to28" {  } { { "ShiftLeft2of26to28.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ShiftLeft2of26to28.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadsize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadsize.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadSize " "Info: Found entity 1: LoadSize" {  } { { "LoadSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storesize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file storesize.v" { { "Info" "ISGN_ENTITY_NAME" "1 StoreSize " "Info: Found entity 1: StoreSize" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Info: Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ShiftLeft2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextend1to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signalextend1to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend1to32 " "Info: Found entity 1: SignalExtend1to32" {  } { { "SignalExtend1to32.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend1to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux7 " "Info: Found entity 1: Mux7" {  } { { "Mux7.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET Control_Unit.v(11) " "Info (10281): Verilog HDL Declaration information at Control_Unit.v(11): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Control_Unit.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Info: Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux10.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux10 " "Info: Found entity 1: mux10" {  } { { "mux10.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Info: Found entity 1: uc" {  } { { "uc.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Info: Found entity 1: Mux8" {  } { { "Mux8.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux9.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux9 " "Info: Found entity 1: Mux9" {  } { { "Mux9.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Info: Found entity 1: Mux2" {  } { { "Mux2.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux6 " "Info: Found entity 1: Mux6" {  } { { "Mux6.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Info: Found entity 1: Processador" {  } { { "Processador.bdf" "" { Schematic "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextend16to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signalextend16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend16to32 " "Info: Found entity 1: SignalExtend16to32" {  } { { "SignalExtend16to32.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "StoreSize " "Info: Elaborating entity \"StoreSize\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WRITE_DATA StoreSize.v(9) " "Warning (10240): Verilog HDL Always Construct warning at StoreSize.v(9): inferring latch(es) for variable \"WRITE_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[0\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[0\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[1\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[1\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[2\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[2\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[3\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[3\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[4\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[4\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[5\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[5\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[6\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[6\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[7\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[7\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[8\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[8\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[9\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[9\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[10\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[10\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[11\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[11\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[12\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[12\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[13\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[13\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[14\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[14\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[15\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[15\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[16\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[16\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[17\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[17\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[18\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[18\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[19\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[19\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[20\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[20\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[21\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[21\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[22\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[22\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[23\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[23\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[24\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[24\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[25\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[25\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[26\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[26\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[27\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[27\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[28\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[28\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[29\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[29\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[30\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[30\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[31\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[31\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[8\]\$latch " "Warning: Latch WRITE_DATA\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[9\]\$latch " "Warning: Latch WRITE_DATA\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[10\]\$latch " "Warning: Latch WRITE_DATA\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[11\]\$latch " "Warning: Latch WRITE_DATA\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[12\]\$latch " "Warning: Latch WRITE_DATA\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[13\]\$latch " "Warning: Latch WRITE_DATA\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[14\]\$latch " "Warning: Latch WRITE_DATA\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[15\]\$latch " "Warning: Latch WRITE_DATA\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[16\]\$latch " "Warning: Latch WRITE_DATA\[16\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[17\]\$latch " "Warning: Latch WRITE_DATA\[17\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[18\]\$latch " "Warning: Latch WRITE_DATA\[18\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[19\]\$latch " "Warning: Latch WRITE_DATA\[19\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[20\]\$latch " "Warning: Latch WRITE_DATA\[20\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[21\]\$latch " "Warning: Latch WRITE_DATA\[21\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[22\]\$latch " "Warning: Latch WRITE_DATA\[22\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[23\]\$latch " "Warning: Latch WRITE_DATA\[23\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[24\]\$latch " "Warning: Latch WRITE_DATA\[24\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[25\]\$latch " "Warning: Latch WRITE_DATA\[25\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[26\]\$latch " "Warning: Latch WRITE_DATA\[26\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[27\]\$latch " "Warning: Latch WRITE_DATA\[27\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[28\]\$latch " "Warning: Latch WRITE_DATA\[28\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[29\]\$latch " "Warning: Latch WRITE_DATA\[29\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[30\]\$latch " "Warning: Latch WRITE_DATA\[30\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRITE_DATA\[31\]\$latch " "Warning: Latch WRITE_DATA\[31\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SS_CONTROL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL\[0\]" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DedoNoQuartusEGritaria.map.smsg " "Info: Generated suppressed messages file H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DedoNoQuartusEGritaria.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[0\] " "Warning (15610): No output dependent on input pin \"DATA\[0\]\"" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[1\] " "Warning (15610): No output dependent on input pin \"DATA\[1\]\"" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[2\] " "Warning (15610): No output dependent on input pin \"DATA\[2\]\"" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[3\] " "Warning (15610): No output dependent on input pin \"DATA\[3\]\"" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[4\] " "Warning (15610): No output dependent on input pin \"DATA\[4\]\"" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[5\] " "Warning (15610): No output dependent on input pin \"DATA\[5\]\"" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[6\] " "Warning (15610): No output dependent on input pin \"DATA\[6\]\"" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[7\] " "Warning (15610): No output dependent on input pin \"DATA\[7\]\"" {  } { { "StoreSize.v" "" { Text "H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Info: Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Info: Implemented 66 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Info: Implemented 57 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4494 " "Info: Peak virtual memory: 4494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 15:28:37 2019 " "Info: Processing ended: Thu Oct 17 15:28:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
