{"Gunjae Koo": [0.9912929236888885, ["Access Pattern-Aware Cache Management for Improving Data Utilization in GPU", ["Gunjae Koo", "Yunho Oh", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/3079856.3080239", 13, "isca", 2017]], "Mengjia Yan": [0, ["Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending Against Cache-Based Side Channel Atacks", ["Mengjia Yan", "Bhargava Gopireddy", "Thomas Shull", "Josep Torrellas"], "https://doi.org/10.1145/3079856.3080222", 14, "isca", 2017]], "S. Karen Khatamifard": [0, ["ThermoGater: Thermally-Aware On-Chip Voltage Regulation", ["S. Karen Khatamifard", "Longfei Wang", "Weize Yu", "Selcuk Kose", "Ulya R. Karpuzcu"], "https://doi.org/10.1145/3079856.3080250", 13, "isca", 2017]], "Mario Drumond": [0, ["The Mondrian Data Engine", ["Mario Drumond", "Alexandros Daglis", "Nooshin Mirzadeh", "Dmitrii Ustiugov", "Javier Picorel", "Babak Falsafi", "Boris Grot", "Dionisios N. Pnevmatikatos"], "https://dl.acm.org/citation.cfm?id=3080233", 13, "isca", 2017]], "Rahul Boyapati": [0, ["APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures", ["Rahul Boyapati", "Jiayi Huang", "Pritam Majumder", "Ki Hwan Yum", "Eun Jung Kim"], "https://dl.acm.org/citation.cfm?id=3080241", 12, "isca", 2017]], "Hari Cherupalli": [0, ["Bespoke Processors for Applications with Ultra-low Area and Power Constraints", ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1145/3079856.3080247", 14, "isca", 2017]], "Minesh Patel": [0, ["The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions", ["Minesh Patel", "Jeremie S. Kim", "Onur Mutlu"], "https://doi.org/10.1145/3079856.3080242", 14, "isca", 2017]], "Jee Ho Ryoo": [0, ["Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB", ["Jee Ho Ryoo", "Nagendra Gulur", "Shuang Song", "Lizy K. John"], "https://doi.org/10.1145/3079856.3080210", 12, "isca", 2017]], "Zhaoxia Deng": [0, ["Lemonade from Lemons: Harnessing Device Wearout to Create Limited-Use Security Architectures", ["Zhaoxia Deng", "Ariel Feldman", "Stuart A. Kurtz", "Frederic T. Chong"], "https://doi.org/10.1145/3079856.3080226", 14, "isca", 2017]], "Raghu Prabhakar": [0, ["Plasticine: A Reconfigurable Architecture For Parallel Paterns", ["Raghu Prabhakar", "Yaqi Zhang", "David Koeplinger", "Matthew Feldman", "Tian Zhao", "Stefan Hadjis", "Ardavan Pedram", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/3079856.3080256", 14, "isca", 2017]], "Seunghee Shin": [0.9917360246181488, ["Hiding the Long Latency of Persist Barriers Using Speculative Execution", ["Seunghee Shin", "James Tuck", "Yan Solihin"], "https://doi.org/10.1145/3079856.3080240", 12, "isca", 2017]], "Jiho Choi": [0.6761326044797897, ["ShortCut: Architectural Support for Fast Object Access in Scripting Languages", ["Jiho Choi", "Thomas Shull", "Maria Jesus Garzaran", "Josep Torrellas"], "https://doi.org/10.1145/3079856.3080237", 13, "isca", 2017]], "Rajat Kateja": [0, ["Viyojit: Decoupling Battery and DRAM Capacities for Battery-Backed DRAM", ["Rajat Kateja", "Anirudh Badam", "Sriram Govindan", "Bikash Sharma", "Greg Ganger"], "https://dl.acm.org/citation.cfm?id=3080236", 14, "isca", 2017]], "Yajing Chen": [0, ["A Programmable Galois Field Processor for the Internet of Things", ["Yajing Chen", "Shengshuo Lu", "Cheng Fu", "David T. Blaauw", "Ronald Dreslinski Jr.", "Trevor N. Mudge", "Hun-Seok Kim"], "https://doi.org/10.1145/3079856.3080227", 14, "isca", 2017]], "Norman P. Jouppi": [0, ["In-Datacenter Performance Analysis of a Tensor Processing Unit", ["Norman P. Jouppi", "Cliff Young", "Nishant Patil", "David A. Patterson", "Gaurav Agrawal", "Raminder Bajwa", "Sarah Bates", "Suresh Bhatia", "Nan Boden", "Al Borchers", "Rick Boyle", "Pierre-luc Cantin", "Clifford Chao", "Chris Clark", "Jeremy Coriell", "Mike Daley", "Matt Dau", "Jeffrey Dean", "Ben Gelb", "Tara Vazir Ghaemmaghami", "Rajendra Gottipati", "William Gulland", "Robert Hagmann", "C. Richard Ho", "Doug Hogberg", "John Hu", "Robert Hundt", "Dan Hurt", "Julian Ibarz", "Aaron Jaffey", "Alek Jaworski", "Alexander Kaplan", "Harshit Khaitan", "Daniel Killebrew", "Andy Koch", "Naveen Kumar", "Steve Lacy", "James Laudon", "James Law", "Diemthu Le", "Chris Leary", "Zhuyuan Liu", "Kyle Lucke", "Alan Lundin", "Gordon MacKean", "Adriana Maggiore", "Maire Mahony", "Kieran Miller", "Rahul Nagarajan", "Ravi Narayanaswami", "Ray Ni", "Kathy Nix", "Thomas Norrie", "Mark Omernick", "Narayana Penukonda", "Andy Phelps", "Jonathan Ross", "Matt Ross", "Amir Salek", "Emad Samadiani", "Chris Severn", "Gregory Sizikov", "Matthew Snelham", "Jed Souter", "Dan Steinberg", "Andy Swing", "Mercedes Tan", "Gregory Thorson", "Bo Tian", "Horia Toma", "Erick Tuttle", "Vijay Vasudevan", "Richard Walter", "Walter Wang", "Eric Wilcox", "Doe Hyun Yoon"], "https://doi.org/10.1145/3079856.3080246", 12, "isca", 2017]], "Christopher De Sa": [0, ["Understanding and Optimizing Asynchronous Low-Precision Stochastic Gradient Descent", ["Christopher De Sa", "Matthew Feldman", "Christopher Re", "Kunle Olukotun"], "https://dl.acm.org/citation.cfm?id=3080248", 14, "isca", 2017]], "Zhaoshi Li": [0, ["Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware", ["Zhaoshi Li", "Leibo Liu", "Yangdong Deng", "Shouyi Yin", "Yao Wang", "Shaojun Wei"], "https://dl.acm.org/citation.cfm?id=3080228", 12, "isca", 2017]], "Sudarsun Kannan": [0, ["HeteroOS: OS Design for Heterogeneous Memory Management in Datacenter", ["Sudarsun Kannan", "Ada Gavrilovska", "Vishal Gupta", "Karsten Schwan"], "https://dl.acm.org/citation.cfm?id=3080245", 14, "isca", 2017]], "Alireza Nazari": [0, ["EDDIE: EM-Based Detection of Deviations in Program Execution", ["Alireza Nazari", "Nader Sehatbakhsh", "Monjur Alam", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1145/3079856.3080223", 14, "isca", 2017]], "Matthew Hicks": [0, ["Clank: Architectural Support for Intermittent Computation", ["Matthew Hicks"], "https://doi.org/10.1145/3079856.3080238", 13, "isca", 2017]], "Matthew Poremba": [0, ["There and Back Again: Optimizing the Interconnect in Networks of Memory Cubes", ["Matthew Poremba", "Itir Akgun", "Jieming Yin", "Onur Kayiran", "Yuan Xie", "Gabriel H. Loh"], "https://dl.acm.org/citation.cfm?id=3080251", 13, "isca", 2017]], "Angshuman Parashar": [0, ["SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks", ["Angshuman Parashar", "Minsoo Rhu", "Anurag Mukkara", "Antonio Puglielli", "Rangharajan Venkatesan", "Brucek Khailany", "Joel S. Emer", "Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/3079856.3080254", 14, "isca", 2017]], "Ruohuang Zheng": [0, ["Redundant Memory Array Architecture for Efficient Selective Protection", ["Ruohuang Zheng", "Michael C. Huang"], "https://doi.org/10.1145/3079856.3080213", 14, "isca", 2017]], "Amro Awad": [0, ["ObfusMem: A Low-Overhead Access Obfuscation for Trusted Memories", ["Amro Awad", "Yipeng Wang", "Deborah Shands", "Yan Solihin"], "https://doi.org/10.1145/3079856.3080230", 13, "isca", 2017]], "Jaeha Kung": [0.9453411847352982, ["A Programmable Hardware Accelerator for Simulating Dynamical Systems", ["Jaeha Kung", "Yun Long", "Duckhwan Kim", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3079856.3080252", 13, "isca", 2017]], "Chang Hyun Park": [0.9979241043329239, ["Hybrid TLB Coalescing: Improving TLB Translation Coverage under Diverse Fragmented Memory Allocations", ["Chang Hyun Park", "Taekyung Heo", "Jungi Jeong", "Jaehyuk Huh"], "https://doi.org/10.1145/3079856.3080217", 13, "isca", 2017]], "Shaizeen Aga": [0, ["InvisiMem: Smart Memory Defenses for Memory Bus Side Channel", ["Shaizeen Aga", "Satish Narayanasamy"], "https://doi.org/10.1145/3079856.3080232", 13, "isca", 2017]], "Dibakar Gope": [0, ["Architectural Support for Server-Side PHP Processing", ["Dibakar Gope", "David J. Schlais", "Mikko H. Lipasti"], "https://dl.acm.org/citation.cfm?id=3080234", 14, "isca", 2017]], "Aasheesh Kolli": [0, ["Language-level persistency", ["Aasheesh Kolli", "Vaibhav Gogte", "Ali G. Saidi", "Stephan Diestelhorst", "Peter M. Chen", "Satish Narayanasamy", "Thomas F. Wenisch"], "https://doi.org/10.1145/3079856.3080229", 13, "isca", 2017]], "Binzhang Fu": [0, ["Footprint: Regulating Routing Adaptiveness in Networks-on-Chip", ["Binzhang Fu", "John Kim"], "https://dl.acm.org/citation.cfm?id=3080249", 12, "isca", 2017]], "Masoumeh Ebrahimi": [0, ["EbDa: A New Theory on Design and Verification of Deadlock-free Interconnection Networks", ["Masoumeh Ebrahimi", "Masoud Daneshtalab"], "https://dl.acm.org/citation.cfm?id=3080253", 13, "isca", 2017]], "Sui Chen": [0, ["Accelerating GPU Hardware Transactional Memory with Snapshot Isolation", ["Sui Chen", "Lu Peng", "Samuel Irving"], "https://doi.org/10.1145/3079856.3080204", 13, "isca", 2017]], "Muhammad Shoaib Bin Altaf": [0, ["LogCA: A High-Level Performance Model for Hardware Accelerators", ["Muhammad Shoaib Bin Altaf", "David A. Wood"], "https://doi.org/10.1145/3079856.3080216", 14, "isca", 2017]], "Yongming Shen": [0, ["Maximizing CNN Accelerator Efficiency Through Resource Partitioning", ["Yongming Shen", "Michael Ferdman", "Peter Milder"], "https://dl.acm.org/citation.cfm?id=3080221", 13, "isca", 2017]], "Swagath Venkataramani": [0, ["ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks", ["Swagath Venkataramani", "Ashish Ranjan", "Subarno Banerjee", "Dipankar Das", "Sasikanth Avancha", "Ashok Jagannathan", "Ajaya Durg", "Dheemanth Nagaraj", "Bharat Kaul", "Pradeep Dubey", "Anand Raghunathan"], "https://doi.org/10.1145/3079856.3080244", 14, "isca", 2017]], "Hanna Alam": [0, ["Do-It-Yourself Virtual Memory Translation", ["Hanna Alam", "Tianhao Zhang", "Mattan Erez", "Yoav Etsion"], "https://doi.org/10.1145/3079856.3080209", 12, "isca", 2017]], "Zhenning Wang": [1.891366022133134e-10, ["Quality of Service Support for Fine-Grained Sharing on GPUs", ["Zhenning Wang", "Jun Yang", "Rami G. Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"], "https://doi.org/10.1145/3079856.3080203", 13, "isca", 2017]], "Gokul Subramanian Ravi": [0, ["CHARSTAR: Clock Hierarchy Aware Resource Scaling in Tiled ARchitectures", ["Gokul Subramanian Ravi", "Mikko H. Lipasti"], "https://doi.org/10.1145/3079856.3080212", 14, "isca", 2017]], "Po-An Tsai": [0, ["Jenga: Software-Defined Cache Hierarchies", ["Po-An Tsai", "Nathan Beckmann", "Daniel Sanchez"], "https://dl.acm.org/citation.cfm?id=3080214", 14, "isca", 2017]], "Akhil Arunkumar": [0, ["MCM-GPU: Multi-Chip-Module GPUs for Continued Performance Scalability", ["Akhil Arunkumar", "Evgeny Bolotin", "Benjamin Cho", "Ugljesa Milic", "Eiman Ebrahimi", "Oreste Villa", "Aamer Jaleel", "Carole-Jean Wu", "David W. Nellans"], "https://doi.org/10.1145/3079856.3080231", 13, "isca", 2017]], "Zi Yan": [0, ["Hardware Translation Coherence for Virtualized Systems", ["Zi Yan", "Jan Vesely", "Guilherme Cox", "Abhishek Bhattacharjee"], "https://doi.org/10.1145/3079856.3080211", 14, "isca", 2017]], "Manolis Kaliorakis": [0, ["MeRLiN: Exploiting Dynamic Instruction Behavior for Fast and Accurate Microarchitecture Level Reliability Assessment", ["Manolis Kaliorakis", "Dimitris Gizopoulos", "Ramon Canal", "Antonio Gonzalez"], "https://doi.org/10.1145/3079856.3080225", 14, "isca", 2017]], "Matthew D. Sinclair": [0, ["Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems", ["Matthew D. Sinclair", "Johnathan Alsop", "Sarita V. Adve"], "https://doi.org/10.1145/3079856.3080206", 14, "isca", 2017]], "Jiecao Yu": [1.7523330786417546e-08, ["Scalpel: Customizing DNN Pruning to the Underlying Hardware Parallelism", ["Jiecao Yu", "Andrew Lukefahr", "David J. Palframan", "Ganesh S. Dasika", "Reetuparna Das", "Scott A. Mahlke"], "https://dl.acm.org/citation.cfm?id=3080215", 13, "isca", 2017]], "Ofir Weisse": [0, ["Regaining Lost Cycles with HotCalls: A Fast Interface for SGX Secure Enclaves", ["Ofir Weisse", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/3079856.3080208", 13, "isca", 2017]], "Alberto Ros": [0, ["Non-Speculative Load-Load Reordering in TSO", ["Alberto Ros", "Trevor E. Carlson", "Mehdi Alipour", "Stefanos Kaxiras"], "https://doi.org/10.1145/3079856.3080220", 14, "isca", 2017]], "Vinson Young": [0, ["DICE: Compressing DRAM Caches for Bandwidth and Capacity", ["Vinson Young", "Prashant J. Nair", "Moinuddin K. Qureshi"], "https://dl.acm.org/citation.cfm?id=3080243", 12, "isca", 2017]], "Doowon Lee": [0.9998957514762878, ["MTraceCheck: Validating Non-Deterministic Behavior of Memory Consistency Models in Post-Silicon Validation", ["Doowon Lee", "Valeria Bertacco"], "https://doi.org/10.1145/3079856.3080235", 13, "isca", 2017]], "Tony Nowatzki": [0, ["Stream-Dataflow Acceleration", ["Tony Nowatzki", "Vinay Gangadhar", "Newsha Ardalani", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/3079856.3080255", 14, "isca", 2017]], "Suvinay Subramanian": [0, ["Fractal: An Execution Model for Fine-Grain Nested Speculative Parallelism", ["Suvinay Subramanian", "Mark C. Jeffrey", "Maleen Abeydeera", "Hyun Ryong Lee", "Victor A. Ying", "Joel S. Emer", "Daniel Sanchez"], "https://dl.acm.org/citation.cfm?id=3080218", 13, "isca", 2017]], "Hailong Yang": [0.00013326351836440153, ["PowerChief: Intelligent Power Allocation for Multi-Stage Applications to Improve Responsiveness on Power Constrained CMP", ["Hailong Yang", "Quan Chen", "Moeiz Riaz", "Zhongzhi Luan", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/3079856.3080224", 14, "isca", 2017]], "Kai Wang": [0.007579648867249489, ["Decoupled Affine Computation for SIMT GPUs", ["Kai Wang", "Calvin Lin"], "https://doi.org/10.1145/3079856.3080205", 12, "isca", 2017]], "Aosen Wang": [0.0002755657842499204, ["XPro: A Cross-End Processing Architecture for Data Analytics in Wearables", ["Aosen Wang", "Lizhong Chen", "Wenyao Xu"], "https://doi.org/10.1145/3079856.3080219", 12, "isca", 2017]], "Arun Subramaniyan": [0, ["Parallel Automata Processor", ["Arun Subramaniyan", "Reetuparna Das"], "https://dl.acm.org/citation.cfm?id=3080207", 13, "isca", 2017]]}