library ieee;
use ieee.std_logic_1164.all;

entity ffd is
	port(d,Clk,resetn: in std_logic;
				  q: out std_logic);
end ffd;

architecture comportamiento of ffd is
begin
	process(resetn,clk)
		begin
			if resetn='0' then
				q<='0';
			elsif clk'event and clk='1' then
				q<=d;
			end if;
	end process;
end comportamiento;

