<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/EC23DA53-CA73-4104-A3F6-2A9523484E69"><gtr:id>EC23DA53-CA73-4104-A3F6-2A9523484E69</gtr:id><gtr:name>Queen's University of Belfast</gtr:name><gtr:department>Electronics Electrical Eng and Comp Sci</gtr:department><gtr:address><gtr:line1>University Road</gtr:line1><gtr:line4>Belfast</gtr:line4><gtr:line5>County Antrim</gtr:line5><gtr:postCode>BT7 1NN</gtr:postCode><gtr:region>Northern Ireland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/EC23DA53-CA73-4104-A3F6-2A9523484E69"><gtr:id>EC23DA53-CA73-4104-A3F6-2A9523484E69</gtr:id><gtr:name>Queen's University of Belfast</gtr:name><gtr:address><gtr:line1>University Road</gtr:line1><gtr:line4>Belfast</gtr:line4><gtr:line5>County Antrim</gtr:line5><gtr:postCode>BT7 1NN</gtr:postCode><gtr:region>Northern Ireland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/DA9C079F-08C2-4B63-8771-1899C76D54DD"><gtr:id>DA9C079F-08C2-4B63-8771-1899C76D54DD</gtr:id><gtr:firstName>Roger</gtr:firstName><gtr:surname>Woods</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/35ED2FEC-2EF7-4C82-AE41-F4D3A36B4FF3"><gtr:id>35ED2FEC-2EF7-4C82-AE41-F4D3A36B4FF3</gtr:id><gtr:firstName>John</gtr:firstName><gtr:otherNames>Patrick</gtr:otherNames><gtr:surname>McAllister</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FH051155%2F1"><gtr:id>7E18245F-718F-4752-A875-64BC6776C707</gtr:id><gtr:title>Softcore Streaming Processors for FPGA</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/H051155/1</gtr:grantReference><gtr:abstractText>Modern FPGA represent the pinnacle of the embedded device market for computationally intensive applications; providing an unprecedented 1.2TMACs of fixed-point on-chip performance, and 28Tbits/s memory bandwidth, they offer massive resources with which to build embedded realisations of applications such as Digital Signal Processing (DSP), and the ability to optimise the cost of the embedded architecture in an application specific manner.They are, however, critically hamstrung by programming problems. In stark contrast to the software-based programming style of the majority of alternative devices, FPGA normally require the use of hardware design languages and techniques to derive the best implementation.This project proposes a new approach to solve this problem for FPGA DSP. Having shown that simple programmable processors can achieve real-time performance and cost similar to dedicated hardware on FPGA, we propose a project which uses these processors to build FPGA DSP architectures. We propose to develop an ultra-efficient processor architecture and a design methodology to translate a dataflow graph DSP application model into a heterogeneous network of the simple processors, tailored to the application requirements. Further, we will automate this process and apply to real world application demonstrators from our industrial partners Xilinx Inc., the FPGA device market leader and National Instruments, a premier global supplied of FPGA embedded products.</gtr:abstractText><gtr:potentialImpactText>What Benefits Will Accrue from This Research? We foresee benefits from this project in the international academic knowledge, economic and skills and trained people areas. Academic benefits are summarised in the academic beneficiaries statement. What are The Economic Benefits of this Research? The economic impact of this project is considerable. It address a critical problem for the entire embedded systems design industry, that of programming parallel processors. The UK has a vested interest in work of this type, as it hosts 40% of the European independent semiconductor design market, from embedded processors (ARM, Picochip) to chipsets (ICERA, Cambridge Silicon Radio). Furthermore, the resulting FPGA design tools can produce better results than current offerings and so can have a major impact in current FPGA markets whilst increasing the uptake of FPGA to expand the size of the market itself. This should have a major impact with the UK's indigenous FPGA platform vendor (e.g. Nallatech, VMETRO - now both part of Curtiss-Wright) and system design houses (e.g. QinetiQ, Selex). We foresee an impact on FPGA platform and device vendors worldwide (due to the increased sales of FPGA devices/platforms), and design tool vendors, who will have new design tools to sell to FPGA systems houses. To ensure these impacts we have incorporated strategic relations with three industrial partners into this project, including Xilinx (the FPGA device market leader), National Instruments (NI - a premier global supplier of FPGA embedded platforms). Ensuring Economic Impact The PI and CI are co-founders of CapnaDSP Ltd., an RTS spin-out commercialising recent FPGA design tool developments in the group. As Scott Fischaber indicates in his letter of support, CapnaDSP will work closely with the project team to ensure the relevance of the resulting technology to their design problems and will potentially license the resulting technology. The increased abstraction level and more productive FPGA design route this project promises have attracted Xilinx and NI (see letters of support from Xilinx's Stephen Neuendorffer and NI's Newton Petersen). Both will supply 'real-world' application demonstrators for the resulting technology, and will interact with the project team throughout it's term. Xilinx will supply equipment and software to support this project, and we plan to have researchers at NI and Xilinx's headquarters (Austin, Texas and San Jose, USA) during the latter parts of the project to ensure impact with them. In addition, the CI will also use a long-standing relationship with Prof. Ian Phillips of ARM to investigate embedded multiprocessor application of this technology via informal meeting and engagements such as the ARM External Speakers Conference and the UK Design Forum. What are The Skills/Trained People Benefits of this Research? The researchers on this project will avail of the unique industry-facing research experience of ECIT (http://www.ecit.qub.ac.uk) at Queen's University, and will develop a unique balance of technical and industry focused research skills. Furthermore, the opportunity to interact and spend time on placement with Xilinx and NI will expose the projects' researchers to world class FPGA system design researchers and facilities, a unique opportunity for them, and one which inherently builds on the research experience based in ECIT specifically, and the UK in general. These interactions form an effective economic and skills impact strategy, ensuring close contact with industry, real-world applicability of the resulting technology, and a set of researchers uniquely balanced between technological innovation and real-world system needs. They are a key, fundamental part of this project and integrated into it's nature, planning and execution. We anticipate considerable industrial and commercial interest in the results of this project as a result of these interactions.</gtr:potentialImpactText><gtr:fund><gtr:end>2014-02-28</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2010-10-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>450322</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs><gtr:furtherFundingOutput><gtr:amountPounds>35000</gtr:amountPounds><gtr:country>Unknown</gtr:country><gtr:currCode>USD</gtr:currCode><gtr:currCountryCode>Ecuador</gtr:currCountryCode><gtr:currLang>es_EC</gtr:currLang><gtr:description>Keysight Technologies Research Gift</gtr:description><gtr:fundingOrg>Keysight Technologies</gtr:fundingOrg><gtr:id>CEA028DA-D141-478A-B67C-3D3E8C5BD540</gtr:id><gtr:outcomeId>58c6c2f858e793.75958689</gtr:outcomeId><gtr:sector>Private</gtr:sector><gtr:start>2016-11-01</gtr:start></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>102429</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>InvestNI Proof-of-Concept</gtr:description><gtr:end>2018-02-02</gtr:end><gtr:fundingOrg>Invest Northern Ireland</gtr:fundingOrg><gtr:id>C22ED723-2B36-4E03-B575-15D9B9EBFE7F</gtr:id><gtr:outcomeId>58c6c275600877.79757440</gtr:outcomeId><gtr:sector>Public</gtr:sector><gtr:start>2016-12-01</gtr:start></gtr:furtherFundingOutput></gtr:furtherFundingOutputs><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>Modern electronic systems, such as advanced driver assistance, 5G communications or high performance data processing, depending the ability to be able to perform complex arithmetic operations very quickly. To do this in many cases demands custom circuit architectures realised on devices such as Field Programmable Gate Arrays (FPGAs) and an associated very demanding design process. This project has shown that this is not necessary. It has shown that the use of very large scale multicore architectures, built from very fine-grained, software-programmable processors, can achieve performance as high and cost as low as custom circuits. This is a unique result, and this project is the first to have shown it. This project has developed such a processor and a series of complex custom computer architectures based upon it and demonstrated its novelty via empirical measurement.</gtr:description><gtr:exploitationPathways>This work may be of great importance to designers of custom computing architectures on FPGA of two kinds. The first are those who wish to realise computationally complex operations with high performance, low cost and short design cycle. The second are tool developers, who could use the processor developed under this project as a target for their compilers and design tools, for automatic generation of such custom computers from a domain-specific operation description language.</gtr:exploitationPathways><gtr:id>2C1218BC-4A71-4382-A7D3-CA91CE2C1091</gtr:id><gtr:outcomeId>546cc0d5ab40b6.00864615</gtr:outcomeId><gtr:sectors><gtr:sector>Aerospace, Defence and Marine,Chemicals,Digital/Communication/Information Technologies (including Software),Electronics,Financial Services, and Management Consultancy,Manufacturing, including Industrial Biotechology,Pharmaceuticals and Medical Biotechnology</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>9BC9C3CF-7D7B-48FC-81F1-81F11EB2E466</gtr:id><gtr:title>Architectural Synthesis of Multi-SIMD Dataflow Accelerators for FPGA</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Parallel and Distributed Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e1ae91a136cc1808e002adb45e242f69"><gtr:id>e1ae91a136cc1808e002adb45e242f69</gtr:id><gtr:otherNames>Wu Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2018-01-01</gtr:date><gtr:outcomeId>5aa2649cea1a56.48592447</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>298540FE-CDBF-40E5-AD7B-E539D8D0258B</gtr:id><gtr:title>Software defined FFT architecture for IEEE 802.11ac</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5d744b37eab5d54815ab8dca6c36aae5"><gtr:id>5d744b37eab5d54815ab8dca6c36aae5</gtr:id><gtr:otherNames>Wang P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>546cc2a0187439.17227848</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>DBCF8D5D-9267-4F63-90E6-F828922967F3</gtr:id><gtr:title>Soft-core stream processing on FPGA: An FFT case study</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5d744b37eab5d54815ab8dca6c36aae5"><gtr:id>5d744b37eab5d54815ab8dca6c36aae5</gtr:id><gtr:otherNames>Wang P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>546cc2a03f57b9.73649308</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D0E0D30D-F5D2-40A4-BA1B-18E71E6AC8DE</gtr:id><gtr:title>Soft-core stream processor for sliding window applications</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5d744b37eab5d54815ab8dca6c36aae5"><gtr:id>5d744b37eab5d54815ab8dca6c36aae5</gtr:id><gtr:otherNames>Wang P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>546cc2a069eb53.75608688</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>911893E8-6CD2-4377-82CB-96B51DBD69BE</gtr:id><gtr:title>Streaming Elements for FPGA Signal and Image Processing Accelerators</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5d744b37eab5d54815ab8dca6c36aae5"><gtr:id>5d744b37eab5d54815ab8dca6c36aae5</gtr:id><gtr:otherNames>Wang P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>56d86514a89976.06276816</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>EB048667-DBC9-49FD-9B3E-0E48725B3C38</gtr:id><gtr:title>Bounded Selective Spanning with Extended Fast Enumeration for MIMO-OFDM Systems Detection</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/709c379d92afa6c0e0a57ff95d8c04aa"><gtr:id>709c379d92afa6c0e0a57ff95d8c04aa</gtr:id><gtr:otherNames>Yun Wu</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>56d868c52a6e30.82266156</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>9003C9CF-5DB5-43C4-A9D8-1BF53FAFA8DC</gtr:id><gtr:title>A kernel interleaved scheduling method for streaming applications on soft-core vector processors</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6aba4e2a60f840881ef03d0d44181cb7"><gtr:id>6aba4e2a60f840881ef03d0d44181cb7</gtr:id><gtr:otherNames>Zheng C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4577-0802-2</gtr:isbn><gtr:outcomeId>56d86833b612d9.61208506</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>CD676C1A-1B4B-44BC-88BC-BAF12D3DCEC4</gtr:id><gtr:title>Software-Defined Sphere Decoding for FPGA-Based MIMO Detection</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Signal Processing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/bad468c38fe16acac9282335c3a42a62"><gtr:id>bad468c38fe16acac9282335c3a42a62</gtr:id><gtr:otherNames>Xuezheng Chu</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>546cc2a0de8a50.28337657</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>BE7FCA57-9635-41E6-B5E6-E5C2B9A05FCC</gtr:id><gtr:title>High performance real-time Pre-Processing for Fixed-Complexity Sphere Decoder</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e1ae91a136cc1808e002adb45e242f69"><gtr:id>e1ae91a136cc1808e002adb45e242f69</gtr:id><gtr:otherNames>Wu Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>546cc2a08fd8e6.75437598</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>DDEEDD6F-28AF-4BBC-AF1C-F65A7EA2C2DC</gtr:id><gtr:title>FPGA-based Tabu search for detection in large-scale MIMO systems</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e1ae91a136cc1808e002adb45e242f69"><gtr:id>e1ae91a136cc1808e002adb45e242f69</gtr:id><gtr:otherNames>Wu Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>56d865147a2764.95305188</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/H051155/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>