[INF:CM0023] Creating log file ../../../build/regression/YosysVerx/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] vexriscv.demo.GenFull.v:51:1: No timescale set for "InstructionCache".

[WRN:PA0205] vexriscv.demo.GenFull.v:357:1: No timescale set for "DataCache".

[WRN:PA0205] vexriscv.demo.GenFull.v:1059:1: No timescale set for "vexriscv.demo.GenFull".

[INF:CP0300] Compilation...

[INF:CP0303] vexriscv.demo.GenFull.v:357:1: Compile module "work@DataCache".

[INF:CP0303] vexriscv.demo.GenFull.v:51:1: Compile module "work@InstructionCache".

[INF:CP0303] vexriscv.demo.GenFull.v:1059:1: Compile module "work@vexriscv.demo.GenFull".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] vexriscv.demo.GenFull.v:366:15: Implicit port type (wire) for "io_cpu_memory_isWrite",
there are 9 more instances of this message.

[NTE:CP0309] vexriscv.demo.GenFull.v:60:21: Implicit port type (wire) for "io_cpu_fetch_data",
there are 15 more instances of this message.

[NTE:CP0309] vexriscv.demo.GenFull.v:1069:15: Implicit port type (wire) for "debug_resetOut",
there are 9 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] vexriscv.demo.GenFull.v:1059:1: Top level module "work@vexriscv.demo.GenFull".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                               294
assignment                                          1779
attribute                                              1
begin                                               1073
bit_select                                           550
case_item                                            534
case_stmt                                            126
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            2853
cont_assign                                          969
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                        294
function                                               9
if_else                                               37
if_stmt                                              538
int_typespec                                           9
int_var                                                4
io_decl                                               11
logic_net                                           1721
logic_typespec                                       125
logic_var                                              1
module                                                 4
operation                                           1334
package                                                2
part_select                                          281
port                                                 125
range                                                 38
ref_obj                                             6171
sys_func_call                                         24
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ../../../build/regression/YosysVerx/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 8


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysVerx/vexriscv.demo.GenFull.v | ${SURELOG_DIR}/build/regression/YosysVerx/roundtrip/vexriscv.demo.GenFull_000.v | 2946 | 7202 |