// Seed: 930388239
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd16
) (
    output supply1 id_0,
    output wor id_1,
    input wire id_2,
    input tri1 id_3,
    input uwire id_4,
    output supply1 id_5,
    output wor id_6,
    output tri _id_7,
    output wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wor id_11
);
  integer [id_7 : 1] id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1 == id_1;
endmodule
