AArch64 ISA2.F.FF+cachesync+dmb.sy+dmb.sy
"CacheSyncdWW Iffe DMB.SYdRW Iffe DMB.SYdRR Fife"
Cycle=DMB.SYdRW Iffe DMB.SYdRR Fife CacheSyncdWW Iffe
Relax=Iffe Fife
Safe=DMB.SYdRW DMB.SYdRR CacheSyncdWW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Iff Fif
Orig=CacheSyncdWW Iffe DMB.SYdRW Iffe DMB.SYdRR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself06; 0:X2=P1:Lself07;
1:X1=0x14000001; 1:X2=P2:Lself08;
}
 P0          | P1          | P2        ;
 STR W0,[X1] | Lself07:    | Lself08:  ;
 DC CVAU,X1  | B L00       | B L02     ;
 DSB ISH     | MOV W0,#2   | MOV W0,#2 ;
 IC IVAU,X1  | B L01       | B L03     ;
 DSB ISH     | L00:        | L02:      ;
 STR W0,[X2] | MOV W0,#1   | MOV W0,#1 ;
             | L01:        | L03:      ;
             | DMB SY      | DMB SY    ;
             | STR W1,[X2] | Lself06:  ;
             |             | B L04     ;
             |             | MOV W1,#2 ;
             |             | B L05     ;
             |             | L04:      ;
             |             | MOV W1,#1 ;
             |             | L05:      ;
exists
(1:X0=0x2 /\ 2:X0=0x2 /\ 2:X1=0x1)
