# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../emif_test.srcs/sources_1/ip/clk_wiz_0" \
"../../../../emif_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../emif_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../emif_test.srcs/sources_1/new/emif_control.v" \
"../../../../emif_test.srcs/sources_1/new/emif_read.v" \
"../../../../emif_test.srcs/sources_1/new/emif_test.v" \
"../../../../emif_test.srcs/sources_1/new/emif_write.v" \
"../../../../emif_test.srcs/sources_1/new/sync_emif_clk.v" \
"../../../../emif_test.srcs/sim_1/new/vtf_emif_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
