<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VESONT: VGA_Driver/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VESONT<span id="projectnumber">&#160;1.0</span>
   </div>
   <div id="projectbrief">desining and building an API</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9b768d0e950171b13bc0719abe82d43d.html">VGA_Driver</a></li><li class="navelem"><a class="el" href="dir_fe45b668cd14c40102b28325e3244a12.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_32f86ed8e78a3c4c2e8810545671b150.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_83b28ef478328a921725f130b513817c.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_hal_rcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__hal__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#ifndef __STM32F4xx_HAL_RCC_H</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define __STM32F4xx_HAL_RCC_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/* Include RCC HAL Extended module */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/* (include on top of file since RCC structures are defined in extended file) */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal__rcc__ex_8h.html">stm32f4xx_hal_rcc_ex.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="foldopen" id="foldopen00049" data-start="{" data-end="};">
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html">   49</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>{</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">   51</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a>;       </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">   54</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a>;             </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">   57</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a>;             </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">   60</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">HSIState</a>;             </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">   63</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">HSICalibrationValue</a>;  </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">   66</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">LSIState</a>;             </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">   69</a></span>  <a class="code hl_struct" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a> <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>;        </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>}<a class="code hl_struct" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>;</div>
</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="foldopen" id="foldopen00075" data-start="{" data-end="};">
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html">   75</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>{</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">   77</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>;             </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">   80</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">SYSCLKSource</a>;          </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">   83</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>;         </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">   86</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>;        </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">   89</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>;        </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>}<a class="code hl_struct" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>;</div>
</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define RCC_OSCILLATORTYPE_NONE            0x00000000U</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSE             0x00000001U</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI             0x00000002U</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define RCC_OSCILLATORTYPE_LSE             0x00000004U</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define RCC_OSCILLATORTYPE_LSI             0x00000008U</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define RCC_HSE_OFF                      0x00000000U</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define RCC_HSE_ON                       RCC_CR_HSEON</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define RCC_HSE_BYPASS                   ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON))</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define RCC_LSE_OFF                    0x00000000U</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define RCC_LSE_ON                     RCC_BDCR_LSEON</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define RCC_LSE_BYPASS                 ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON))</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define RCC_HSI_OFF                      ((uint8_t)0x00)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define RCC_HSI_ON                       ((uint8_t)0x01)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define RCC_HSICALIBRATION_DEFAULT       0x10U         </span><span class="comment">/* Default HSI calibration trimming value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define RCC_LSI_OFF                      ((uint8_t)0x00)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define RCC_LSI_ON                       ((uint8_t)0x01)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define RCC_PLL_NONE                      ((uint8_t)0x00)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define RCC_PLL_OFF                       ((uint8_t)0x01)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define RCC_PLL_ON                        ((uint8_t)0x02)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define RCC_PLLP_DIV2                  0x00000002U</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define RCC_PLLP_DIV4                  0x00000004U</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define RCC_PLLP_DIV6                  0x00000006U</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define RCC_PLLP_DIV8                  0x00000008U</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define RCC_PLLSOURCE_HSI                RCC_PLLCFGR_PLLSRC_HSI</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define RCC_PLLSOURCE_HSE                RCC_PLLCFGR_PLLSRC_HSE</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define RCC_CLOCKTYPE_SYSCLK             0x00000001U</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define RCC_CLOCKTYPE_HCLK               0x00000002U</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define RCC_CLOCKTYPE_PCLK1              0x00000004U</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define RCC_CLOCKTYPE_PCLK2              0x00000008U</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLRCLK         ((uint32_t)(RCC_CFGR_SW_0 | RCC_CFGR_SW_1))</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">  214</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSI     RCC_CFGR_SWS_HSI   </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">  215</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSE     RCC_CFGR_SWS_HSE   </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">  216</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK  RCC_CFGR_SWS_PLL   </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#gafb2aec046cc6759c3b290a3eeebe7d75">  217</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLRCLK ((uint32_t)(RCC_CFGR_SWS_0 | RCC_CFGR_SWS_1))   </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE1_DIV1</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE1_DIV2</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE1_DIV4</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE1_DIV8</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE1_DIV16</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_NO_CLK          0x00000000U</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_LSE             0x00000100U</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_LSI             0x00000200U</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIVX        0x00000300U</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV2        0x00020300U</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV3        0x00030300U</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV4        0x00040300U</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV5        0x00050300U</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV6        0x00060300U</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV7        0x00070300U</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV8        0x00080300U</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV9        0x00090300U</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV10       0x000A0300U</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV11       0x000B0300U</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV12       0x000C0300U</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV13       0x000D0300U</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV14       0x000E0300U</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV15       0x000F0300U</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV16       0x00100300U</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV17       0x00110300U</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV18       0x00120300U</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV19       0x00130300U</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV20       0x00140300U</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV21       0x00150300U</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV22       0x00160300U</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV23       0x00170300U</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV24       0x00180300U</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV25       0x00190300U</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV26       0x001A0300U</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV27       0x001B0300U</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV28       0x001C0300U</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV29       0x001D0300U</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV30       0x001E0300U</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV31       0x001F0300U</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define RCC_MCO1                         0x00000000U</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#define RCC_MCO2                         0x00000001U</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#define RCC_MCO1SOURCE_HSI               0x00000000U</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#define RCC_MCO1SOURCE_LSE               RCC_CFGR_MCO1_0</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#define RCC_MCO1SOURCE_HSE               RCC_CFGR_MCO1_1</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#define RCC_MCO1SOURCE_PLLCLK            RCC_CFGR_MCO1</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#define RCC_MCODIV_1                    0x00000000U</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define RCC_MCODIV_2                    RCC_CFGR_MCO1PRE_2</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#define RCC_MCODIV_3                    ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#define RCC_MCODIV_4                    ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#define RCC_MCODIV_5                    RCC_CFGR_MCO1PRE</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define RCC_IT_LSIRDY                    ((uint8_t)0x01)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define RCC_IT_LSERDY                    ((uint8_t)0x02)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define RCC_IT_HSIRDY                    ((uint8_t)0x04)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define RCC_IT_HSERDY                    ((uint8_t)0x08)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#define RCC_IT_PLLRDY                    ((uint8_t)0x10)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define RCC_IT_PLLI2SRDY                 ((uint8_t)0x20)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define RCC_IT_CSS                       ((uint8_t)0x80)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/* Flags in the CR register */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">#define RCC_FLAG_HSIRDY                  ((uint8_t)0x21)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define RCC_FLAG_HSERDY                  ((uint8_t)0x31)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#define RCC_FLAG_PLLRDY                  ((uint8_t)0x39)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">#define RCC_FLAG_PLLI2SRDY               ((uint8_t)0x3B)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/* Flags in the BDCR register */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#define RCC_FLAG_LSERDY                  ((uint8_t)0x41)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">/* Flags in the CSR register */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define RCC_FLAG_LSIRDY                  ((uint8_t)0x61)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define RCC_FLAG_BORRST                  ((uint8_t)0x79)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define RCC_FLAG_PINRST                  ((uint8_t)0x7A)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#define RCC_FLAG_PORRST                  ((uint8_t)0x7B)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define RCC_FLAG_SFTRST                  ((uint8_t)0x7C)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#define RCC_FLAG_IWDGRST                 ((uint8_t)0x7D)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#define RCC_FLAG_WWDGRST                 ((uint8_t)0x7E)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#define RCC_FLAG_LPWRRST                 ((uint8_t)0x7F)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOAEN);\</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOAEN);\</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOBEN);\</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOBEN);\</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOCEN);\</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOCEN);\</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOHEN);\</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOHEN);\</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">                                         } while(0U)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA1EN);\</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA1EN);\</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">                                         } while(0U)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2EN);\</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2EN);\</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOAEN))</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOBEN))</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOCEN))</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOHEN))</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DMA1EN))</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DMA2EN))</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOAEN)) != RESET)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOBEN)) != RESET)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOCEN)) != RESET)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOHEN)) != RESET)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_ENABLED()         ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_DMA1EN)) != RESET)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_ENABLED()         ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_DMA2EN)) != RESET)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOAEN)) == RESET)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOBEN)) == RESET)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOCEN)) == RESET)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOHEN)) == RESET)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_DISABLED()        ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_DMA1EN)) == RESET)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_DISABLED()        ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_DMA2EN)) == RESET)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#define __HAL_RCC_TIM5_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="preprocessor">#define __HAL_RCC_TIM5_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM5EN))</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_WWDGEN))</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI2EN))</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART2EN))</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C1EN))</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C2EN))</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_PWREN))</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) != RESET)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) != RESET)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) != RESET)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) != RESET)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) != RESET)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) != RESET)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) != RESET)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) == RESET)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) == RESET)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) == RESET)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) == RESET)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) == RESET)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) == RESET)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) == RESET)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#define __HAL_RCC_USART6_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART6EN);\</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART6EN);\</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">#define __HAL_RCC_ADC1_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN);\</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN);\</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">#define __HAL_RCC_TIM9_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN);\</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN);\</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#define __HAL_RCC_TIM11_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN);\</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN);\</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM1EN))</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART1EN))</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">#define __HAL_RCC_USART6_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART6EN))</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">#define __HAL_RCC_ADC1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC1EN))</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI1EN))</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SYSCFGEN))</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">#define __HAL_RCC_TIM9_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM9EN))</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#define __HAL_RCC_TIM11_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM11EN))</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) != RESET)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) != RESET)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define __HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART6EN)) != RESET)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) != RESET)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) != RESET)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SYSCFGEN)) != RESET)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM9EN)) != RESET)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM11EN)) != RESET)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span> </div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) == RESET)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) == RESET)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#define __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART6EN)) == RESET)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) == RESET)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) == RESET)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SYSCFGEN)) == RESET)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM9EN)) == RESET)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM11EN)) == RESET)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">#define __HAL_RCC_GPIOA_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST))</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="preprocessor">#define __HAL_RCC_GPIOB_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOBRST))</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">#define __HAL_RCC_GPIOC_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOCRST))</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">#define __HAL_RCC_GPIOH_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST))</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#define __HAL_RCC_DMA1_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST))</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">#define __HAL_RCC_DMA2_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST))</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">#define __HAL_RCC_AHB1_RELEASE_RESET()  (RCC-&gt;AHB1RSTR = 0x00U)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="preprocessor">#define __HAL_RCC_GPIOA_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOARST))</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="preprocessor">#define __HAL_RCC_GPIOB_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOBRST))</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="preprocessor">#define __HAL_RCC_GPIOC_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOCRST))</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">#define __HAL_RCC_GPIOH_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOHRST))</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">#define __HAL_RCC_DMA1_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_DMA1RST))</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">#define __HAL_RCC_DMA2_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_DMA2RST))</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="preprocessor">#define __HAL_RCC_TIM5_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM5RST))</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define __HAL_RCC_WWDG_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_WWDGRST))</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#define __HAL_RCC_SPI2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI2RST))</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="preprocessor">#define __HAL_RCC_USART2_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART2RST))</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="preprocessor">#define __HAL_RCC_I2C1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C1RST))</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="preprocessor">#define __HAL_RCC_I2C2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C2RST))</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">#define __HAL_RCC_PWR_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_PWRRST))</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()   (RCC-&gt;APB1RSTR = 0x00U)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="preprocessor">#define __HAL_RCC_TIM5_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM5RST))</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#define __HAL_RCC_WWDG_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_WWDGRST))</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#define __HAL_RCC_SPI2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI2RST))</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">#define __HAL_RCC_USART2_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART2RST))</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="preprocessor">#define __HAL_RCC_I2C1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C1RST))</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="preprocessor">#define __HAL_RCC_I2C2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C2RST))</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">#define __HAL_RCC_PWR_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_PWRRST))</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="preprocessor">#define __HAL_RCC_TIM1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM1RST))</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">#define __HAL_RCC_USART1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART1RST))</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="preprocessor">#define __HAL_RCC_USART6_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART6RST))</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="preprocessor">#define __HAL_RCC_ADC_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADCRST))</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">#define __HAL_RCC_SPI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI1RST))</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#define __HAL_RCC_SYSCFG_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST))</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="preprocessor">#define __HAL_RCC_TIM9_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM9RST))</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="preprocessor">#define __HAL_RCC_TIM11_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM11RST))</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()   (RCC-&gt;APB2RSTR = 0x00U)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">#define __HAL_RCC_TIM1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM1RST))</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">#define __HAL_RCC_USART1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART1RST))</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="preprocessor">#define __HAL_RCC_USART6_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART6RST))</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">#define __HAL_RCC_ADC_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADCRST))</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">#define __HAL_RCC_SPI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI1RST))</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#define __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SYSCFGRST))</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">#define __HAL_RCC_TIM9_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM9RST))</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="preprocessor">#define __HAL_RCC_TIM11_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM11RST))</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN))</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN))</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN))</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN))</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE()     (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN))</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE()     (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN))</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOALPEN))</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOBLPEN))</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOCLPEN))</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOHLPEN))</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE()    (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DMA1LPEN))</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE()    (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DMA2LPEN))</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">#define __HAL_RCC_TIM5_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN))</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN))</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN))</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART2LPEN))</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN))</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN))</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_PWRLPEN))</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span> </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="preprocessor">#define __HAL_RCC_TIM5_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM5LPEN))</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_WWDGLPEN))</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI2LPEN))</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART2LPEN))</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C1LPEN))</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C2LPEN))</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_PWRLPEN))</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM1LPEN))</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_USART1LPEN))</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">#define __HAL_RCC_USART6_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_USART6LPEN))</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN))</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN))</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN))</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="preprocessor">#define __HAL_RCC_TIM9_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN))</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="preprocessor">#define __HAL_RCC_TIM11_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN))</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span> </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM1LPEN))</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_USART1LPEN))</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="preprocessor">#define __HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_USART6LPEN))</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC1LPEN))</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI1LPEN))</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SYSCFGLPEN))</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="preprocessor">#define __HAL_RCC_TIM9_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM9LPEN))</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">#define __HAL_RCC_TIM11_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM11LPEN))</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">  831</a></span><span class="preprocessor">#define __HAL_RCC_HSI_ENABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="preprocessor">#define __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="foldopen" id="foldopen00841" data-start="" data-end="">
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga7bccced288554b8598110b465701fad0">  841</a></span><span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) (MODIFY_REG(RCC-&gt;CR,\</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="preprocessor">        RCC_CR_HSITRIM, (uint32_t)(__HSICalibrationValue__) &lt;&lt; RCC_CR_HSITRIM_Pos))</span></div>
</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">  859</a></span><span class="preprocessor">#define __HAL_RCC_LSI_ENABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="preprocessor">#define __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE)</span></div>
<div class="foldopen" id="foldopen00890" data-start="" data-end="">
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">  890</a></span><span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__STATE__)                         \</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="preprocessor">                    do {                                        \</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="preprocessor">                      if ((__STATE__) == RCC_HSE_ON)            \</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="preprocessor">                      {                                         \</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);         \</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="preprocessor">                      }                                         \</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_BYPASS)   \</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="preprocessor">                      {                                         \</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);        \</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);         \</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">                      }                                         \</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="preprocessor">                      else                                      \</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="preprocessor">                      {                                         \</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);       \</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);      \</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">                      }                                         \</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="preprocessor">                    } while(0U)</span></div>
</div>
<div class="foldopen" id="foldopen00933" data-start="" data-end="">
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">  933</a></span><span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__STATE__) \</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">                    do {                                       \</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="preprocessor">                      if((__STATE__) == RCC_LSE_ON)            \</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">                      {                                        \</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);    \</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="preprocessor">                      }                                        \</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="preprocessor">                      else if((__STATE__) == RCC_LSE_BYPASS)   \</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="preprocessor">                      {                                        \</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);   \</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);    \</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="preprocessor">                      }                                        \</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">                      else                                     \</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="preprocessor">                      {                                        \</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);  \</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP); \</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="preprocessor">                      }                                        \</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="preprocessor">                    } while(0U)</span></div>
</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">  961</a></span><span class="preprocessor">#define __HAL_RCC_RTC_ENABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="preprocessor">#define __HAL_RCC_RTC_DISABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span> </div>
<div class="foldopen" id="foldopen00985" data-start="" data-end="">
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">  985</a></span><span class="preprocessor">#define __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) &amp; RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ?    \</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="preprocessor">                                                 MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) &amp; 0xFFFFCFFU)) : CLEAR_BIT(RCC-&gt;CFGR, RCC_CFGR_RTCPRE)</span></div>
</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span> </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__);    \</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">                                                    RCC-&gt;BDCR |= ((__RTCCLKSource__) &amp; 0x00000FFFU);  \</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">                                                   } while(0U)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span> </div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">  999</a></span><span class="preprocessor">#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL))</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga85dc62f0fcb14981c47d7f7da25e26d6"> 1006</a></span><span class="preprocessor">#define  __HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC-&gt;CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span> </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0"> 1013</a></span><span class="preprocessor">#define __HAL_RCC_BACKUPRESET_FORCE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="preprocessor">#define __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696"> 1030</a></span><span class="preprocessor">#define __HAL_RCC_PLL_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">#define __HAL_RCC_PLL_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gaf9a8466f991888332ec978dc92c62d7d"> 1041</a></span><span class="preprocessor">#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gabca62f581e6c2553cca7ef0d7a2a4b7f"> 1052</a></span><span class="preprocessor">#define __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__))</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#ga32f72b8c5b7e97b415867c57f9fafed6"> 1070</a></span><span class="preprocessor">#define __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__))</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span> </div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2"> 1081</a></span><span class="preprocessor">#define __HAL_RCC_GET_SYSCLK_SOURCE() (RCC-&gt;CFGR &amp; RCC_CFGR_SWS)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span> </div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#ga3ea1390f8124e2b3b8d53e95541d6e53"> 1089</a></span><span class="preprocessor">#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLSRC))</span></div>
<div class="foldopen" id="foldopen01113" data-start="" data-end="">
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e"> 1113</a></span><span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="preprocessor">                 MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))</span></div>
</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span> </div>
<div class="foldopen" id="foldopen01134" data-start="" data-end="">
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___m_c_ox___clock___config.html#gabb7360422910dd65312786fc49722d25"> 1134</a></span><span class="preprocessor">#define __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">    MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) &lt;&lt; 3U)));</span></div>
</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405"> 1156</a></span><span class="preprocessor">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span> </div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50"> 1169</a></span><span class="preprocessor">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &amp;= (uint8_t)(~(__INTERRUPT__)))</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span> </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139"> 1183</a></span><span class="preprocessor">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span> </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d"> 1197</a></span><span class="preprocessor">#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span> </div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0"> 1202</a></span><span class="preprocessor">#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC-&gt;CSR |= RCC_CSR_RMVF)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span> </div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga80017c6bf8a5c6f53a1a21bb8db93a82"> 1222</a></span><span class="preprocessor">#define RCC_FLAG_MASK  ((uint8_t)0x1FU)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) &gt;&gt; 5U) == 1U)? RCC-&gt;CR :((((__FLAG__) &gt;&gt; 5U) == 2U) ? RCC-&gt;BDCR :((((__FLAG__) &gt;&gt; 5U) == 3U)? RCC-&gt;CSR :RCC-&gt;CIR))) &amp; (1U &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK)))!= 0U)? 1U : 0U)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span> </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment">/* Initialization and de-initialization functions  ******************************/</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_DeInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_OscConfig(<a class="code hl_struct" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct);</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_ClockConfig(<a class="code hl_struct" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency);</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">/* Peripheral Control functions  ************************************************/</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="keywordtype">void</span>     HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="keywordtype">void</span>     HAL_RCC_EnableCSS(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="keywordtype">void</span>     HAL_RCC_DisableCSS(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>uint32_t HAL_RCC_GetSysClockFreq(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>uint32_t HAL_RCC_GetHCLKFreq(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>uint32_t HAL_RCC_GetPCLK1Freq(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>uint32_t HAL_RCC_GetPCLK2Freq(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="keywordtype">void</span>     HAL_RCC_GetOscConfig(<a class="code hl_struct" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct);</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="keywordtype">void</span>     HAL_RCC_GetClockConfig(<a class="code hl_struct" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency);</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span> </div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment">/* CSS NMI IRQ handler */</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="keywordtype">void</span> HAL_RCC_NMI_IRQHandler(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span> </div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment">/* User Callbacks in non blocking mode (IT mode) */</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="keywordtype">void</span> HAL_RCC_CSSCallback(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span> </div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="preprocessor">#define RCC_OFFSET                 (RCC_BASE - PERIPH_BASE)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment">/* --- CR Register --- */</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment">/* Alias word address of HSION bit */</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="preprocessor">#define RCC_CR_OFFSET              (RCC_OFFSET + 0x00U)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="preprocessor">#define RCC_HSION_BIT_NUMBER       0x00U</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="preprocessor">#define RCC_CR_HSION_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_HSION_BIT_NUMBER * 4U))</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment">/* Alias word address of CSSON bit */</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="preprocessor">#define RCC_CSSON_BIT_NUMBER       0x13U</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="preprocessor">#define RCC_CR_CSSON_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_CSSON_BIT_NUMBER * 4U))</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment">/* Alias word address of PLLON bit */</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="preprocessor">#define RCC_PLLON_BIT_NUMBER       0x18U</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">#define RCC_CR_PLLON_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLON_BIT_NUMBER * 4U))</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span> </div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">/* --- BDCR Register --- */</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">/* Alias word address of RTCEN bit */</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="preprocessor">#define RCC_BDCR_OFFSET            (RCC_OFFSET + 0x70U)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="preprocessor">#define RCC_RTCEN_BIT_NUMBER       0x0FU</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="preprocessor">#define RCC_BDCR_RTCEN_BB          (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U))</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment">/* Alias word address of BDRST bit */</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="preprocessor">#define RCC_BDRST_BIT_NUMBER       0x10U</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="preprocessor">#define RCC_BDCR_BDRST_BB          (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_BDRST_BIT_NUMBER * 4U))</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span> </div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment">/* --- CSR Register --- */</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">/* Alias word address of LSION bit */</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="preprocessor">#define RCC_CSR_OFFSET             (RCC_OFFSET + 0x74U)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="preprocessor">#define RCC_LSION_BIT_NUMBER        0x00U</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="preprocessor">#define RCC_CSR_LSION_BB           (PERIPH_BB_BASE + (RCC_CSR_OFFSET * 32U) + (RCC_LSION_BIT_NUMBER * 4U))</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span> </div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment">/* CR register byte 3 (Bits[23:16]) base address */</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="preprocessor">#define RCC_CR_BYTE2_ADDRESS       0x40023802U</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span> </div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment">/* CIR register byte 2 (Bits[15:8]) base address */</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="preprocessor">#define RCC_CIR_BYTE1_ADDRESS      ((uint32_t)(RCC_BASE + 0x0CU + 0x01U))</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span> </div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment">/* CIR register byte 3 (Bits[23:16]) base address */</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="preprocessor">#define RCC_CIR_BYTE2_ADDRESS      ((uint32_t)(RCC_BASE + 0x0CU + 0x02U))</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span> </div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment">/* BDCR register base address */</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">#define RCC_BDCR_BYTE0_ADDRESS     (PERIPH_BASE + RCC_BDCR_OFFSET)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span> </div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="preprocessor">#define RCC_DBP_TIMEOUT_VALUE      2U</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="preprocessor">#define RCC_LSE_TIMEOUT_VALUE      LSE_STARTUP_TIMEOUT</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span> </div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="preprocessor">#define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="preprocessor">#define HSI_TIMEOUT_VALUE          2U  </span><span class="comment">/* 2 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="preprocessor">#define LSI_TIMEOUT_VALUE          2U  </span><span class="comment">/* 2 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="preprocessor">#define CLOCKSWITCH_TIMEOUT_VALUE  5000U </span><span class="comment">/* 5 s */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span> </div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) &lt;= 15U)</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span> </div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="preprocessor">#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="preprocessor">                         ((HSE) == RCC_HSE_BYPASS))</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span> </div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="preprocessor">#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="preprocessor">                         ((LSE) == RCC_LSE_BYPASS))</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span> </div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="preprocessor">#define IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON))</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span> </div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="preprocessor">#define IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON))</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span> </div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="preprocessor">#define IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON))</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span> </div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="preprocessor">#define IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || \</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="preprocessor">                                  ((SOURCE) == RCC_PLLSOURCE_HSE))</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span> </div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="preprocessor">#define IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) || \</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="preprocessor">                                     ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || \</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="preprocessor">                                     ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK) || \</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="preprocessor">                                     ((SOURCE) == RCC_SYSCLKSOURCE_PLLRCLK))</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span> </div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="preprocessor">#define IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) || \</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV3) || \</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) || \</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV5) || \</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV6) || \</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV7) || \</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) || \</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV9) || \</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV10) || \</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV11) || \</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV12) || \</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV13) || \</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV14) || \</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV15) || \</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16) || \</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV17) || \</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV18) || \</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV19) || \</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV20) || \</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV21) || \</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV22) || \</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV23) || \</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV24) || \</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV25) || \</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV26) || \</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV27) || \</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV28) || \</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV29) || \</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV30) || \</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV31))</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span> </div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">#define IS_RCC_PLLM_VALUE(VALUE) ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 63U))</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span> </div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">#define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2U) || ((VALUE) == 4U) || ((VALUE) == 6U) || ((VALUE) == 8U))</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span> </div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">#define IS_RCC_PLLQ_VALUE(VALUE) ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15U))</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span> </div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1)   || ((HCLK) == RCC_SYSCLK_DIV2)   || \</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV4)   || ((HCLK) == RCC_SYSCLK_DIV8)   || \</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV16)  || ((HCLK) == RCC_SYSCLK_DIV64)  || \</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || \</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV512))</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span> </div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">#define IS_RCC_CLOCKTYPE(CLK) ((1U &lt;= (CLK)) &amp;&amp; ((CLK) &lt;= 15U))</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span> </div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || \</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="preprocessor">                           ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || \</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">                           ((PCLK) == RCC_HCLK_DIV16))</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span> </div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">#define IS_RCC_MCO(MCOx) (((MCOx) == RCC_MCO1) || ((MCOx) == RCC_MCO2))</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span> </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="preprocessor">#define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || \</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK))</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span> </div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="preprocessor">#define IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1)  || ((DIV) == RCC_MCODIV_2) || \</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="preprocessor">                             ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || \</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="preprocessor">                             ((DIV) == RCC_MCODIV_5))</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="preprocessor">#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) &lt;= 0x1FU)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span> </div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>}</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span> </div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_HAL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_def.h:39</div></div>
<div class="ttc" id="astm32f4xx__hal__rcc__ex_8h_html"><div class="ttname"><a href="stm32f4xx__hal__rcc__ex_8h.html">stm32f4xx_hal_rcc_ex.h</a></div><div class="ttdoc">Header file of RCC HAL Extension module.</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition.</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:76</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a02b70c23b593a55814d887f483ea0871"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:80</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a082c91ea9f270509aca7ae6ec42c2a54"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:83</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a994aca51c40decfc340e045da1a6ca19"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:86</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a9bbc30e9f4ddf462bc1fa6ea273eb4db"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">RCC_ClkInitTypeDef::APB2CLKDivider</a></div><div class="ttdeci">uint32_t APB2CLKDivider</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:89</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_afe92b105bff8e698233c286bb3018384"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:77</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:50</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a23b9d1da2a92936c618d2416406275a3"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:51</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a49183e0be5cf522de0fa1968df0bf0d7"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:60</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a7ec4025786fa81e2a4bfc42832c0eddf"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">RCC_OscInitTypeDef::PLL</a></div><div class="ttdeci">RCC_PLLInitTypeDef PLL</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:69</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a9acc15f6278f950ef02d5d6f819f68e8"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:66</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_abb72dd5bfb99667e36d99b6887f80a0a"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">RCC_OscInitTypeDef::LSEState</a></div><div class="ttdeci">uint32_t LSEState</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:57</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_ad28b977e258a3ee788cd6c2d72430c30"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:63</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_ad499b1bbeeb8096235b534a9bfa53c9d"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:54</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition.</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc_ex.h:46</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
