// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_elem_data_0_V_read,
        in_elem_data_1_V_read,
        in_elem_data_2_V_read,
        in_elem_data_3_V_read,
        res_stream_V_data_0_V_din,
        res_stream_V_data_0_V_full_n,
        res_stream_V_data_0_V_write,
        res_stream_V_data_1_V_din,
        res_stream_V_data_1_V_full_n,
        res_stream_V_data_1_V_write,
        res_stream_V_data_2_V_din,
        res_stream_V_data_2_V_full_n,
        res_stream_V_data_2_V_write,
        res_stream_V_data_3_V_din,
        res_stream_V_data_3_V_full_n,
        res_stream_V_data_3_V_write,
        res_stream_V_data_4_V_din,
        res_stream_V_data_4_V_full_n,
        res_stream_V_data_4_V_write,
        res_stream_V_data_5_V_din,
        res_stream_V_data_5_V_full_n,
        res_stream_V_data_5_V_write,
        res_stream_V_data_6_V_din,
        res_stream_V_data_6_V_full_n,
        res_stream_V_data_6_V_write,
        res_stream_V_data_7_V_din,
        res_stream_V_data_7_V_full_n,
        res_stream_V_data_7_V_write,
        res_stream_V_data_8_V_din,
        res_stream_V_data_8_V_full_n,
        res_stream_V_data_8_V_write,
        res_stream_V_data_9_V_din,
        res_stream_V_data_9_V_full_n,
        res_stream_V_data_9_V_write,
        res_stream_V_data_10_V_din,
        res_stream_V_data_10_V_full_n,
        res_stream_V_data_10_V_write,
        res_stream_V_data_11_V_din,
        res_stream_V_data_11_V_full_n,
        res_stream_V_data_11_V_write,
        res_stream_V_data_12_V_din,
        res_stream_V_data_12_V_full_n,
        res_stream_V_data_12_V_write,
        res_stream_V_data_13_V_din,
        res_stream_V_data_13_V_full_n,
        res_stream_V_data_13_V_write,
        res_stream_V_data_14_V_din,
        res_stream_V_data_14_V_full_n,
        res_stream_V_data_14_V_write,
        res_stream_V_data_15_V_din,
        res_stream_V_data_15_V_full_n,
        res_stream_V_data_15_V_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [3:0] in_elem_data_0_V_read;
input  [3:0] in_elem_data_1_V_read;
input  [3:0] in_elem_data_2_V_read;
input  [3:0] in_elem_data_3_V_read;
output  [3:0] res_stream_V_data_0_V_din;
input   res_stream_V_data_0_V_full_n;
output   res_stream_V_data_0_V_write;
output  [3:0] res_stream_V_data_1_V_din;
input   res_stream_V_data_1_V_full_n;
output   res_stream_V_data_1_V_write;
output  [3:0] res_stream_V_data_2_V_din;
input   res_stream_V_data_2_V_full_n;
output   res_stream_V_data_2_V_write;
output  [3:0] res_stream_V_data_3_V_din;
input   res_stream_V_data_3_V_full_n;
output   res_stream_V_data_3_V_write;
output  [3:0] res_stream_V_data_4_V_din;
input   res_stream_V_data_4_V_full_n;
output   res_stream_V_data_4_V_write;
output  [3:0] res_stream_V_data_5_V_din;
input   res_stream_V_data_5_V_full_n;
output   res_stream_V_data_5_V_write;
output  [3:0] res_stream_V_data_6_V_din;
input   res_stream_V_data_6_V_full_n;
output   res_stream_V_data_6_V_write;
output  [3:0] res_stream_V_data_7_V_din;
input   res_stream_V_data_7_V_full_n;
output   res_stream_V_data_7_V_write;
output  [3:0] res_stream_V_data_8_V_din;
input   res_stream_V_data_8_V_full_n;
output   res_stream_V_data_8_V_write;
output  [3:0] res_stream_V_data_9_V_din;
input   res_stream_V_data_9_V_full_n;
output   res_stream_V_data_9_V_write;
output  [3:0] res_stream_V_data_10_V_din;
input   res_stream_V_data_10_V_full_n;
output   res_stream_V_data_10_V_write;
output  [3:0] res_stream_V_data_11_V_din;
input   res_stream_V_data_11_V_full_n;
output   res_stream_V_data_11_V_write;
output  [3:0] res_stream_V_data_12_V_din;
input   res_stream_V_data_12_V_full_n;
output   res_stream_V_data_12_V_write;
output  [3:0] res_stream_V_data_13_V_din;
input   res_stream_V_data_13_V_full_n;
output   res_stream_V_data_13_V_write;
output  [3:0] res_stream_V_data_14_V_din;
input   res_stream_V_data_14_V_full_n;
output   res_stream_V_data_14_V_write;
output  [3:0] res_stream_V_data_15_V_din;
input   res_stream_V_data_15_V_full_n;
output   res_stream_V_data_15_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg res_stream_V_data_0_V_write;
reg res_stream_V_data_1_V_write;
reg res_stream_V_data_2_V_write;
reg res_stream_V_data_3_V_write;
reg res_stream_V_data_4_V_write;
reg res_stream_V_data_5_V_write;
reg res_stream_V_data_6_V_write;
reg res_stream_V_data_7_V_write;
reg res_stream_V_data_8_V_write;
reg res_stream_V_data_9_V_write;
reg res_stream_V_data_10_V_write;
reg res_stream_V_data_11_V_write;
reg res_stream_V_data_12_V_write;
reg res_stream_V_data_13_V_write;
reg res_stream_V_data_14_V_write;
reg res_stream_V_data_15_V_write;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] kernel_data_V_3_4;
reg   [3:0] kernel_data_V_3_5;
reg   [3:0] kernel_data_V_3_6;
reg   [3:0] kernel_data_V_3_7;
reg   [3:0] kernel_data_V_3_8;
reg   [3:0] kernel_data_V_3_9;
reg   [3:0] kernel_data_V_3_10;
reg   [3:0] kernel_data_V_3_11;
reg   [3:0] kernel_data_V_3_16;
reg   [3:0] kernel_data_V_3_17;
reg   [3:0] kernel_data_V_3_18;
reg   [3:0] kernel_data_V_3_19;
reg   [3:0] kernel_data_V_3_20;
reg   [3:0] kernel_data_V_3_21;
reg   [3:0] kernel_data_V_3_22;
reg   [3:0] kernel_data_V_3_23;
reg   [3:0] kernel_data_V_3_28;
reg   [3:0] kernel_data_V_3_29;
reg   [3:0] kernel_data_V_3_30;
reg   [3:0] kernel_data_V_3_31;
reg   [3:0] kernel_data_V_3_32;
reg   [3:0] kernel_data_V_3_33;
reg   [3:0] kernel_data_V_3_34;
reg   [3:0] kernel_data_V_3_35;
reg   [31:0] sX_6;
reg   [31:0] sY_6;
reg   [31:0] pY_6;
reg   [31:0] pX_6;
reg    res_stream_V_data_0_V_blk_n;
wire    ap_CS_fsm_state4;
reg   [0:0] and_ln284_8_reg_1168;
reg    res_stream_V_data_1_V_blk_n;
reg    res_stream_V_data_2_V_blk_n;
reg    res_stream_V_data_3_V_blk_n;
reg    res_stream_V_data_4_V_blk_n;
reg    res_stream_V_data_5_V_blk_n;
reg    res_stream_V_data_6_V_blk_n;
reg    res_stream_V_data_7_V_blk_n;
reg    res_stream_V_data_8_V_blk_n;
reg    res_stream_V_data_9_V_blk_n;
reg    res_stream_V_data_10_V_blk_n;
reg    res_stream_V_data_11_V_blk_n;
reg    res_stream_V_data_12_V_blk_n;
reg    res_stream_V_data_13_V_blk_n;
reg    res_stream_V_data_14_V_blk_n;
reg    res_stream_V_data_15_V_blk_n;
reg   [3:0] kernel_data_V_3_27_ret_reg_956;
reg   [3:0] kernel_data_V_3_26_ret_reg_961;
reg   [3:0] kernel_data_V_3_25_ret_reg_966;
reg   [3:0] kernel_data_V_3_24_ret_reg_971;
reg   [3:0] kernel_data_V_3_15_ret_reg_976;
reg   [3:0] kernel_data_V_3_14_ret_reg_981;
reg   [3:0] kernel_data_V_3_13_ret_reg_986;
reg   [3:0] kernel_data_V_3_12_ret_reg_991;
reg   [3:0] kernel_data_V_3_3_ret_reg_996;
reg   [3:0] kernel_data_V_3_2_ret_reg_1001;
reg   [3:0] kernel_data_V_3_1_ret_reg_1006;
reg   [3:0] kernel_data_V_3_0_ret_reg_1011;
reg   [3:0] kernel_data_V_3_4_ret_reg_1016;
reg   [3:0] kernel_data_V_3_5_ret_reg_1021;
reg   [3:0] kernel_data_V_3_6_ret_reg_1026;
reg   [3:0] kernel_data_V_3_7_ret_reg_1031;
reg   [3:0] kernel_data_V_3_8_ret_reg_1036;
reg   [3:0] kernel_data_V_3_9_ret_reg_1041;
reg   [3:0] kernel_data_V_3_10_ret_reg_1046;
reg   [3:0] kernel_data_V_3_11_ret_reg_1051;
reg   [3:0] kernel_data_V_3_16_ret_reg_1056;
reg   [3:0] kernel_data_V_3_17_ret_reg_1061;
reg   [3:0] kernel_data_V_3_18_ret_reg_1066;
reg   [3:0] kernel_data_V_3_19_ret_reg_1071;
reg   [3:0] kernel_data_V_3_20_ret_reg_1076;
reg   [3:0] kernel_data_V_3_21_ret_reg_1081;
reg   [3:0] kernel_data_V_3_22_ret_reg_1086;
reg   [3:0] kernel_data_V_3_23_ret_reg_1091;
reg   [3:0] kernel_data_V_3_28_ret_reg_1096;
reg   [3:0] kernel_data_V_3_29_ret_reg_1101;
reg   [3:0] kernel_data_V_3_30_ret_reg_1106;
reg   [3:0] kernel_data_V_3_31_ret_reg_1111;
reg   [3:0] kernel_data_V_3_32_ret_reg_1116;
reg   [3:0] kernel_data_V_3_33_ret_reg_1121;
reg   [3:0] kernel_data_V_3_34_ret_reg_1126;
reg   [3:0] kernel_data_V_3_35_ret_reg_1131;
reg   [31:0] sX_6_load_reg_1136;
wire   [0:0] icmp_ln284_fu_733_p2;
reg   [0:0] icmp_ln284_reg_1141;
reg   [31:0] sY_6_load_reg_1146;
wire   [0:0] icmp_ln284_10_fu_743_p2;
reg   [0:0] icmp_ln284_10_reg_1151;
reg   [31:0] pY_6_load_reg_1156;
reg   [31:0] pX_6_load_reg_1162;
wire   [0:0] and_ln284_8_fu_801_p2;
reg   [3:0] tmp_data_0_V_reg_1172;
wire    ap_CS_fsm_state3;
wire    grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_ready;
wire    grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_done;
reg   [3:0] tmp_data_1_V_reg_1177;
reg   [3:0] tmp_data_2_V_reg_1182;
reg   [3:0] tmp_data_3_V_reg_1187;
reg   [3:0] tmp_data_4_V_reg_1192;
reg   [3:0] tmp_data_5_V_reg_1197;
reg   [3:0] tmp_data_6_V_reg_1202;
reg   [3:0] tmp_data_7_V_reg_1207;
reg   [3:0] tmp_data_8_V_reg_1212;
reg   [3:0] tmp_data_9_V_reg_1217;
reg   [3:0] tmp_data_10_V_reg_1222;
reg   [3:0] tmp_data_11_V_reg_1227;
reg   [3:0] tmp_data_12_V_reg_1232;
reg   [3:0] tmp_data_13_V_reg_1237;
reg   [3:0] tmp_data_14_V_reg_1242;
reg   [3:0] tmp_data_15_V_reg_1247;
wire   [0:0] icmp_ln303_fu_871_p2;
reg   [0:0] icmp_ln303_reg_1252;
wire    io_acc_block_signal_op143;
reg    ap_block_state4;
wire   [31:0] select_ln318_fu_892_p3;
reg   [31:0] select_ln318_reg_1256;
wire   [0:0] icmp_ln307_fu_911_p2;
reg   [0:0] icmp_ln307_reg_1261;
wire   [31:0] select_ln313_fu_932_p3;
reg   [31:0] select_ln313_reg_1265;
wire    grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start;
wire    grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_idle;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_0;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_1;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_2;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_3;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_4;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_5;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_6;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_7;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_8;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_9;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_10;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_11;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_12;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_13;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_14;
wire   [3:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_15;
reg    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_start;
wire    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_done;
wire    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_idle;
wire    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_ready;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_0;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_1;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_2;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_3;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_4;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_5;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_6;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_7;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_8;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_9;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_10;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_11;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_12;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_13;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_14;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_15;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_16;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_17;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_18;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_19;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_20;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_21;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_22;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_23;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_24;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_25;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_26;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_27;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_28;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_29;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_30;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_31;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_32;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_33;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_34;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_35;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_222_p4;
reg   [31:0] storemerge_reg_218;
wire    ap_CS_fsm_state5;
reg    grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [31:0] add_ln311_fu_916_p2;
wire   [31:0] add_ln316_fu_876_p2;
wire   [30:0] tmp_fu_753_p4;
wire   [30:0] tmp_6_fu_773_p4;
wire   [0:0] icmp_ln284_14_fu_763_p2;
wire   [0:0] icmp_ln284_15_fu_783_p2;
wire   [0:0] and_ln284_7_fu_795_p2;
wire   [0:0] and_ln284_fu_789_p2;
wire   [31:0] add_ln318_fu_887_p2;
wire   [31:0] add_ln313_fu_927_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_condition_284;
reg    ap_condition_293;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 kernel_data_V_3_4 = 4'd0;
#0 kernel_data_V_3_5 = 4'd0;
#0 kernel_data_V_3_6 = 4'd0;
#0 kernel_data_V_3_7 = 4'd0;
#0 kernel_data_V_3_8 = 4'd0;
#0 kernel_data_V_3_9 = 4'd0;
#0 kernel_data_V_3_10 = 4'd0;
#0 kernel_data_V_3_11 = 4'd0;
#0 kernel_data_V_3_16 = 4'd0;
#0 kernel_data_V_3_17 = 4'd0;
#0 kernel_data_V_3_18 = 4'd0;
#0 kernel_data_V_3_19 = 4'd0;
#0 kernel_data_V_3_20 = 4'd0;
#0 kernel_data_V_3_21 = 4'd0;
#0 kernel_data_V_3_22 = 4'd0;
#0 kernel_data_V_3_23 = 4'd0;
#0 kernel_data_V_3_28 = 4'd0;
#0 kernel_data_V_3_29 = 4'd0;
#0 kernel_data_V_3_30 = 4'd0;
#0 kernel_data_V_3_31 = 4'd0;
#0 kernel_data_V_3_32 = 4'd0;
#0 kernel_data_V_3_33 = 4'd0;
#0 kernel_data_V_3_34 = 4'd0;
#0 kernel_data_V_3_35 = 4'd0;
#0 sX_6 = 32'd0;
#0 sY_6 = 32'd0;
#0 pY_6 = 32'd0;
#0 pX_6 = 32'd0;
#0 grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start_reg = 1'b0;
end

dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start),
    .ap_done(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_done),
    .ap_idle(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_idle),
    .ap_ready(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_ready),
    .data_0_V_read(kernel_data_V_3_0_ret_reg_1011),
    .data_1_V_read(kernel_data_V_3_1_ret_reg_1006),
    .data_2_V_read(kernel_data_V_3_2_ret_reg_1001),
    .data_3_V_read(kernel_data_V_3_3_ret_reg_996),
    .data_4_V_read(kernel_data_V_3_4_ret_reg_1016),
    .data_5_V_read(kernel_data_V_3_5_ret_reg_1021),
    .data_6_V_read(kernel_data_V_3_6_ret_reg_1026),
    .data_7_V_read(kernel_data_V_3_7_ret_reg_1031),
    .data_8_V_read(kernel_data_V_3_8_ret_reg_1036),
    .data_9_V_read(kernel_data_V_3_9_ret_reg_1041),
    .data_10_V_read(kernel_data_V_3_10_ret_reg_1046),
    .data_11_V_read(kernel_data_V_3_11_ret_reg_1051),
    .data_12_V_read(kernel_data_V_3_12_ret_reg_991),
    .data_13_V_read(kernel_data_V_3_13_ret_reg_986),
    .data_14_V_read(kernel_data_V_3_14_ret_reg_981),
    .data_15_V_read(kernel_data_V_3_15_ret_reg_976),
    .data_16_V_read(kernel_data_V_3_16_ret_reg_1056),
    .data_17_V_read(kernel_data_V_3_17_ret_reg_1061),
    .data_18_V_read(kernel_data_V_3_18_ret_reg_1066),
    .data_19_V_read(kernel_data_V_3_19_ret_reg_1071),
    .data_20_V_read(kernel_data_V_3_20_ret_reg_1076),
    .data_21_V_read(kernel_data_V_3_21_ret_reg_1081),
    .data_22_V_read(kernel_data_V_3_22_ret_reg_1086),
    .data_23_V_read(kernel_data_V_3_23_ret_reg_1091),
    .data_24_V_read(kernel_data_V_3_24_ret_reg_971),
    .data_25_V_read(kernel_data_V_3_25_ret_reg_966),
    .data_26_V_read(kernel_data_V_3_26_ret_reg_961),
    .data_27_V_read(kernel_data_V_3_27_ret_reg_956),
    .data_28_V_read(kernel_data_V_3_28_ret_reg_1096),
    .data_29_V_read(kernel_data_V_3_29_ret_reg_1101),
    .data_30_V_read(kernel_data_V_3_30_ret_reg_1106),
    .data_31_V_read(kernel_data_V_3_31_ret_reg_1111),
    .data_32_V_read(kernel_data_V_3_32_ret_reg_1116),
    .data_33_V_read(kernel_data_V_3_33_ret_reg_1121),
    .data_34_V_read(kernel_data_V_3_34_ret_reg_1126),
    .data_35_V_read(kernel_data_V_3_35_ret_reg_1131),
    .ap_return_0(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_0),
    .ap_return_1(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_1),
    .ap_return_2(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_2),
    .ap_return_3(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_3),
    .ap_return_4(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_4),
    .ap_return_5(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_5),
    .ap_return_6(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_6),
    .ap_return_7(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_7),
    .ap_return_8(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_8),
    .ap_return_9(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_9),
    .ap_return_10(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_10),
    .ap_return_11(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_11),
    .ap_return_12(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_12),
    .ap_return_13(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_13),
    .ap_return_14(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_14),
    .ap_return_15(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_15)
);

shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_start),
    .ap_done(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_done),
    .ap_idle(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_idle),
    .ap_ready(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_ready),
    .in_elem_data_0_V_read(in_elem_data_0_V_read),
    .in_elem_data_1_V_read(in_elem_data_1_V_read),
    .in_elem_data_2_V_read(in_elem_data_2_V_read),
    .in_elem_data_3_V_read(in_elem_data_3_V_read),
    .kernel_window_4_V_read(kernel_data_V_3_4),
    .kernel_window_5_V_read(kernel_data_V_3_5),
    .kernel_window_6_V_read(kernel_data_V_3_6),
    .kernel_window_7_V_read(kernel_data_V_3_7),
    .kernel_window_8_V_read(kernel_data_V_3_8),
    .kernel_window_9_V_read(kernel_data_V_3_9),
    .kernel_window_10_V_read(kernel_data_V_3_10),
    .kernel_window_11_V_read(kernel_data_V_3_11),
    .kernel_window_16_V_read(kernel_data_V_3_16),
    .kernel_window_17_V_read(kernel_data_V_3_17),
    .kernel_window_18_V_read(kernel_data_V_3_18),
    .kernel_window_19_V_read(kernel_data_V_3_19),
    .kernel_window_20_V_read(kernel_data_V_3_20),
    .kernel_window_21_V_read(kernel_data_V_3_21),
    .kernel_window_22_V_read(kernel_data_V_3_22),
    .kernel_window_23_V_read(kernel_data_V_3_23),
    .kernel_window_28_V_read(kernel_data_V_3_28),
    .kernel_window_29_V_read(kernel_data_V_3_29),
    .kernel_window_30_V_read(kernel_data_V_3_30),
    .kernel_window_31_V_read(kernel_data_V_3_31),
    .kernel_window_32_V_read(kernel_data_V_3_32),
    .kernel_window_33_V_read(kernel_data_V_3_33),
    .kernel_window_34_V_read(kernel_data_V_3_34),
    .kernel_window_35_V_read(kernel_data_V_3_35),
    .ap_return_0(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_0),
    .ap_return_1(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_1),
    .ap_return_2(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_2),
    .ap_return_3(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_3),
    .ap_return_4(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_4),
    .ap_return_5(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_5),
    .ap_return_6(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_6),
    .ap_return_7(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_7),
    .ap_return_8(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_8),
    .ap_return_9(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_9),
    .ap_return_10(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_10),
    .ap_return_11(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_11),
    .ap_return_12(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_12),
    .ap_return_13(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_13),
    .ap_return_14(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_14),
    .ap_return_15(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_15),
    .ap_return_16(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_16),
    .ap_return_17(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_17),
    .ap_return_18(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_18),
    .ap_return_19(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_19),
    .ap_return_20(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_20),
    .ap_return_21(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_21),
    .ap_return_22(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_22),
    .ap_return_23(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_23),
    .ap_return_24(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_24),
    .ap_return_25(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_25),
    .ap_return_26(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_26),
    .ap_return_27(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_27),
    .ap_return_28(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_28),
    .ap_return_29(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_29),
    .ap_return_30(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_30),
    .ap_return_31(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_31),
    .ap_return_32(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_32),
    .ap_return_33(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_33),
    .ap_return_34(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_34),
    .ap_return_35(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_35)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start_reg <= 1'b1;
        end else if ((grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_ready == 1'b1)) begin
            grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_284)) begin
        if ((icmp_ln303_fu_871_p2 == 1'd1)) begin
            pX_6 <= 32'd0;
        end else if ((icmp_ln303_fu_871_p2 == 1'd0)) begin
            pX_6 <= add_ln316_fu_876_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_293)) begin
        if ((icmp_ln307_fu_911_p2 == 1'd1)) begin
            pY_6 <= 32'd0;
        end else if ((icmp_ln307_fu_911_p2 == 1'd0)) begin
            pY_6 <= add_ln311_fu_916_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln303_reg_1252 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        sX_6 <= select_ln318_reg_1256;
    end else if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln303_fu_871_p2 == 1'd1))) begin
        sX_6 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln307_fu_911_p2 == 1'd1) & (icmp_ln303_fu_871_p2 == 1'd1))) begin
        storemerge_reg_218 <= 32'd0;
    end else if (((icmp_ln307_reg_1261 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln303_reg_1252 == 1'd1))) begin
        storemerge_reg_218 <= select_ln313_reg_1265;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        and_ln284_8_reg_1168 <= and_ln284_8_fu_801_p2;
        icmp_ln284_10_reg_1151 <= icmp_ln284_10_fu_743_p2;
        icmp_ln284_reg_1141 <= icmp_ln284_fu_733_p2;
        kernel_data_V_3_0_ret_reg_1011 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_0;
        kernel_data_V_3_10 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_18;
        kernel_data_V_3_10_ret_reg_1046 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_18;
        kernel_data_V_3_11 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_19;
        kernel_data_V_3_11_ret_reg_1051 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_19;
        kernel_data_V_3_12_ret_reg_991 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_4;
        kernel_data_V_3_13_ret_reg_986 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_5;
        kernel_data_V_3_14_ret_reg_981 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_6;
        kernel_data_V_3_15_ret_reg_976 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_7;
        kernel_data_V_3_16 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_20;
        kernel_data_V_3_16_ret_reg_1056 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_20;
        kernel_data_V_3_17 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_21;
        kernel_data_V_3_17_ret_reg_1061 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_21;
        kernel_data_V_3_18 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_22;
        kernel_data_V_3_18_ret_reg_1066 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_22;
        kernel_data_V_3_19 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_23;
        kernel_data_V_3_19_ret_reg_1071 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_23;
        kernel_data_V_3_1_ret_reg_1006 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_1;
        kernel_data_V_3_20 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_24;
        kernel_data_V_3_20_ret_reg_1076 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_24;
        kernel_data_V_3_21 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_25;
        kernel_data_V_3_21_ret_reg_1081 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_25;
        kernel_data_V_3_22 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_26;
        kernel_data_V_3_22_ret_reg_1086 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_26;
        kernel_data_V_3_23 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_27;
        kernel_data_V_3_23_ret_reg_1091 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_27;
        kernel_data_V_3_24_ret_reg_971 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_8;
        kernel_data_V_3_25_ret_reg_966 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_9;
        kernel_data_V_3_26_ret_reg_961 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_10;
        kernel_data_V_3_27_ret_reg_956 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_11;
        kernel_data_V_3_28 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_28;
        kernel_data_V_3_28_ret_reg_1096 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_28;
        kernel_data_V_3_29 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_29;
        kernel_data_V_3_29_ret_reg_1101 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_29;
        kernel_data_V_3_2_ret_reg_1001 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_2;
        kernel_data_V_3_30 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_30;
        kernel_data_V_3_30_ret_reg_1106 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_30;
        kernel_data_V_3_31 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_31;
        kernel_data_V_3_31_ret_reg_1111 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_31;
        kernel_data_V_3_32 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_32;
        kernel_data_V_3_32_ret_reg_1116 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_32;
        kernel_data_V_3_33 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_33;
        kernel_data_V_3_33_ret_reg_1121 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_33;
        kernel_data_V_3_34 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_34;
        kernel_data_V_3_34_ret_reg_1126 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_34;
        kernel_data_V_3_35 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_35;
        kernel_data_V_3_35_ret_reg_1131 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_35;
        kernel_data_V_3_3_ret_reg_996 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_3;
        kernel_data_V_3_4 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_12;
        kernel_data_V_3_4_ret_reg_1016 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_12;
        kernel_data_V_3_5 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_13;
        kernel_data_V_3_5_ret_reg_1021 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_13;
        kernel_data_V_3_6 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_14;
        kernel_data_V_3_6_ret_reg_1026 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_14;
        kernel_data_V_3_7 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_15;
        kernel_data_V_3_7_ret_reg_1031 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_15;
        kernel_data_V_3_8 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_16;
        kernel_data_V_3_8_ret_reg_1036 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_16;
        kernel_data_V_3_9 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_17;
        kernel_data_V_3_9_ret_reg_1041 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_17;
        pX_6_load_reg_1162 <= pX_6;
        pY_6_load_reg_1156 <= pY_6;
        sX_6_load_reg_1136 <= sX_6;
        sY_6_load_reg_1146 <= sY_6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln303_reg_1252 <= icmp_ln303_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln303_fu_871_p2 == 1'd1))) begin
        icmp_ln307_reg_1261 <= icmp_ln307_fu_911_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln303_reg_1252 == 1'd1))) begin
        sY_6 <= ap_phi_mux_storemerge_phi_fu_222_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (icmp_ln307_fu_911_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln303_fu_871_p2 == 1'd1))) begin
        select_ln313_reg_1265 <= select_ln313_fu_932_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (icmp_ln303_fu_871_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        select_ln318_reg_1256 <= select_ln318_fu_892_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_data_0_V_reg_1172 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_0;
        tmp_data_10_V_reg_1222 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_10;
        tmp_data_11_V_reg_1227 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_11;
        tmp_data_12_V_reg_1232 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_12;
        tmp_data_13_V_reg_1237 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_13;
        tmp_data_14_V_reg_1242 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_14;
        tmp_data_15_V_reg_1247 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_15;
        tmp_data_1_V_reg_1177 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_1;
        tmp_data_2_V_reg_1182 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_2;
        tmp_data_3_V_reg_1187 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_3;
        tmp_data_4_V_reg_1192 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_4;
        tmp_data_5_V_reg_1197 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_5;
        tmp_data_6_V_reg_1202 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_6;
        tmp_data_7_V_reg_1207 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_7;
        tmp_data_8_V_reg_1212 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_8;
        tmp_data_9_V_reg_1217 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_9;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln307_reg_1261 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln303_reg_1252 == 1'd1))) begin
        ap_phi_mux_storemerge_phi_fu_222_p4 = select_ln313_reg_1265;
    end else begin
        ap_phi_mux_storemerge_phi_fu_222_p4 = storemerge_reg_218;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_start = 1'b1;
    end else begin
        call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_0_V_blk_n = res_stream_V_data_0_V_full_n;
    end else begin
        res_stream_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_0_V_write = 1'b1;
    end else begin
        res_stream_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_10_V_blk_n = res_stream_V_data_10_V_full_n;
    end else begin
        res_stream_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_10_V_write = 1'b1;
    end else begin
        res_stream_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_11_V_blk_n = res_stream_V_data_11_V_full_n;
    end else begin
        res_stream_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_11_V_write = 1'b1;
    end else begin
        res_stream_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_12_V_blk_n = res_stream_V_data_12_V_full_n;
    end else begin
        res_stream_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_12_V_write = 1'b1;
    end else begin
        res_stream_V_data_12_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_13_V_blk_n = res_stream_V_data_13_V_full_n;
    end else begin
        res_stream_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_13_V_write = 1'b1;
    end else begin
        res_stream_V_data_13_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_14_V_blk_n = res_stream_V_data_14_V_full_n;
    end else begin
        res_stream_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_14_V_write = 1'b1;
    end else begin
        res_stream_V_data_14_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_15_V_blk_n = res_stream_V_data_15_V_full_n;
    end else begin
        res_stream_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_15_V_write = 1'b1;
    end else begin
        res_stream_V_data_15_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_1_V_blk_n = res_stream_V_data_1_V_full_n;
    end else begin
        res_stream_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_1_V_write = 1'b1;
    end else begin
        res_stream_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_2_V_blk_n = res_stream_V_data_2_V_full_n;
    end else begin
        res_stream_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_2_V_write = 1'b1;
    end else begin
        res_stream_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_3_V_blk_n = res_stream_V_data_3_V_full_n;
    end else begin
        res_stream_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_3_V_write = 1'b1;
    end else begin
        res_stream_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_4_V_blk_n = res_stream_V_data_4_V_full_n;
    end else begin
        res_stream_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_4_V_write = 1'b1;
    end else begin
        res_stream_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_5_V_blk_n = res_stream_V_data_5_V_full_n;
    end else begin
        res_stream_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_5_V_write = 1'b1;
    end else begin
        res_stream_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_6_V_blk_n = res_stream_V_data_6_V_full_n;
    end else begin
        res_stream_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_6_V_write = 1'b1;
    end else begin
        res_stream_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_7_V_blk_n = res_stream_V_data_7_V_full_n;
    end else begin
        res_stream_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_7_V_write = 1'b1;
    end else begin
        res_stream_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_8_V_blk_n = res_stream_V_data_8_V_full_n;
    end else begin
        res_stream_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_8_V_write = 1'b1;
    end else begin
        res_stream_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_9_V_blk_n = res_stream_V_data_9_V_full_n;
    end else begin
        res_stream_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln284_8_reg_1168))) begin
        res_stream_V_data_9_V_write = 1'b1;
    end else begin
        res_stream_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'd0 == and_ln284_8_fu_801_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state1) & (1'd1 == and_ln284_8_fu_801_p2) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln311_fu_916_p2 = (pY_6_load_reg_1156 + 32'd1);

assign add_ln313_fu_927_p2 = (sY_6_load_reg_1146 + 32'd1);

assign add_ln316_fu_876_p2 = (pX_6_load_reg_1162 + 32'd1);

assign add_ln318_fu_887_p2 = (sX_6_load_reg_1136 + 32'd1);

assign and_ln284_7_fu_795_p2 = (icmp_ln284_15_fu_783_p2 & icmp_ln284_14_fu_763_p2);

assign and_ln284_8_fu_801_p2 = (and_ln284_fu_789_p2 & and_ln284_7_fu_795_p2);

assign and_ln284_fu_789_p2 = (icmp_ln284_fu_733_p2 & icmp_ln284_10_fu_743_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state4 = ((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168));
end

always @ (*) begin
    ap_condition_284 = (~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_293 = (~((io_acc_block_signal_op143 == 1'b0) & (1'd1 == and_ln284_8_reg_1168)) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln303_fu_871_p2 == 1'd1));
end

assign grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start = grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start_reg;

assign icmp_ln284_10_fu_743_p2 = ((sY_6 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln284_14_fu_763_p2 = (($signed(tmp_fu_753_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln284_15_fu_783_p2 = (($signed(tmp_6_fu_773_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln284_fu_733_p2 = ((sX_6 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln303_fu_871_p2 = ((pX_6_load_reg_1162 == 32'd33) ? 1'b1 : 1'b0);

assign icmp_ln307_fu_911_p2 = ((pY_6_load_reg_1156 == 32'd33) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op143 = (res_stream_V_data_9_V_full_n & res_stream_V_data_8_V_full_n & res_stream_V_data_7_V_full_n & res_stream_V_data_6_V_full_n & res_stream_V_data_5_V_full_n & res_stream_V_data_4_V_full_n & res_stream_V_data_3_V_full_n & res_stream_V_data_2_V_full_n & res_stream_V_data_1_V_full_n & res_stream_V_data_15_V_full_n & res_stream_V_data_14_V_full_n & res_stream_V_data_13_V_full_n & res_stream_V_data_12_V_full_n & res_stream_V_data_11_V_full_n & res_stream_V_data_10_V_full_n & res_stream_V_data_0_V_full_n);

assign res_stream_V_data_0_V_din = tmp_data_0_V_reg_1172;

assign res_stream_V_data_10_V_din = tmp_data_10_V_reg_1222;

assign res_stream_V_data_11_V_din = tmp_data_11_V_reg_1227;

assign res_stream_V_data_12_V_din = tmp_data_12_V_reg_1232;

assign res_stream_V_data_13_V_din = tmp_data_13_V_reg_1237;

assign res_stream_V_data_14_V_din = tmp_data_14_V_reg_1242;

assign res_stream_V_data_15_V_din = tmp_data_15_V_reg_1247;

assign res_stream_V_data_1_V_din = tmp_data_1_V_reg_1177;

assign res_stream_V_data_2_V_din = tmp_data_2_V_reg_1182;

assign res_stream_V_data_3_V_din = tmp_data_3_V_reg_1187;

assign res_stream_V_data_4_V_din = tmp_data_4_V_reg_1192;

assign res_stream_V_data_5_V_din = tmp_data_5_V_reg_1197;

assign res_stream_V_data_6_V_din = tmp_data_6_V_reg_1202;

assign res_stream_V_data_7_V_din = tmp_data_7_V_reg_1207;

assign res_stream_V_data_8_V_din = tmp_data_8_V_reg_1212;

assign res_stream_V_data_9_V_din = tmp_data_9_V_reg_1217;

assign select_ln313_fu_932_p3 = ((icmp_ln284_10_reg_1151[0:0] === 1'b1) ? 32'd2 : add_ln313_fu_927_p2);

assign select_ln318_fu_892_p3 = ((icmp_ln284_reg_1141[0:0] === 1'b1) ? 32'd2 : add_ln318_fu_887_p2);

assign tmp_6_fu_773_p4 = {{pX_6[31:1]}};

assign tmp_fu_753_p4 = {{pY_6[31:1]}};

endmodule //compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s
