Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Nov 29 22:29:52 2024
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Hamming_timing_summary_routed.rpt -pb Hamming_timing_summary_routed.pb -rpx Hamming_timing_summary_routed.rpx -warn_on_violation
| Design       : Hamming
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (110)
5. checking no_input_delay (18)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (110)
--------------------------------------------------
 There are 110 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  115          inf        0.000                      0                  115           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1[1]
                            (input port)
  Destination:            dh[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.797ns  (logic 4.193ns (42.799%)  route 5.604ns (57.201%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  d1[1] (IN)
                         net (fo=0)                   0.000     0.000    d1[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  d1_IBUF[1]_inst/O
                         net (fo=1, routed)           1.432     2.367    d1_IBUF[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I3_O)        0.124     2.491 r  dh_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.341     3.833    dh_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     3.957 r  dh_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.131     5.087    dh_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I0_O)        0.152     5.239 r  dh_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.700     6.940    dh_OBUF[0]
    AB5                  OBUF (Prop_obuf_I_O)         2.858     9.797 r  dh_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.797    dh[0]
    AB5                                                               r  dh[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1[1]
                            (input port)
  Destination:            dh[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.518ns  (logic 3.959ns (41.596%)  route 5.559ns (58.404%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  d1[1] (IN)
                         net (fo=0)                   0.000     0.000    d1[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  d1_IBUF[1]_inst/O
                         net (fo=1, routed)           1.432     2.367    d1_IBUF[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I3_O)        0.124     2.491 r  dh_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.341     3.833    dh_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.124     3.957 r  dh_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.927     4.883    dh_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124     5.007 r  dh_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.859     6.866    dh_OBUF[2]
    AB2                  OBUF (Prop_obuf_I_O)         2.652     9.518 r  dh_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.518    dh[2]
    AB2                                                               r  dh[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1[1]
                            (input port)
  Destination:            dh[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.379ns  (logic 3.974ns (42.367%)  route 5.406ns (57.633%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  d1[1] (IN)
                         net (fo=0)                   0.000     0.000    d1[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  d1_IBUF[1]_inst/O
                         net (fo=1, routed)           1.432     2.367    d1_IBUF[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I3_O)        0.124     2.491 r  dh_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.341     3.833    dh_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.124     3.957 r  dh_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.650     4.606    dh_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I0_O)        0.124     4.730 r  dh_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.983     6.713    dh_OBUF[1]
    AB1                  OBUF (Prop_obuf_I_O)         2.666     9.379 r  dh_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.379    dh[1]
    AB1                                                               r  dh[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1[1]
                            (input port)
  Destination:            dh[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.246ns  (logic 3.950ns (42.724%)  route 5.295ns (57.276%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  d1[1] (IN)
                         net (fo=0)                   0.000     0.000    d1[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  d1_IBUF[1]_inst/O
                         net (fo=1, routed)           1.432     2.367    d1_IBUF[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I3_O)        0.124     2.491 r  dh_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.341     3.833    dh_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.124     3.957 r  dh_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.645     4.601    dh_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.124     4.725 r  dh_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.878     6.603    dh_OBUF[3]
    AA6                  OBUF (Prop_obuf_I_O)         2.643     9.246 r  dh_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.246    dh[3]
    AA6                                                               r  dh[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.147ns  (logic 3.540ns (43.446%)  route 4.607ns (56.554%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  i_reg_reg[4]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  i_reg_reg[4]/Q
                         net (fo=3, routed)           1.129     1.647    i_reg_reg[4]
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.124     1.771 f  ready_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.797     2.568    ready_OBUF_inst_i_10_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     2.692 f  ready_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.807     3.499    ready_OBUF_inst_i_4_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.124     3.623 r  ready_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.875     5.497    ready_OBUF
    AA7                  OBUF (Prop_obuf_I_O)         2.650     8.147 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000     8.147    ready
    AA7                                                               r  ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1[1]
                            (input port)
  Destination:            dh_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 1.307ns (23.017%)  route 4.373ns (76.983%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  d1[1] (IN)
                         net (fo=0)                   0.000     0.000    d1[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  d1_IBUF[1]_inst/O
                         net (fo=1, routed)           1.432     2.367    d1_IBUF[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I3_O)        0.124     2.491 r  dh_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.341     3.833    dh_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.124     3.957 r  dh_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.927     4.883    dh_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124     5.007 r  dh_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.673     5.681    dh_OBUF[2]
    SLICE_X1Y17          FDCE                                         r  dh_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1[1]
                            (input port)
  Destination:            dh_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.402ns  (logic 1.307ns (24.205%)  route 4.094ns (75.795%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  d1[1] (IN)
                         net (fo=0)                   0.000     0.000    d1[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  d1_IBUF[1]_inst/O
                         net (fo=1, routed)           1.432     2.367    d1_IBUF[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I3_O)        0.124     2.491 r  dh_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.341     3.833    dh_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.124     3.957 r  dh_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.650     4.606    dh_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I0_O)        0.124     4.730 r  dh_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.671     5.402    dh_OBUF[1]
    SLICE_X1Y17          FDCE                                         r  dh_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1[1]
                            (input port)
  Destination:            dh_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.398ns  (logic 1.307ns (24.222%)  route 4.090ns (75.778%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  d1[1] (IN)
                         net (fo=0)                   0.000     0.000    d1[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  d1_IBUF[1]_inst/O
                         net (fo=1, routed)           1.432     2.367    d1_IBUF[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I3_O)        0.124     2.491 r  dh_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.341     3.833    dh_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.124     3.957 r  dh_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.645     4.601    dh_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.124     4.725 r  dh_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.672     5.398    dh_OBUF[3]
    SLICE_X1Y17          FDCE                                         r  dh_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1[1]
                            (input port)
  Destination:            dh_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.239ns  (logic 1.335ns (25.491%)  route 3.904ns (74.509%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  d1[1] (IN)
                         net (fo=0)                   0.000     0.000    d1[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  d1_IBUF[1]_inst/O
                         net (fo=1, routed)           1.432     2.367    d1_IBUF[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I3_O)        0.124     2.491 r  dh_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.341     3.833    dh_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.124     3.957 r  dh_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.131     5.087    dh_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I0_O)        0.152     5.239 r  dh_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.000     5.239    dh_OBUF[0]
    SLICE_X1Y17          FDCE                                         r  dh_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 0.890ns (22.374%)  route 3.088ns (77.626%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  i_reg_reg[4]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  i_reg_reg[4]/Q
                         net (fo=3, routed)           1.129     1.647    i_reg_reg[4]
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.124     1.771 f  ready_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.797     2.568    ready_OBUF_inst_i_10_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.124     2.692 f  ready_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.807     3.499    ready_OBUF_inst_i_4_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.124     3.623 r  ready_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.355     3.978    ready_OBUF
    SLICE_X1Y16          FDPE                                         r  FSM_onehot_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_reg_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.094%)  route 0.158ns (52.906%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=37, routed)          0.158     0.299    i_next
    SLICE_X0Y15          FDCE                                         r  i_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_reg_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.094%)  route 0.158ns (52.906%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=37, routed)          0.158     0.299    i_next
    SLICE_X0Y15          FDCE                                         r  i_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_reg_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.094%)  route 0.158ns (52.906%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=37, routed)          0.158     0.299    i_next
    SLICE_X0Y15          FDCE                                         r  i_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_reg_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.094%)  route 0.158ns (52.906%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=37, routed)          0.158     0.299    i_next
    SLICE_X0Y15          FDCE                                         r  i_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_reg_reg[20]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.145%)  route 0.210ns (59.855%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=37, routed)          0.210     0.351    i_next
    SLICE_X0Y17          FDCE                                         r  i_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_reg_reg[21]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.145%)  route 0.210ns (59.855%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=37, routed)          0.210     0.351    i_next
    SLICE_X0Y17          FDCE                                         r  i_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_reg_reg[22]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.145%)  route 0.210ns (59.855%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=37, routed)          0.210     0.351    i_next
    SLICE_X0Y17          FDCE                                         r  i_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_reg_reg[23]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.145%)  route 0.210ns (59.855%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=37, routed)          0.210     0.351    i_next
    SLICE_X0Y17          FDCE                                         r  i_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dh_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dh_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE                         0.000     0.000 r  dh_reg_reg[0]/C
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dh_reg_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    dh_reg[0]
    SLICE_X1Y17          LUT5 (Prop_lut5_I4_O)        0.042     0.351 r  dh_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.351    dh_OBUF[0]
    SLICE_X1Y17          FDCE                                         r  dh_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_reg_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.912%)  route 0.212ns (60.088%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=37, routed)          0.212     0.353    i_next
    SLICE_X0Y14          FDCE                                         r  i_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------





