$date
	Mon Nov 19 19:33:49 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module watch_tb $end
$var wire 6 ! s [5:0] $end
$var wire 10 " ms [9:0] $end
$var wire 6 # min [5:0] $end
$var wire 4 $ hr [3:0] $end
$var reg 26 % count [25:0] $end
$var reg 1 & enable $end
$var reg 1 ' nr $end
$scope module watch_data $end
$var wire 26 ( count [25:0] $end
$var wire 1 ) latch $end
$var wire 1 ' nreset $end
$var reg 4 * hr [3:0] $end
$var reg 6 + min [5:0] $end
$var reg 10 , ms [9:0] $end
$var reg 6 - s [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
bx +
bx *
z)
bx (
0'
0&
bx %
bx $
bx #
bx "
bx !
$end
#10
b0 $
b0 *
b0 #
b0 +
b1 !
b1 -
b1100100 "
b1100100 ,
b10001001100 %
b10001001100 (
1'
#20
b10 $
b10 *
b0 !
b0 -
b0 "
b0 ,
b11011011101110100000000 %
b11011011101110100000000 (
1&
#30
b0 $
b0 *
b10 #
b10 +
b11 !
b11 -
b1000100100 "
b1000100100 ,
b11110001010011100 %
b11110001010011100 (
#100
0'
#140
1'
#160
0&
#200
1&
#100000
