// Seed: 2167623826
module module_0 (
    input tri0 id_0
);
  tri0 id_2;
  assign id_3 = id_3 && id_2;
  assign id_2 = id_0;
  bit id_4, id_5, id_6, id_7;
  always id_5 <= {1};
  initial id_6 = id_3;
  assign id_2 = -1;
  supply0 id_8, id_9 = -1;
  wire id_10, id_11;
  assign id_7 = id_6;
  logic [7:0][-1][-1] id_12;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output tri0 id_2,
    input wand id_3,
    input wire id_4,
    input tri id_5,
    output tri0 id_6,
    output wand id_7,
    input supply0 id_8,
    input wor id_9,
    input tri1 id_10,
    input uwire id_11,
    input wor id_12,
    input tri0 id_13,
    output wor id_14,
    output uwire id_15,
    output uwire id_16,
    input tri1 id_17
);
  wire id_19;
  parameter id_20 = 1'h0;
  wire id_21;
  assign id_7 = 1;
  assign id_6 = id_3;
  always
    if (id_8) id_15 = id_17;
    else
      @(*)
        assume (id_3) $display;
        else id_20 <= 1;
  wire id_22;
  assign id_16 = id_1;
  module_0 modCall_1 (id_9);
  assign modCall_1.type_0 = 0;
endmodule
