// Seed: 1702264444
macromodule module_0 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri id_5
);
  assign id_7 = id_1;
  assign id_7 = id_5;
  assign module_1.id_26 = 0;
  always @(~1'b0 or posedge 1) deassign id_7;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output uwire id_2,
    output tri id_3,
    input tri1 id_4,
    input tri id_5,
    input wire id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wor id_9,
    input uwire id_10
    , id_36,
    output wor id_11,
    input tri id_12,
    input tri id_13,
    input supply0 id_14,
    output uwire id_15,
    input wand id_16,
    input supply0 id_17,
    input uwire id_18,
    input tri0 id_19,
    output tri1 id_20,
    input tri0 id_21
    , id_37,
    output tri0 id_22,
    input supply1 id_23,
    input tri0 id_24
    , id_38,
    output tri0 id_25,
    input wand id_26,
    input wand id_27,
    output tri0 id_28,
    output wire id_29,
    output supply0 id_30,
    output uwire id_31,
    output uwire id_32,
    output wire id_33,
    input wand id_34
);
  wire id_39;
  module_0 modCall_1 (
      id_6,
      id_16,
      id_19,
      id_21,
      id_14,
      id_13
  );
endmodule
