 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 23:25:58 2025
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          700
Number of nets:                          2227
Number of cells:                         1541
Number of combinational cells:           1207
Number of sequential cells:               291
Number of macros/black boxes:               0
Number of buf/inv:                        231
Number of references:                      23

Combinational area:              10530.288464
Buf/Inv area:                      857.814321
Noncombinational area:            7071.966930
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 17602.255394
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------
SYS_TOP                           17602.2554    100.0     11.7670     0.0000  0.0000  SYS_TOP
A0                                  490.6839      2.8    387.1343   103.5496  0.0000  sys_cnrt
A1                                 4086.6791     23.2    993.1348   232.9866  0.0000  alu
A1/add_40                           222.3963      1.3    222.3963     0.0000  0.0000  alu_DW01_add_0
A1/div_52                          1434.3973      8.1   1434.3973     0.0000  0.0000  alu_DW_div_uns_0
A1/mult_48                          950.7736      5.4    950.7736     0.0000  0.0000  alu_DW02_mult_0
A1/sub_44                           252.9905      1.4    252.9905     0.0000  0.0000  alu_DW01_sub_0
A10                                 767.2084      4.4    442.4392   232.9866  0.0000  clock_divider_0
A10/add_49                           91.7826      0.5     91.7826     0.0000  0.0000  clock_divider_0_DW01_inc_0
A11                                 767.2084      4.4    442.4392   232.9866  0.0000  clock_divider_1
A11/add_49                           91.7826      0.5     91.7826     0.0000  0.0000  clock_divider_1_DW01_inc_0
A12                                1009.6086      5.7      0.0000     0.0000  0.0000  uart_tr
A12/a0                              270.6410      1.5     89.4292   181.2118  0.0000  fsm_uart
A12/a1                               48.2447      0.3     27.0641    21.1806  0.0000  mux4_1
A12/a2                              121.2001      0.7     95.3127    25.8874  0.0000  parity_calc
A12/a3                              569.5228      3.2    232.9866   336.5362  0.0000  serializer
A13                                  74.1321      0.4     74.1321     0.0000  0.0000  pre_mux
A2                                   27.0641      0.2      5.8835    21.1806  0.0000  CLK_GATE
A3                                 2991.1714     17.0   1063.7368  1927.4346  0.0000  reg_file
A4                                   57.6583      0.3      5.8835    51.7748  0.0000  reset_sync_0
A5                                  436.5557      2.5    151.7943   284.7614  0.0000  data_sync
A6                                 4218.4695     24.0      7.0602     0.0000  0.0000  fifo_top
A6/A0                               565.9927      3.2    255.3439   310.6488  0.0000  fifo_wptr
A6/A1                              2862.9111     16.3   1206.1175  1656.7936  0.0000  fifo_memory
A6/A2                               368.3071      2.1    160.0312   208.2759  0.0000  fifo_rptr
A6/A3                               207.0992      1.2      0.0000   207.0992  0.0000  BIT_SYNC_0
A6/A4                               207.0992      1.2      0.0000   207.0992  0.0000  BIT_SYNC_1
A7                                   57.6583      0.3      5.8835    51.7748  0.0000  reset_sync_1
A8                                   62.3651      0.4     10.5903    51.7748  0.0000  pluse_gen
A9                                 2460.4797     14.0      7.0602     0.0000  0.0000  UART_RX
A9/U0_data_sampling                 574.2296      3.3    470.6800   103.5496  0.0000  data_sampling
A9/U0_deserializer                  460.0897      2.6    252.9905   207.0992  0.0000  deserializer_DATA_WIDTH8
A9/U0_edge_bit_counter              623.6510      3.5    363.6003   260.0507  0.0000  edge_bit_counter
A9/U0_par_chk                       136.4972      0.8    110.6098    25.8874  0.0000  par_chk_DATA_WIDTH8
A9/U0_stp_chk                        37.6544      0.2     11.7670    25.8874  0.0000  stp_chk
A9/U0_strt_chk                       37.6544      0.2     11.7670    25.8874  0.0000  strt_chk
A9/U0_uart_fsm                      583.6432      3.3    505.9810    77.6622  0.0000  uart_rx_fsm_DATA_WIDTH8
b0                                   12.9437      0.1     12.9437     0.0000  0.0000  mux2X1_1
b1                                   11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_4
b2                                   11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_3
b3                                   11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_2
b4                                   11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_0
b5                                   11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_6
b6                                   11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_5
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------
Total                                                  10530.2885  7071.9669  0.0000

1
