{"vcs1":{"timestamp_begin":1760606431.026789899, "rt":0.90, "ut":0.39, "st":0.15}}
{"vcselab":{"timestamp_begin":1760606431.980821670, "rt":0.53, "ut":0.18, "st":0.07}}
{"link":{"timestamp_begin":1760606432.552080841, "rt":0.19, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760606430.711318349}
{"VCS_COMP_START_TIME": 1760606430.711318349}
{"VCS_COMP_END_TIME": 1760606440.224687383}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 371024}}
{"vcselab": {"peak_mem": 229936}}
