# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do pl_riscv_cpu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/ReadWrite_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:51 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/ReadWrite_controller.v 
# -- Compiling module ReadWrite_controller
# 
# Top level modules:
# 	ReadWrite_controller
# End time: 15:39:51 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/Read_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:51 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/Read_controller.v 
# -- Compiling module Read_controller
# 
# Top level modules:
# 	Read_controller
# End time: 15:39:52 on Jan 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_mw.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:52 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_mw.v 
# -- Compiling module pl_reg_mw
# 
# Top level modules:
# 	pl_reg_mw
# End time: 15:39:52 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_em.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:53 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_em.v 
# -- Compiling module pl_reg_em
# 
# Top level modules:
# 	pl_reg_em
# End time: 15:39:53 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_de.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:53 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_de.v 
# -- Compiling module pl_reg_de
# 
# Top level modules:
# 	pl_reg_de
# End time: 15:39:53 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/hazardUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:54 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/hazardUnit.v 
# -- Compiling module hazardUnit
# 
# Top level modules:
# 	hazardUnit
# End time: 15:39:54 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/pl_riscv_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:54 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/pl_riscv_cpu.v 
# -- Compiling module pl_riscv_cpu
# 
# Top level modules:
# 	pl_riscv_cpu
# End time: 15:39:54 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/riscv_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:55 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/riscv_cpu.v 
# -- Compiling module riscv_cpu
# 
# Top level modules:
# 	riscv_cpu
# End time: 15:39:55 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/instr_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:55 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/instr_mem.v 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 15:39:56 on Jan 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:56 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 15:39:56 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_fd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:56 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/pl_reg_fd.v 
# -- Compiling module pl_reg_fd
# 
# Top level modules:
# 	pl_reg_fd
# End time: 15:39:57 on Jan 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/branching_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:57 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/branching_unit.v 
# -- Compiling module branching_unit
# 
# Top level modules:
# 	branching_unit
# End time: 15:39:57 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/reset_ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:57 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/reset_ff.v 
# -- Compiling module reset_ff
# 
# Top level modules:
# 	reset_ff
# End time: 15:39:57 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/reg_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:58 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 15:39:58 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/mux4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:58 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/mux4.v 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 15:39:59 on Jan 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:59 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 15:39:59 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/main_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:39:59 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/main_decoder.v 
# -- Compiling module main_decoder
# 
# Top level modules:
# 	main_decoder
# End time: 15:40:00 on Jan 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/imm_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:40:00 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/imm_extend.v 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 15:40:00 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:40:00 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:40:00 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:40:01 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 15:40:01 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/alu_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:40:01 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/alu_decoder.v 
# -- Compiling module alu_decoder
# 
# Top level modules:
# 	alu_decoder
# End time: 15:40:01 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:40:02 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:40:02 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/code/components {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:40:02 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/components/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:40:02 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu\ testing/pl_riscv_cpu/.test {C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:40:03 on Jan 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test" C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:40:03 on Jan 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 15:40:03 on Jan 25,2025
# Loading work.tb
# Loading work.pl_riscv_cpu
# Loading work.riscv_cpu
# Loading work.controller
# Loading work.main_decoder
# Loading work.alu_decoder
# Loading work.datapath
# Loading work.mux2
# Loading work.reset_ff
# Loading work.adder
# Loading work.pl_reg_fd
# Loading work.reg_file
# Loading work.imm_extend
# Loading work.pl_reg_de
# Loading work.mux4
# Loading work.alu
# Loading work.branching_unit
# Loading work.pl_reg_em
# Loading work.pl_reg_mw
# Loading work.hazardUnit
# Loading work.instr_mem
# Loading work.data_mem
# Loading work.ReadWrite_controller
# Loading work.Read_controller
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 22, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'SP'. The port definition is at: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/pl_riscv_cpu.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'EP'. The port definition is at: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/pl_riscv_cpu.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'write_points'. The port definition is at: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/pl_riscv_cpu.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'MemWrite'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'MemWrite'. The port definition is at: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/pl_riscv_cpu.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'WriteData'. The port definition is at: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/code/pl_riscv_cpu.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut File: C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v Line: 17
# ** Warning: (vsim-3722) C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v(17): [TFMPC] - Missing connection for port 'path1'.
# ** Warning: (vsim-3722) C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v(17): [TFMPC] - Missing connection for port 'path2'.
# ** Warning: (vsim-3722) C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v(17): [TFMPC] - Missing connection for port 'path3'.
# ** Warning: (vsim-3722) C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v(17): [TFMPC] - Missing connection for port 'path4'.
# ** Warning: (vsim-3722) C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v(17): [TFMPC] - Missing connection for port 'path5'.
# ** Warning: (vsim-3722) C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v(17): [TFMPC] - Missing connection for port 'path6'.
# ** Warning: (vsim-3722) C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v(17): [TFMPC] - Missing connection for port 'path7'.
# ** Warning: (vsim-3722) C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v(17): [TFMPC] - Missing connection for port 'path8'.
# ** Warning: (vsim-3722) C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/.test/tb.v(17): [TFMPC] - Missing connection for port 'path_found'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./pl_riscv_cpu_run_msim_rtl_verilog.do PAUSED at line 34
# Error opening C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/simulation/modelsim/(vsim-3015) [PCDPC] - Port size (32) does not match connection size 
# Path name 'C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T5)/cpu testing/pl_riscv_cpu/simulation/modelsim/(vsim-3015) [PCDPC] - Port size (32) does not match connection size ' doesn't exist.
# End time: 15:42:08 on Jan 25,2025, Elapsed time: 0:02:05
# Errors: 1, Warnings: 15
