// Seed: 1417808545
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wand id_3,
    input tri id_4,
    input tri1 id_5,
    output uwire id_6,
    input wire id_7
);
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  wire  id_2,
    input  uwire id_3
    , id_5
);
  logic [-1 : -1 'd0] id_6;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_3,
      id_0,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_8 = id_6;
  wand  id_9;
  always @(posedge id_3.id_3 == -1) begin : LABEL_0
    $signed(29);
    ;
    assert (id_8);
  end
  always disable id_10;
  assign id_9 = 1'h0;
endmodule
module module_3 #(
    parameter id_11 = 32'd5
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12
);
  input wire id_12;
  output wire _id_11;
  module_2 modCall_1 (
      id_2,
      id_3,
      id_10,
      id_10,
      id_9,
      id_10,
      id_12
  );
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_13;
  logic [1  &  id_11 : -1] id_14;
  ;
endmodule
