Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar  6 16:38:29 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bcd_module_timing_summary_routed.rpt -pb bcd_module_timing_summary_routed.pb -rpx bcd_module_timing_summary_routed.rpx -warn_on_violation
| Design       : bcd_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.690        0.000                      0                   44        0.275        0.000                      0                   44        9.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            15.690        0.000                      0                   44        0.275        0.000                      0                   44        9.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.690ns  (required time - arrival time)
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.125ns (29.999%)  route 2.625ns (70.001%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 25.127 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.916 r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           1.455     7.372    bcd_gen[2].bcd_counter_mod_inst/Q[1]
    SLICE_X64Y84         LUT4 (Prop_lut4_I3_O)        0.319     7.691 r  bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_4/O
                         net (fo=1, routed)           0.594     8.284    bcd_gen[2].bcd_counter_mod_inst/geqOp__1
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.328     8.612 r  bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_1__1/O
                         net (fo=4, routed)           0.576     9.189    bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_1__1_n_0
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.501    25.127    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C
                         clock pessimism              0.312    25.438    
                         clock uncertainty           -0.035    25.403    
    SLICE_X64Y85         FDRE (Setup_fdre_C_R)       -0.524    24.879    bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.879    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 15.690    

Slack (MET) :             15.690ns  (required time - arrival time)
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.125ns (29.999%)  route 2.625ns (70.001%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 25.127 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.916 r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           1.455     7.372    bcd_gen[2].bcd_counter_mod_inst/Q[1]
    SLICE_X64Y84         LUT4 (Prop_lut4_I3_O)        0.319     7.691 r  bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_4/O
                         net (fo=1, routed)           0.594     8.284    bcd_gen[2].bcd_counter_mod_inst/geqOp__1
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.328     8.612 r  bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_1__1/O
                         net (fo=4, routed)           0.576     9.189    bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_1__1_n_0
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.501    25.127    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
                         clock pessimism              0.312    25.438    
                         clock uncertainty           -0.035    25.403    
    SLICE_X64Y85         FDRE (Setup_fdre_C_R)       -0.524    24.879    bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.879    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 15.690    

Slack (MET) :             15.690ns  (required time - arrival time)
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.125ns (29.999%)  route 2.625ns (70.001%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 25.127 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.916 r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           1.455     7.372    bcd_gen[2].bcd_counter_mod_inst/Q[1]
    SLICE_X64Y84         LUT4 (Prop_lut4_I3_O)        0.319     7.691 r  bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_4/O
                         net (fo=1, routed)           0.594     8.284    bcd_gen[2].bcd_counter_mod_inst/geqOp__1
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.328     8.612 r  bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_1__1/O
                         net (fo=4, routed)           0.576     9.189    bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_1__1_n_0
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.501    25.127    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/C
                         clock pessimism              0.312    25.438    
                         clock uncertainty           -0.035    25.403    
    SLICE_X64Y85         FDRE (Setup_fdre_C_R)       -0.524    24.879    bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.879    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 15.690    

Slack (MET) :             15.690ns  (required time - arrival time)
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.125ns (29.999%)  route 2.625ns (70.001%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 25.127 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.916 r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           1.455     7.372    bcd_gen[2].bcd_counter_mod_inst/Q[1]
    SLICE_X64Y84         LUT4 (Prop_lut4_I3_O)        0.319     7.691 r  bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_4/O
                         net (fo=1, routed)           0.594     8.284    bcd_gen[2].bcd_counter_mod_inst/geqOp__1
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.328     8.612 r  bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_1__1/O
                         net (fo=4, routed)           0.576     9.189    bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_1__1_n_0
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.501    25.127    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]/C
                         clock pessimism              0.312    25.438    
                         clock uncertainty           -0.035    25.403    
    SLICE_X64Y85         FDRE (Setup_fdre_C_R)       -0.524    24.879    bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.879    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 15.690    

Slack (MET) :             15.773ns  (required time - arrival time)
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.897ns (24.640%)  route 2.743ns (75.360%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 25.125 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.916 f  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           1.455     7.372    bcd_gen[2].bcd_counter_mod_inst/Q[1]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.295     7.667 r  bcd_gen[2].bcd_counter_mod_inst/co_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.808     8.474    bcd_gen[3].bcd_counter_mod_inst/eqOp__1
    SLICE_X64Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.598 r  bcd_gen[3].bcd_counter_mod_inst/cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.480     9.079    bcd_gen[3].bcd_counter_mod_inst/cnt[3]_i_1__0_n_0
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499    25.125    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/C
                         clock pessimism              0.287    25.411    
                         clock uncertainty           -0.035    25.376    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.524    24.852    bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.852    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                 15.773    

Slack (MET) :             15.773ns  (required time - arrival time)
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[3].bcd_counter_mod_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.897ns (24.640%)  route 2.743ns (75.360%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 25.125 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.916 f  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           1.455     7.372    bcd_gen[2].bcd_counter_mod_inst/Q[1]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.295     7.667 r  bcd_gen[2].bcd_counter_mod_inst/co_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.808     8.474    bcd_gen[3].bcd_counter_mod_inst/eqOp__1
    SLICE_X64Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.598 r  bcd_gen[3].bcd_counter_mod_inst/cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.480     9.079    bcd_gen[3].bcd_counter_mod_inst/cnt[3]_i_1__0_n_0
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499    25.125    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[1]/C
                         clock pessimism              0.287    25.411    
                         clock uncertainty           -0.035    25.376    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.524    24.852    bcd_gen[3].bcd_counter_mod_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.852    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                 15.773    

Slack (MET) :             15.773ns  (required time - arrival time)
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[3].bcd_counter_mod_inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.897ns (24.640%)  route 2.743ns (75.360%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 25.125 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.916 f  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           1.455     7.372    bcd_gen[2].bcd_counter_mod_inst/Q[1]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.295     7.667 r  bcd_gen[2].bcd_counter_mod_inst/co_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.808     8.474    bcd_gen[3].bcd_counter_mod_inst/eqOp__1
    SLICE_X64Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.598 r  bcd_gen[3].bcd_counter_mod_inst/cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.480     9.079    bcd_gen[3].bcd_counter_mod_inst/cnt[3]_i_1__0_n_0
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499    25.125    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[2]/C
                         clock pessimism              0.287    25.411    
                         clock uncertainty           -0.035    25.376    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.524    24.852    bcd_gen[3].bcd_counter_mod_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.852    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                 15.773    

Slack (MET) :             15.773ns  (required time - arrival time)
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[3].bcd_counter_mod_inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.897ns (24.640%)  route 2.743ns (75.360%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 25.125 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.916 f  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           1.455     7.372    bcd_gen[2].bcd_counter_mod_inst/Q[1]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.295     7.667 r  bcd_gen[2].bcd_counter_mod_inst/co_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.808     8.474    bcd_gen[3].bcd_counter_mod_inst/eqOp__1
    SLICE_X64Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.598 r  bcd_gen[3].bcd_counter_mod_inst/cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.480     9.079    bcd_gen[3].bcd_counter_mod_inst/cnt[3]_i_1__0_n_0
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499    25.125    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[3]/C
                         clock pessimism              0.287    25.411    
                         clock uncertainty           -0.035    25.376    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.524    24.852    bcd_gen[3].bcd_counter_mod_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.852    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                 15.773    

Slack (MET) :             16.295ns  (required time - arrival time)
  Source:                 bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.766ns (24.542%)  route 2.355ns (75.458%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 25.128 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[0].bcd_counter_mod_inst/CLK
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.956 r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.908     6.864    bcd_gen[0].bcd_counter_mod_inst/Q[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I1_O)        0.124     6.988 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_2__2/O
                         net (fo=10, routed)          0.871     7.859    bcd_gen[1].bcd_counter_mod_inst/c_1
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.983 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2/O
                         net (fo=4, routed)           0.577     8.560    bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2_n_0
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.502    25.128    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
                         clock pessimism              0.287    25.414    
                         clock uncertainty           -0.035    25.379    
    SLICE_X64Y87         FDRE (Setup_fdre_C_R)       -0.524    24.855    bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.855    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 16.295    

Slack (MET) :             16.295ns  (required time - arrival time)
  Source:                 bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.766ns (24.542%)  route 2.355ns (75.458%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 25.128 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[0].bcd_counter_mod_inst/CLK
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.956 r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.908     6.864    bcd_gen[0].bcd_counter_mod_inst/Q[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I1_O)        0.124     6.988 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_2__2/O
                         net (fo=10, routed)          0.871     7.859    bcd_gen[1].bcd_counter_mod_inst/c_1
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.983 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2/O
                         net (fo=4, routed)           0.577     8.560    bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2_n_0
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.502    25.128    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/C
                         clock pessimism              0.287    25.414    
                         clock uncertainty           -0.035    25.379    
    SLICE_X64Y87         FDRE (Setup_fdre_C_R)       -0.524    24.855    bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.855    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 16.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.587     1.633    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=8, routed)           0.199     1.995    bcd_gen[2].bcd_counter_mod_inst/Q[0]
    SLICE_X64Y85         LUT2 (Prop_lut2_I0_O)        0.043     2.038 r  bcd_gen[2].bcd_counter_mod_inst/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.038    bcd_gen[2].bcd_counter_mod_inst/plusOp__1[1]
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     2.156    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
                         clock pessimism             -0.523     1.633    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.131     1.764    bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.587     1.633    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=8, routed)           0.199     1.995    bcd_gen[2].bcd_counter_mod_inst/Q[0]
    SLICE_X64Y85         LUT4 (Prop_lut4_I1_O)        0.043     2.038 r  bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_3__0/O
                         net (fo=1, routed)           0.000     2.038    bcd_gen[2].bcd_counter_mod_inst/plusOp__1[3]
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     2.156    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]/C
                         clock pessimism             -0.523     1.633    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.131     1.764    bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[3].bcd_counter_mod_inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.632    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.201     1.996    bcd_gen[3].bcd_counter_mod_inst/Q[0]
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.043     2.039 r  bcd_gen[3].bcd_counter_mod_inst/cnt[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.039    bcd_gen[3].bcd_counter_mod_inst/plusOp__2[1]
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.855     2.154    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[1]/C
                         clock pessimism             -0.522     1.632    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.131     1.763    bcd_gen[3].bcd_counter_mod_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.588     1.634    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=8, routed)           0.201     1.998    bcd_gen[1].bcd_counter_mod_inst/Q[0]
    SLICE_X64Y87         LUT2 (Prop_lut2_I0_O)        0.043     2.041 r  bcd_gen[1].bcd_counter_mod_inst/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.041    bcd_gen[1].bcd_counter_mod_inst/plusOp__0[1]
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.858     2.157    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/C
                         clock pessimism             -0.523     1.634    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.131     1.765    bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[1].bcd_counter_mod_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.588     1.634    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=8, routed)           0.201     1.998    bcd_gen[1].bcd_counter_mod_inst/Q[0]
    SLICE_X64Y87         LUT4 (Prop_lut4_I1_O)        0.043     2.041 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     2.041    bcd_gen[1].bcd_counter_mod_inst/plusOp__0[3]
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.858     2.157    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[3]/C
                         clock pessimism             -0.523     1.634    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.131     1.765    bcd_gen[1].bcd_counter_mod_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.587     1.633    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=8, routed)           0.199     1.995    bcd_gen[2].bcd_counter_mod_inst/Q[0]
    SLICE_X64Y85         LUT3 (Prop_lut3_I0_O)        0.045     2.040 r  bcd_gen[2].bcd_counter_mod_inst/cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.040    bcd_gen[2].bcd_counter_mod_inst/plusOp__1[2]
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     2.156    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/C
                         clock pessimism             -0.523     1.633    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.121     1.754    bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.587     1.633    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.797 f  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=8, routed)           0.199     1.995    bcd_gen[2].bcd_counter_mod_inst/Q[0]
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.040 r  bcd_gen[2].bcd_counter_mod_inst/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.040    bcd_gen[2].bcd_counter_mod_inst/plusOp__1[0]
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     2.156    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C
                         clock pessimism             -0.523     1.633    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.120     1.753    bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[1].bcd_counter_mod_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.588     1.634    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=8, routed)           0.201     1.998    bcd_gen[1].bcd_counter_mod_inst/Q[0]
    SLICE_X64Y87         LUT3 (Prop_lut3_I0_O)        0.045     2.043 r  bcd_gen[1].bcd_counter_mod_inst/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.043    bcd_gen[1].bcd_counter_mod_inst/plusOp__0[2]
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.858     2.157    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[2]/C
                         clock pessimism             -0.523     1.634    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.121     1.755    bcd_gen[1].bcd_counter_mod_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.632    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.796 f  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.201     1.996    bcd_gen[3].bcd_counter_mod_inst/Q[0]
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.045     2.041 r  bcd_gen[3].bcd_counter_mod_inst/cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.041    bcd_gen[3].bcd_counter_mod_inst/plusOp__2[0]
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.855     2.154    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/C
                         clock pessimism             -0.522     1.632    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.120     1.752    bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.588     1.634    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     1.798 f  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=8, routed)           0.201     1.998    bcd_gen[1].bcd_counter_mod_inst/Q[0]
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     2.043 r  bcd_gen[1].bcd_counter_mod_inst/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.043    bcd_gen[1].bcd_counter_mod_inst/plusOp__0[0]
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.858     2.157    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
                         clock pessimism             -0.523     1.634    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.120     1.754    bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y87    bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y87    bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y87    bcd_gen[1].bcd_counter_mod_inst/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y87    bcd_gen[1].bcd_counter_mod_inst/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y85    bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y87    bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y87    bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y86    bcd_gen[0].bcd_counter_mod_inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y87    bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y87    bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.564ns  (logic 5.221ns (33.545%)  route 10.343ns (66.455%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ci_IBUF_inst/O
                         net (fo=6, routed)           4.284     5.754    bcd_gen[0].bcd_counter_mod_inst/E[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.878 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_2__2/O
                         net (fo=10, routed)          0.850     6.728    bcd_gen[3].bcd_counter_mod_inst/c_1
    SLICE_X64Y84         LUT4 (Prop_lut4_I2_O)        0.124     6.852 r  bcd_gen[3].bcd_counter_mod_inst/co_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.209    12.061    co_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    15.564 r  co_OBUF_inst/O
                         net (fo=0)                   0.000    15.564    co
    A15                                                               r  co (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.696ns  (logic 1.532ns (26.896%)  route 4.164ns (73.104%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    B15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  ci_IBUF_inst/O
                         net (fo=6, routed)           1.902     2.140    bcd_gen[0].bcd_counter_mod_inst/E[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.045     2.185 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_2__2/O
                         net (fo=10, routed)          0.281     2.466    bcd_gen[3].bcd_counter_mod_inst/c_1
    SLICE_X64Y84         LUT4 (Prop_lut4_I2_O)        0.045     2.511 r  bcd_gen[3].bcd_counter_mod_inst/co_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.981     4.492    co_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     5.696 r  co_OBUF_inst/O
                         net (fo=0)                   0.000     5.696    co
    A15                                                               r  co (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.766ns  (logic 4.400ns (37.396%)  route 7.366ns (62.604%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.916 f  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           1.455     7.372    bcd_gen[2].bcd_counter_mod_inst/Q[1]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.295     7.667 r  bcd_gen[2].bcd_counter_mod_inst/co_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.702     8.368    bcd_gen[3].bcd_counter_mod_inst/eqOp__1
    SLICE_X64Y84         LUT4 (Prop_lut4_I3_O)        0.124     8.492 r  bcd_gen[3].bcd_counter_mod_inst/co_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.209    13.701    co_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    17.204 r  co_OBUF_inst/O
                         net (fo=0)                   0.000    17.204    co
    A15                                                               r  co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.877ns  (logic 4.038ns (45.487%)  route 4.839ns (54.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.620     5.439    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.518     5.957 r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=8, routed)           4.839    10.797    q_OBUF[4]
    A14                  OBUF (Prop_obuf_I_O)         3.520    14.317 r  q_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.317    q[4]
    A14                                                               r  q[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[0].bcd_counter_mod_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.736ns  (logic 4.161ns (47.628%)  route 4.575ns (52.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[0].bcd_counter_mod_inst/CLK
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.478     5.916 r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[2]/Q
                         net (fo=5, routed)           4.575    10.492    q_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.683    14.174 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.174    q[2]
    A16                                                               r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 4.162ns (65.667%)  route 2.176ns (34.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.916 r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]/Q
                         net (fo=5, routed)           2.176     8.093    q_OBUF[11]
    N3                   OBUF (Prop_obuf_I_O)         3.684    11.777 r  q_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.777    q[11]
    N3                                                                r  q[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[1].bcd_counter_mod_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.066ns  (logic 4.162ns (68.604%)  route 1.905ns (31.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.620     5.439    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.478     5.917 r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[3]/Q
                         net (fo=5, routed)           1.905     7.822    q_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         3.684    11.506 r  q_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.506    q[7]
    K2                                                                r  q[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[0].bcd_counter_mod_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.994ns  (logic 4.021ns (67.090%)  route 1.973ns (32.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[0].bcd_counter_mod_inst/CLK
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.956 r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[1]/Q
                         net (fo=6, routed)           1.973     7.929    q_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         3.503    11.432 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.432    q[1]
    L3                                                                r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.978ns  (logic 4.036ns (67.515%)  route 1.942ns (32.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.616     5.435    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.953 r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           1.942     7.895    q_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    11.413 r  q_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.413    q[12]
    P3                                                                r  q[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.919ns  (logic 4.029ns (68.074%)  route 1.890ns (31.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518     5.956 r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/Q
                         net (fo=6, routed)           1.890     7.846    q_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.511    11.357 r  q_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.357    q[10]
    M1                                                                r  q[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[3].bcd_counter_mod_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.916ns  (logic 4.028ns (68.079%)  route 1.888ns (31.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.616     5.435    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.953 r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[2]/Q
                         net (fo=5, routed)           1.888     7.842    q_OBUF[14]
    N1                   OBUF (Prop_obuf_I_O)         3.510    11.352 r  q_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.352    q[14]
    N1                                                                r  q[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 4.030ns (68.225%)  route 1.877ns (31.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.619     5.438    bcd_gen[0].bcd_counter_mod_inst/CLK
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.956 r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           1.877     7.833    q_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.512    11.346 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.346    q[0]
    M3                                                                r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd_gen[0].bcd_counter_mod_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.375ns (79.270%)  route 0.360ns (20.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.587     1.633    bcd_gen[0].bcd_counter_mod_inst/CLK
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[3]/Q
                         net (fo=4, routed)           0.360     2.156    q_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         1.211     3.368 r  q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.368    q[3]
    K3                                                                r  q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[1].bcd_counter_mod_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.370ns (78.053%)  route 0.385ns (21.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.588     1.634    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[2]/Q
                         net (fo=6, routed)           0.385     2.183    q_OBUF[6]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.389 r  q_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.389    q[6]
    J1                                                                r  q[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[3].bcd_counter_mod_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.413ns (79.812%)  route 0.358ns (20.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.632    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.148     1.780 r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[1]/Q
                         net (fo=6, routed)           0.358     2.137    q_OBUF[13]
    M2                   OBUF (Prop_obuf_I_O)         1.265     3.403 r  q_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.403    q[13]
    M2                                                                r  q[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.406ns (79.082%)  route 0.372ns (20.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.588     1.634    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.148     1.782 r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           0.372     2.153    q_OBUF[5]
    J3                   OBUF (Prop_obuf_I_O)         1.258     3.411 r  q_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.411    q[5]
    J3                                                                r  q[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.418ns (78.925%)  route 0.379ns (21.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.587     1.633    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.148     1.781 r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           0.379     2.159    q_OBUF[9]
    L2                   OBUF (Prop_obuf_I_O)         1.270     3.429 r  q_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.429    q[9]
    L2                                                                r  q[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[3].bcd_counter_mod_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.375ns (76.281%)  route 0.427ns (23.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.632    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.427     2.223    q_OBUF[14]
    N1                   OBUF (Prop_obuf_I_O)         1.211     3.434 r  q_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.434    q[14]
    N1                                                                r  q[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.376ns (76.250%)  route 0.429ns (23.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.587     1.633    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/Q
                         net (fo=6, routed)           0.429     2.225    q_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         1.212     3.438 r  q_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.438    q[10]
    M1                                                                r  q[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[3].bcd_counter_mod_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.374ns (76.080%)  route 0.432ns (23.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.632    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[3]/Q
                         net (fo=4, routed)           0.432     2.228    q_OBUF[15]
    N2                   OBUF (Prop_obuf_I_O)         1.210     3.438 r  q_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.438    q[15]
    N2                                                                r  q[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.377ns (76.121%)  route 0.432ns (23.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.587     1.633    bcd_gen[0].bcd_counter_mod_inst/CLK
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.432     2.229    q_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         1.213     3.442 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.442    q[0]
    M3                                                                r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.386ns (76.463%)  route 0.427ns (23.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.587     1.633    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/Q
                         net (fo=8, routed)           0.427     2.223    q_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.446 r  q_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.446    q[8]
    L1                                                                r  q[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.450ns  (logic 1.718ns (23.061%)  route 5.732ns (76.939%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ci_IBUF_inst/O
                         net (fo=6, routed)           4.284     5.754    bcd_gen[0].bcd_counter_mod_inst/E[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.878 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_2__2/O
                         net (fo=10, routed)          0.871     6.749    bcd_gen[1].bcd_counter_mod_inst/c_1
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     6.873 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2/O
                         net (fo=4, routed)           0.577     7.450    bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2_n_0
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.502     5.128    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.450ns  (logic 1.718ns (23.061%)  route 5.732ns (76.939%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ci_IBUF_inst/O
                         net (fo=6, routed)           4.284     5.754    bcd_gen[0].bcd_counter_mod_inst/E[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.878 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_2__2/O
                         net (fo=10, routed)          0.871     6.749    bcd_gen[1].bcd_counter_mod_inst/c_1
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     6.873 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2/O
                         net (fo=4, routed)           0.577     7.450    bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2_n_0
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.502     5.128    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            bcd_gen[1].bcd_counter_mod_inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.450ns  (logic 1.718ns (23.061%)  route 5.732ns (76.939%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ci_IBUF_inst/O
                         net (fo=6, routed)           4.284     5.754    bcd_gen[0].bcd_counter_mod_inst/E[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.878 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_2__2/O
                         net (fo=10, routed)          0.871     6.749    bcd_gen[1].bcd_counter_mod_inst/c_1
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     6.873 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2/O
                         net (fo=4, routed)           0.577     7.450    bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2_n_0
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.502     5.128    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            bcd_gen[1].bcd_counter_mod_inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.450ns  (logic 1.718ns (23.061%)  route 5.732ns (76.939%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ci_IBUF_inst/O
                         net (fo=6, routed)           4.284     5.754    bcd_gen[0].bcd_counter_mod_inst/E[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.878 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_2__2/O
                         net (fo=10, routed)          0.871     6.749    bcd_gen[1].bcd_counter_mod_inst/c_1
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     6.873 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2/O
                         net (fo=4, routed)           0.577     7.450    bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2_n_0
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.502     5.128    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.359ns  (logic 1.747ns (23.737%)  route 5.612ns (76.263%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ci_IBUF_inst/O
                         net (fo=6, routed)           4.284     5.754    bcd_gen[0].bcd_counter_mod_inst/E[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.878 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_2__2/O
                         net (fo=10, routed)          0.852     6.730    bcd_gen[1].bcd_counter_mod_inst/c_1
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.153     6.883 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_2__1/O
                         net (fo=4, routed)           0.476     7.359    bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]_0[0]
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.501     5.127    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.359ns  (logic 1.747ns (23.737%)  route 5.612ns (76.263%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ci_IBUF_inst/O
                         net (fo=6, routed)           4.284     5.754    bcd_gen[0].bcd_counter_mod_inst/E[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.878 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_2__2/O
                         net (fo=10, routed)          0.852     6.730    bcd_gen[1].bcd_counter_mod_inst/c_1
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.153     6.883 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_2__1/O
                         net (fo=4, routed)           0.476     7.359    bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]_0[0]
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.501     5.127    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.359ns  (logic 1.747ns (23.737%)  route 5.612ns (76.263%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ci_IBUF_inst/O
                         net (fo=6, routed)           4.284     5.754    bcd_gen[0].bcd_counter_mod_inst/E[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.878 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_2__2/O
                         net (fo=10, routed)          0.852     6.730    bcd_gen[1].bcd_counter_mod_inst/c_1
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.153     6.883 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_2__1/O
                         net (fo=4, routed)           0.476     7.359    bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]_0[0]
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.501     5.127    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.359ns  (logic 1.747ns (23.737%)  route 5.612ns (76.263%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ci_IBUF_inst/O
                         net (fo=6, routed)           4.284     5.754    bcd_gen[0].bcd_counter_mod_inst/E[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.878 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_2__2/O
                         net (fo=10, routed)          0.852     6.730    bcd_gen[1].bcd_counter_mod_inst/c_1
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.153     6.883 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_2__1/O
                         net (fo=4, routed)           0.476     7.359    bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]_0[0]
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.501     5.127    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.313ns  (logic 1.718ns (23.491%)  route 5.595ns (76.509%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ci_IBUF_inst/O
                         net (fo=6, routed)           4.284     5.754    bcd_gen[0].bcd_counter_mod_inst/E[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.878 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_2__2/O
                         net (fo=10, routed)          0.653     6.531    bcd_gen[2].bcd_counter_mod_inst/c_1
    SLICE_X64Y84         LUT6 (Prop_lut6_I4_O)        0.124     6.655 r  bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_2__0/O
                         net (fo=4, routed)           0.658     7.313    bcd_gen[3].bcd_counter_mod_inst/E[0]
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     5.125    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            bcd_gen[3].bcd_counter_mod_inst/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.313ns  (logic 1.718ns (23.491%)  route 5.595ns (76.509%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ci_IBUF_inst/O
                         net (fo=6, routed)           4.284     5.754    bcd_gen[0].bcd_counter_mod_inst/E[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.878 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_2__2/O
                         net (fo=10, routed)          0.653     6.531    bcd_gen[2].bcd_counter_mod_inst/c_1
    SLICE_X64Y84         LUT6 (Prop_lut6_I4_O)        0.124     6.655 r  bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_2__0/O
                         net (fo=4, routed)           0.658     7.313    bcd_gen[3].bcd_counter_mod_inst/E[0]
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.499     5.125    bcd_gen[3].bcd_counter_mod_inst/CLK
    SLICE_X64Y83         FDRE                                         r  bcd_gen[3].bcd_counter_mod_inst/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.263ns (29.259%)  route 0.636ns (70.741%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=4, routed)           0.456     0.674    bcd_gen[1].bcd_counter_mod_inst/resetn_IBUF
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.045     0.719 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2/O
                         net (fo=4, routed)           0.180     0.898    bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2_n_0
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.858     2.157    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.263ns (29.259%)  route 0.636ns (70.741%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=4, routed)           0.456     0.674    bcd_gen[1].bcd_counter_mod_inst/resetn_IBUF
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.045     0.719 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2/O
                         net (fo=4, routed)           0.180     0.898    bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2_n_0
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.858     2.157    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            bcd_gen[1].bcd_counter_mod_inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.263ns (29.259%)  route 0.636ns (70.741%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=4, routed)           0.456     0.674    bcd_gen[1].bcd_counter_mod_inst/resetn_IBUF
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.045     0.719 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2/O
                         net (fo=4, routed)           0.180     0.898    bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2_n_0
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.858     2.157    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            bcd_gen[1].bcd_counter_mod_inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.263ns (29.259%)  route 0.636ns (70.741%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=4, routed)           0.456     0.674    bcd_gen[1].bcd_counter_mod_inst/resetn_IBUF
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.045     0.719 r  bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2/O
                         net (fo=4, routed)           0.180     0.898    bcd_gen[1].bcd_counter_mod_inst/cnt[3]_i_1__2_n_0
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.858     2.157    bcd_gen[1].bcd_counter_mod_inst/CLK
    SLICE_X64Y87         FDRE                                         r  bcd_gen[1].bcd_counter_mod_inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.263ns (27.749%)  route 0.684ns (72.251%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=4, routed)           0.509     0.727    bcd_gen[0].bcd_counter_mod_inst/resetn_IBUF
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.772 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_1/O
                         net (fo=4, routed)           0.175     0.947    bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     2.156    bcd_gen[0].bcd_counter_mod_inst/CLK
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            bcd_gen[0].bcd_counter_mod_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.263ns (27.749%)  route 0.684ns (72.251%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=4, routed)           0.509     0.727    bcd_gen[0].bcd_counter_mod_inst/resetn_IBUF
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.772 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_1/O
                         net (fo=4, routed)           0.175     0.947    bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     2.156    bcd_gen[0].bcd_counter_mod_inst/CLK
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            bcd_gen[0].bcd_counter_mod_inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.263ns (27.749%)  route 0.684ns (72.251%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=4, routed)           0.509     0.727    bcd_gen[0].bcd_counter_mod_inst/resetn_IBUF
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.772 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_1/O
                         net (fo=4, routed)           0.175     0.947    bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     2.156    bcd_gen[0].bcd_counter_mod_inst/CLK
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            bcd_gen[0].bcd_counter_mod_inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.263ns (27.749%)  route 0.684ns (72.251%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=4, routed)           0.509     0.727    bcd_gen[0].bcd_counter_mod_inst/resetn_IBUF
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.772 r  bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_1/O
                         net (fo=4, routed)           0.175     0.947    bcd_gen[0].bcd_counter_mod_inst/cnt[3]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     2.156    bcd_gen[0].bcd_counter_mod_inst/CLK
    SLICE_X64Y86         FDRE                                         r  bcd_gen[0].bcd_counter_mod_inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.263ns (23.276%)  route 0.867ns (76.724%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=4, routed)           0.687     0.905    bcd_gen[2].bcd_counter_mod_inst/resetn_IBUF
    SLICE_X64Y85         LUT4 (Prop_lut4_I3_O)        0.045     0.950 r  bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_1__1/O
                         net (fo=4, routed)           0.179     1.129    bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_1__1_n_0
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     2.156    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.263ns (23.276%)  route 0.867ns (76.724%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=4, routed)           0.687     0.905    bcd_gen[2].bcd_counter_mod_inst/resetn_IBUF
    SLICE_X64Y85         LUT4 (Prop_lut4_I3_O)        0.045     0.950 r  bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_1__1/O
                         net (fo=4, routed)           0.179     1.129    bcd_gen[2].bcd_counter_mod_inst/cnt[3]_i_1__1_n_0
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.856     2.156    bcd_gen[2].bcd_counter_mod_inst/CLK
    SLICE_X64Y85         FDRE                                         r  bcd_gen[2].bcd_counter_mod_inst/cnt_reg[1]/C





