V3 7
FL D:/Develop/Circuit/parallel_binary_cal/HD_4FA.vhd 2017/04/04.15:04:00 P.20131013
EN work/HB_4FA 1491285949 FL D:/Develop/Circuit/parallel_binary_cal/HD_4FA.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/HB_4FA/HB 1491285950 \
      FL D:/Develop/Circuit/parallel_binary_cal/HD_4FA.vhd EN work/HB_4FA 1491285949
FL D:/Develop/Circuit/parallel_binary_cal/TB_HD_4FA.vhd 2017/04/04.15:04:21 P.20131013
EN work/TB_HB_4FA 1491285951 \
      FL D:/Develop/Circuit/parallel_binary_cal/TB_HD_4FA.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/TB_HB_4FA/HB 1491285952 \
      FL D:/Develop/Circuit/parallel_binary_cal/TB_HD_4FA.vhd EN work/TB_HB_4FA 1491285951 \
      CP HB_4FA
