#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 28 14:24:47 2019
# Process ID: 12848
# Current directory: D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5992 D:\SInglePhotons\Vivado Projects\TDC_SINGLE_CHANNEL\TDC_SINGLE_CHANNEL.xpr
# Log file: D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/vivado.log
# Journal file: D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.xpr}
update_compile_order -fileset sources_1
open_bd_design {D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/TDC_OVERLAY.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {460.000} CONFIG.MMCM_CLKFBOUT_MULT_F {46.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.500} CONFIG.CLKOUT1_JITTER {149.558} CONFIG.CLKOUT1_PHASE_ERROR {224.819}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
generate_target all [get_files  {{D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/TDC_OVERLAY.bd}}]
export_ip_user_files -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/TDC_OVERLAY.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.srcs/sources_1/bd/TDC_OVERLAY/TDC_OVERLAY.bd}}] -directory {D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.ip_user_files} -ipstatic_source_dir {D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.cache/compile_simlib/modelsim} {questa=D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.cache/compile_simlib/questa} {riviera=D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.cache/compile_simlib/riviera} {activehdl=D:/SInglePhotons/Vivado Projects/TDC_SINGLE_CHANNEL/TDC_SINGLE_CHANNEL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
save_project_as TDC_SC_PRC {D:/SInglePhotons/Vivado Projects/TDC_SC_PRC} -force
import_files
set_property PR_FLOW 1 [current_project] 
create_partition_def -name TDC_OVERLAY_P -module TDC_OVERLAY
create_reconfig_module -name TDC_OVERLAY -partition_def [get_partition_defs TDC_OVERLAY_P ]  -define_from TDC_OVERLAY
export_ip_user_files -of_objects  [get_files {{D:/SInglePhotons/Vivado Projects/TDC_SC_PRC/TDC_SC_PRC.srcs/sources_1/bd/TDC_OVERLAY/hdl/TDC_OVERLAY_wrapper.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/SInglePhotons/Vivado Projects/TDC_SC_PRC/TDC_SC_PRC.srcs/sources_1/bd/TDC_OVERLAY/hdl/TDC_OVERLAY_wrapper.vhd}}
file delete -force {D:/SInglePhotons/Vivado Projects/TDC_SC_PRC/TDC_SC_PRC.srcs/sources_1/bd/TDC_OVERLAY/hdl/TDC_OVERLAY_wrapper.vhd}
update_compile_order -fileset sources_1
make_wrapper -files [get_files {{D:/SInglePhotons/Vivado Projects/TDC_SC_PRC/TDC_SC_PRC.srcs/sources_1/bd/TDC_OVERLAY/TDC_OVERLAY.bd}}] -top
add_files -norecurse {{D:/SInglePhotons/Vivado Projects/TDC_SC_PRC/TDC_SC_PRC.srcs/sources_1/bd/TDC_OVERLAY/hdl/TDC_OVERLAY_wrapper.vhd}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TDC_OVERLAY_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
