cl_axi_clock_converter_256b.v,verilog,xil_defaultlib,../../../../cl_ip.gen/sources_1/ip/cl_axi_clock_converter_256b/sim/cl_axi_clock_converter_256b.v,incdir="../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
