<stg><name>main_Pipeline_VITIS_LOOP_52_4</name>


<trans_list>

<trans id="1887" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1937" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1939" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1941" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2195" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2201" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2216" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2219" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="365" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %zext_ln52_4_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="zext_ln52_4_read"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %zext_ln52_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="zext_ln52_2_read"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %zext_ln52_3_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_3_read"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %k_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %k_1

]]></Node>
<StgValue><ssdm name="k_1_read"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %q_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %q_load

]]></Node>
<StgValue><ssdm name="q_load_read"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %zext_ln52_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln52_1_read"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="5">
<![CDATA[
newFuncRoot:7 %k_1_cast = zext i5 %k_1_read

]]></Node>
<StgValue><ssdm name="k_1_cast"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="6">
<![CDATA[
newFuncRoot:8 %zext_ln52_1_cast = zext i6 %zext_ln52_1_read

]]></Node>
<StgValue><ssdm name="zext_ln52_1_cast"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:9 %store_ln52 = store i11 %zext_ln52_1_cast, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %VITIS_LOOP_54_5.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i:0 %j_2 = load i11 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i:1 %tmp = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %j_2, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_54_5.i:2 %icmp_ln52 = icmp_eq  i6 %tmp, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i:3 %br_ln52 = br i1 %icmp_ln52, void %for.inc87.i.loopexit.exitStub, void %VITIS_LOOP_54_5.i.split

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_54_5.i.split:0 %zext_ln52 = zext i11 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_54_5.i.split:1 %trunc_ln52 = trunc i11 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:5 %a_addr = getelementptr i32 %a_s, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:6 %a_load = load i10 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_54_5.i.split:415 %add_ln52 = add i11 %j_2, i11 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:416 %store_ln52 = store i11 %add_ln52, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0">
<![CDATA[
for.inc87.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="388" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:6 %a_load = load i10 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="389" st_id="4" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:7 %mul54_i = fmul i32 %q_load_read, i32 %a_load

]]></Node>
<StgValue><ssdm name="mul54_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="390" st_id="5" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:7 %mul54_i = fmul i32 %q_load_read, i32 %a_load

]]></Node>
<StgValue><ssdm name="mul54_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="391" st_id="6" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:7 %mul54_i = fmul i32 %q_load_read, i32 %a_load

]]></Node>
<StgValue><ssdm name="mul54_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="392" st_id="7" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:7 %mul54_i = fmul i32 %q_load_read, i32 %a_load

]]></Node>
<StgValue><ssdm name="mul54_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="393" st_id="8" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:7 %mul54_i = fmul i32 %q_load_read, i32 %a_load

]]></Node>
<StgValue><ssdm name="mul54_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="394" st_id="9" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:7 %mul54_i = fmul i32 %q_load_read, i32 %a_load

]]></Node>
<StgValue><ssdm name="mul54_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="395" st_id="10" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:7 %mul54_i = fmul i32 %q_load_read, i32 %a_load

]]></Node>
<StgValue><ssdm name="mul54_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="396" st_id="11" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:7 %mul54_i = fmul i32 %q_load_read, i32 %a_load

]]></Node>
<StgValue><ssdm name="mul54_i"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:13 %add_ln55 = add i10 %trunc_ln52, i10 32

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:14 %zext_ln55_1 = zext i10 %add_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:15 %a_addr_1 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="400" st_id="12" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:8 %r_1 = fadd i32 %mul54_i, i32 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
VITIS_LOOP_54_5.i.split:9 %xor_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %k_1_read

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_54_5.i.split:10 %zext_ln55 = zext i6 %xor_ln

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:11 %q_addr = getelementptr i32 %q_s, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="q_addr"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:12 %q_load_1 = load i10 %q_addr

]]></Node>
<StgValue><ssdm name="q_load_1"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:16 %a_load_1 = load i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="406" st_id="13" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:8 %r_1 = fadd i32 %mul54_i, i32 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:12 %q_load_1 = load i10 %q_addr

]]></Node>
<StgValue><ssdm name="q_load_1"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:16 %a_load_1 = load i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="409" st_id="14" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:8 %r_1 = fadd i32 %mul54_i, i32 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:17 %mul54_i_1 = fmul i32 %q_load_1, i32 %a_load_1

]]></Node>
<StgValue><ssdm name="mul54_i_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="411" st_id="15" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:8 %r_1 = fadd i32 %mul54_i, i32 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:17 %mul54_i_1 = fmul i32 %q_load_1, i32 %a_load_1

]]></Node>
<StgValue><ssdm name="mul54_i_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="413" st_id="16" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:8 %r_1 = fadd i32 %mul54_i, i32 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:17 %mul54_i_1 = fmul i32 %q_load_1, i32 %a_load_1

]]></Node>
<StgValue><ssdm name="mul54_i_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="415" st_id="17" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:8 %r_1 = fadd i32 %mul54_i, i32 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:17 %mul54_i_1 = fmul i32 %q_load_1, i32 %a_load_1

]]></Node>
<StgValue><ssdm name="mul54_i_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="417" st_id="18" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:8 %r_1 = fadd i32 %mul54_i, i32 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:17 %mul54_i_1 = fmul i32 %q_load_1, i32 %a_load_1

]]></Node>
<StgValue><ssdm name="mul54_i_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="419" st_id="19" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:8 %r_1 = fadd i32 %mul54_i, i32 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="420" st_id="19" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:17 %mul54_i_1 = fmul i32 %q_load_1, i32 %a_load_1

]]></Node>
<StgValue><ssdm name="mul54_i_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="421" st_id="20" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:8 %r_1 = fadd i32 %mul54_i, i32 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:17 %mul54_i_1 = fmul i32 %q_load_1, i32 %a_load_1

]]></Node>
<StgValue><ssdm name="mul54_i_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="423" st_id="21" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:8 %r_1 = fadd i32 %mul54_i, i32 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:17 %mul54_i_1 = fmul i32 %q_load_1, i32 %a_load_1

]]></Node>
<StgValue><ssdm name="mul54_i_1"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:23 %add_ln55_1 = add i10 %trunc_ln52, i10 64

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:24 %zext_ln55_3 = zext i10 %add_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:25 %a_addr_2 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_3

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="428" st_id="22" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:18 %r_1_1 = fadd i32 %r_1, i32 %mul54_i_1

]]></Node>
<StgValue><ssdm name="r_1_1"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
VITIS_LOOP_54_5.i.split:19 %zext_ln55_2_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %k_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_2_cast"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_54_5.i.split:20 %zext_ln55_2 = zext i7 %zext_ln55_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:21 %q_addr_1 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_2

]]></Node>
<StgValue><ssdm name="q_addr_1"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:22 %q_load_2 = load i10 %q_addr_1

]]></Node>
<StgValue><ssdm name="q_load_2"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:26 %a_load_2 = load i10 %a_addr_2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="434" st_id="23" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:18 %r_1_1 = fadd i32 %r_1, i32 %mul54_i_1

]]></Node>
<StgValue><ssdm name="r_1_1"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:22 %q_load_2 = load i10 %q_addr_1

]]></Node>
<StgValue><ssdm name="q_load_2"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:26 %a_load_2 = load i10 %a_addr_2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="437" st_id="24" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:18 %r_1_1 = fadd i32 %r_1, i32 %mul54_i_1

]]></Node>
<StgValue><ssdm name="r_1_1"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:27 %mul54_i_2 = fmul i32 %q_load_2, i32 %a_load_2

]]></Node>
<StgValue><ssdm name="mul54_i_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="439" st_id="25" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:18 %r_1_1 = fadd i32 %r_1, i32 %mul54_i_1

]]></Node>
<StgValue><ssdm name="r_1_1"/></StgValue>
</operation>

<operation id="440" st_id="25" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:27 %mul54_i_2 = fmul i32 %q_load_2, i32 %a_load_2

]]></Node>
<StgValue><ssdm name="mul54_i_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="441" st_id="26" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:18 %r_1_1 = fadd i32 %r_1, i32 %mul54_i_1

]]></Node>
<StgValue><ssdm name="r_1_1"/></StgValue>
</operation>

<operation id="442" st_id="26" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:27 %mul54_i_2 = fmul i32 %q_load_2, i32 %a_load_2

]]></Node>
<StgValue><ssdm name="mul54_i_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="443" st_id="27" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:18 %r_1_1 = fadd i32 %r_1, i32 %mul54_i_1

]]></Node>
<StgValue><ssdm name="r_1_1"/></StgValue>
</operation>

<operation id="444" st_id="27" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:27 %mul54_i_2 = fmul i32 %q_load_2, i32 %a_load_2

]]></Node>
<StgValue><ssdm name="mul54_i_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="445" st_id="28" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:18 %r_1_1 = fadd i32 %r_1, i32 %mul54_i_1

]]></Node>
<StgValue><ssdm name="r_1_1"/></StgValue>
</operation>

<operation id="446" st_id="28" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:27 %mul54_i_2 = fmul i32 %q_load_2, i32 %a_load_2

]]></Node>
<StgValue><ssdm name="mul54_i_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="447" st_id="29" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:18 %r_1_1 = fadd i32 %r_1, i32 %mul54_i_1

]]></Node>
<StgValue><ssdm name="r_1_1"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:27 %mul54_i_2 = fmul i32 %q_load_2, i32 %a_load_2

]]></Node>
<StgValue><ssdm name="mul54_i_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="449" st_id="30" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:18 %r_1_1 = fadd i32 %r_1, i32 %mul54_i_1

]]></Node>
<StgValue><ssdm name="r_1_1"/></StgValue>
</operation>

<operation id="450" st_id="30" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:27 %mul54_i_2 = fmul i32 %q_load_2, i32 %a_load_2

]]></Node>
<StgValue><ssdm name="mul54_i_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="451" st_id="31" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:18 %r_1_1 = fadd i32 %r_1, i32 %mul54_i_1

]]></Node>
<StgValue><ssdm name="r_1_1"/></StgValue>
</operation>

<operation id="452" st_id="31" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:27 %mul54_i_2 = fmul i32 %q_load_2, i32 %a_load_2

]]></Node>
<StgValue><ssdm name="mul54_i_2"/></StgValue>
</operation>

<operation id="453" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:33 %add_ln55_2 = add i10 %trunc_ln52, i10 96

]]></Node>
<StgValue><ssdm name="add_ln55_2"/></StgValue>
</operation>

<operation id="454" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:34 %zext_ln55_5 = zext i10 %add_ln55_2

]]></Node>
<StgValue><ssdm name="zext_ln55_5"/></StgValue>
</operation>

<operation id="455" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:35 %a_addr_3 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_5

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="456" st_id="32" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:28 %r_1_2 = fadd i32 %r_1_1, i32 %mul54_i_2

]]></Node>
<StgValue><ssdm name="r_1_2"/></StgValue>
</operation>

<operation id="457" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="6">
<![CDATA[
VITIS_LOOP_54_5.i.split:29 %sext_ln55 = sext i6 %xor_ln

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="458" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_54_5.i.split:30 %zext_ln55_4 = zext i7 %sext_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_4"/></StgValue>
</operation>

<operation id="459" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:31 %q_addr_2 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_4

]]></Node>
<StgValue><ssdm name="q_addr_2"/></StgValue>
</operation>

<operation id="460" st_id="32" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:32 %q_load_3 = load i10 %q_addr_2

]]></Node>
<StgValue><ssdm name="q_load_3"/></StgValue>
</operation>

<operation id="461" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:36 %a_load_3 = load i10 %a_addr_3

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="462" st_id="33" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:28 %r_1_2 = fadd i32 %r_1_1, i32 %mul54_i_2

]]></Node>
<StgValue><ssdm name="r_1_2"/></StgValue>
</operation>

<operation id="463" st_id="33" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:32 %q_load_3 = load i10 %q_addr_2

]]></Node>
<StgValue><ssdm name="q_load_3"/></StgValue>
</operation>

<operation id="464" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:36 %a_load_3 = load i10 %a_addr_3

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="465" st_id="34" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:28 %r_1_2 = fadd i32 %r_1_1, i32 %mul54_i_2

]]></Node>
<StgValue><ssdm name="r_1_2"/></StgValue>
</operation>

<operation id="466" st_id="34" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:37 %mul54_i_3 = fmul i32 %q_load_3, i32 %a_load_3

]]></Node>
<StgValue><ssdm name="mul54_i_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="467" st_id="35" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:28 %r_1_2 = fadd i32 %r_1_1, i32 %mul54_i_2

]]></Node>
<StgValue><ssdm name="r_1_2"/></StgValue>
</operation>

<operation id="468" st_id="35" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:37 %mul54_i_3 = fmul i32 %q_load_3, i32 %a_load_3

]]></Node>
<StgValue><ssdm name="mul54_i_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="469" st_id="36" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:28 %r_1_2 = fadd i32 %r_1_1, i32 %mul54_i_2

]]></Node>
<StgValue><ssdm name="r_1_2"/></StgValue>
</operation>

<operation id="470" st_id="36" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:37 %mul54_i_3 = fmul i32 %q_load_3, i32 %a_load_3

]]></Node>
<StgValue><ssdm name="mul54_i_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="471" st_id="37" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:28 %r_1_2 = fadd i32 %r_1_1, i32 %mul54_i_2

]]></Node>
<StgValue><ssdm name="r_1_2"/></StgValue>
</operation>

<operation id="472" st_id="37" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:37 %mul54_i_3 = fmul i32 %q_load_3, i32 %a_load_3

]]></Node>
<StgValue><ssdm name="mul54_i_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="473" st_id="38" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:28 %r_1_2 = fadd i32 %r_1_1, i32 %mul54_i_2

]]></Node>
<StgValue><ssdm name="r_1_2"/></StgValue>
</operation>

<operation id="474" st_id="38" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:37 %mul54_i_3 = fmul i32 %q_load_3, i32 %a_load_3

]]></Node>
<StgValue><ssdm name="mul54_i_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="475" st_id="39" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:28 %r_1_2 = fadd i32 %r_1_1, i32 %mul54_i_2

]]></Node>
<StgValue><ssdm name="r_1_2"/></StgValue>
</operation>

<operation id="476" st_id="39" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:37 %mul54_i_3 = fmul i32 %q_load_3, i32 %a_load_3

]]></Node>
<StgValue><ssdm name="mul54_i_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="477" st_id="40" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:28 %r_1_2 = fadd i32 %r_1_1, i32 %mul54_i_2

]]></Node>
<StgValue><ssdm name="r_1_2"/></StgValue>
</operation>

<operation id="478" st_id="40" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:37 %mul54_i_3 = fmul i32 %q_load_3, i32 %a_load_3

]]></Node>
<StgValue><ssdm name="mul54_i_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="479" st_id="41" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:28 %r_1_2 = fadd i32 %r_1_1, i32 %mul54_i_2

]]></Node>
<StgValue><ssdm name="r_1_2"/></StgValue>
</operation>

<operation id="480" st_id="41" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:37 %mul54_i_3 = fmul i32 %q_load_3, i32 %a_load_3

]]></Node>
<StgValue><ssdm name="mul54_i_3"/></StgValue>
</operation>

<operation id="481" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:43 %add_ln55_3 = add i10 %trunc_ln52, i10 128

]]></Node>
<StgValue><ssdm name="add_ln55_3"/></StgValue>
</operation>

<operation id="482" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:44 %zext_ln55_7 = zext i10 %add_ln55_3

]]></Node>
<StgValue><ssdm name="zext_ln55_7"/></StgValue>
</operation>

<operation id="483" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:45 %a_addr_4 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_7

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="484" st_id="42" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:38 %r_1_3 = fadd i32 %r_1_2, i32 %mul54_i_3

]]></Node>
<StgValue><ssdm name="r_1_3"/></StgValue>
</operation>

<operation id="485" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
VITIS_LOOP_54_5.i.split:39 %zext_ln55_6_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %k_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_6_cast"/></StgValue>
</operation>

<operation id="486" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_54_5.i.split:40 %zext_ln55_6 = zext i8 %zext_ln55_6_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_6"/></StgValue>
</operation>

<operation id="487" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:41 %q_addr_3 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_6

]]></Node>
<StgValue><ssdm name="q_addr_3"/></StgValue>
</operation>

<operation id="488" st_id="42" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:42 %q_load_4 = load i10 %q_addr_3

]]></Node>
<StgValue><ssdm name="q_load_4"/></StgValue>
</operation>

<operation id="489" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:46 %a_load_4 = load i10 %a_addr_4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="490" st_id="43" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:38 %r_1_3 = fadd i32 %r_1_2, i32 %mul54_i_3

]]></Node>
<StgValue><ssdm name="r_1_3"/></StgValue>
</operation>

<operation id="491" st_id="43" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:42 %q_load_4 = load i10 %q_addr_3

]]></Node>
<StgValue><ssdm name="q_load_4"/></StgValue>
</operation>

<operation id="492" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:46 %a_load_4 = load i10 %a_addr_4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="493" st_id="44" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:38 %r_1_3 = fadd i32 %r_1_2, i32 %mul54_i_3

]]></Node>
<StgValue><ssdm name="r_1_3"/></StgValue>
</operation>

<operation id="494" st_id="44" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:47 %mul54_i_4 = fmul i32 %q_load_4, i32 %a_load_4

]]></Node>
<StgValue><ssdm name="mul54_i_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="495" st_id="45" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:38 %r_1_3 = fadd i32 %r_1_2, i32 %mul54_i_3

]]></Node>
<StgValue><ssdm name="r_1_3"/></StgValue>
</operation>

<operation id="496" st_id="45" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:47 %mul54_i_4 = fmul i32 %q_load_4, i32 %a_load_4

]]></Node>
<StgValue><ssdm name="mul54_i_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="497" st_id="46" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:38 %r_1_3 = fadd i32 %r_1_2, i32 %mul54_i_3

]]></Node>
<StgValue><ssdm name="r_1_3"/></StgValue>
</operation>

<operation id="498" st_id="46" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:47 %mul54_i_4 = fmul i32 %q_load_4, i32 %a_load_4

]]></Node>
<StgValue><ssdm name="mul54_i_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="499" st_id="47" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:38 %r_1_3 = fadd i32 %r_1_2, i32 %mul54_i_3

]]></Node>
<StgValue><ssdm name="r_1_3"/></StgValue>
</operation>

<operation id="500" st_id="47" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:47 %mul54_i_4 = fmul i32 %q_load_4, i32 %a_load_4

]]></Node>
<StgValue><ssdm name="mul54_i_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="501" st_id="48" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:38 %r_1_3 = fadd i32 %r_1_2, i32 %mul54_i_3

]]></Node>
<StgValue><ssdm name="r_1_3"/></StgValue>
</operation>

<operation id="502" st_id="48" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:47 %mul54_i_4 = fmul i32 %q_load_4, i32 %a_load_4

]]></Node>
<StgValue><ssdm name="mul54_i_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="503" st_id="49" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:38 %r_1_3 = fadd i32 %r_1_2, i32 %mul54_i_3

]]></Node>
<StgValue><ssdm name="r_1_3"/></StgValue>
</operation>

<operation id="504" st_id="49" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:47 %mul54_i_4 = fmul i32 %q_load_4, i32 %a_load_4

]]></Node>
<StgValue><ssdm name="mul54_i_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="505" st_id="50" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:38 %r_1_3 = fadd i32 %r_1_2, i32 %mul54_i_3

]]></Node>
<StgValue><ssdm name="r_1_3"/></StgValue>
</operation>

<operation id="506" st_id="50" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:47 %mul54_i_4 = fmul i32 %q_load_4, i32 %a_load_4

]]></Node>
<StgValue><ssdm name="mul54_i_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="507" st_id="51" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:38 %r_1_3 = fadd i32 %r_1_2, i32 %mul54_i_3

]]></Node>
<StgValue><ssdm name="r_1_3"/></StgValue>
</operation>

<operation id="508" st_id="51" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:47 %mul54_i_4 = fmul i32 %q_load_4, i32 %a_load_4

]]></Node>
<StgValue><ssdm name="mul54_i_4"/></StgValue>
</operation>

<operation id="509" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:53 %add_ln55_4 = add i10 %trunc_ln52, i10 160

]]></Node>
<StgValue><ssdm name="add_ln55_4"/></StgValue>
</operation>

<operation id="510" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:54 %zext_ln55_9 = zext i10 %add_ln55_4

]]></Node>
<StgValue><ssdm name="zext_ln55_9"/></StgValue>
</operation>

<operation id="511" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:55 %a_addr_5 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_9

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="512" st_id="52" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:48 %r_1_4 = fadd i32 %r_1_3, i32 %mul54_i_4

]]></Node>
<StgValue><ssdm name="r_1_4"/></StgValue>
</operation>

<operation id="513" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
VITIS_LOOP_54_5.i.split:49 %add_ln55_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %zext_ln52_3_read

]]></Node>
<StgValue><ssdm name="add_ln55_s"/></StgValue>
</operation>

<operation id="514" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_54_5.i.split:50 %zext_ln55_8 = zext i8 %add_ln55_s

]]></Node>
<StgValue><ssdm name="zext_ln55_8"/></StgValue>
</operation>

<operation id="515" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:51 %q_addr_4 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_8

]]></Node>
<StgValue><ssdm name="q_addr_4"/></StgValue>
</operation>

<operation id="516" st_id="52" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:52 %q_load_5 = load i10 %q_addr_4

]]></Node>
<StgValue><ssdm name="q_load_5"/></StgValue>
</operation>

<operation id="517" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:56 %a_load_5 = load i10 %a_addr_5

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="518" st_id="53" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:48 %r_1_4 = fadd i32 %r_1_3, i32 %mul54_i_4

]]></Node>
<StgValue><ssdm name="r_1_4"/></StgValue>
</operation>

<operation id="519" st_id="53" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:52 %q_load_5 = load i10 %q_addr_4

]]></Node>
<StgValue><ssdm name="q_load_5"/></StgValue>
</operation>

<operation id="520" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:56 %a_load_5 = load i10 %a_addr_5

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="521" st_id="54" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:48 %r_1_4 = fadd i32 %r_1_3, i32 %mul54_i_4

]]></Node>
<StgValue><ssdm name="r_1_4"/></StgValue>
</operation>

<operation id="522" st_id="54" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:57 %mul54_i_5 = fmul i32 %q_load_5, i32 %a_load_5

]]></Node>
<StgValue><ssdm name="mul54_i_5"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="523" st_id="55" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:48 %r_1_4 = fadd i32 %r_1_3, i32 %mul54_i_4

]]></Node>
<StgValue><ssdm name="r_1_4"/></StgValue>
</operation>

<operation id="524" st_id="55" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:57 %mul54_i_5 = fmul i32 %q_load_5, i32 %a_load_5

]]></Node>
<StgValue><ssdm name="mul54_i_5"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="525" st_id="56" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:48 %r_1_4 = fadd i32 %r_1_3, i32 %mul54_i_4

]]></Node>
<StgValue><ssdm name="r_1_4"/></StgValue>
</operation>

<operation id="526" st_id="56" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:57 %mul54_i_5 = fmul i32 %q_load_5, i32 %a_load_5

]]></Node>
<StgValue><ssdm name="mul54_i_5"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="527" st_id="57" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:48 %r_1_4 = fadd i32 %r_1_3, i32 %mul54_i_4

]]></Node>
<StgValue><ssdm name="r_1_4"/></StgValue>
</operation>

<operation id="528" st_id="57" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:57 %mul54_i_5 = fmul i32 %q_load_5, i32 %a_load_5

]]></Node>
<StgValue><ssdm name="mul54_i_5"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="529" st_id="58" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:48 %r_1_4 = fadd i32 %r_1_3, i32 %mul54_i_4

]]></Node>
<StgValue><ssdm name="r_1_4"/></StgValue>
</operation>

<operation id="530" st_id="58" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:57 %mul54_i_5 = fmul i32 %q_load_5, i32 %a_load_5

]]></Node>
<StgValue><ssdm name="mul54_i_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="531" st_id="59" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:48 %r_1_4 = fadd i32 %r_1_3, i32 %mul54_i_4

]]></Node>
<StgValue><ssdm name="r_1_4"/></StgValue>
</operation>

<operation id="532" st_id="59" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:57 %mul54_i_5 = fmul i32 %q_load_5, i32 %a_load_5

]]></Node>
<StgValue><ssdm name="mul54_i_5"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="533" st_id="60" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:48 %r_1_4 = fadd i32 %r_1_3, i32 %mul54_i_4

]]></Node>
<StgValue><ssdm name="r_1_4"/></StgValue>
</operation>

<operation id="534" st_id="60" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:57 %mul54_i_5 = fmul i32 %q_load_5, i32 %a_load_5

]]></Node>
<StgValue><ssdm name="mul54_i_5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="535" st_id="61" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:48 %r_1_4 = fadd i32 %r_1_3, i32 %mul54_i_4

]]></Node>
<StgValue><ssdm name="r_1_4"/></StgValue>
</operation>

<operation id="536" st_id="61" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:57 %mul54_i_5 = fmul i32 %q_load_5, i32 %a_load_5

]]></Node>
<StgValue><ssdm name="mul54_i_5"/></StgValue>
</operation>

<operation id="537" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:63 %add_ln55_5 = add i10 %trunc_ln52, i10 192

]]></Node>
<StgValue><ssdm name="add_ln55_5"/></StgValue>
</operation>

<operation id="538" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:64 %zext_ln55_11 = zext i10 %add_ln55_5

]]></Node>
<StgValue><ssdm name="zext_ln55_11"/></StgValue>
</operation>

<operation id="539" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:65 %a_addr_6 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_11

]]></Node>
<StgValue><ssdm name="a_addr_6"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="540" st_id="62" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:58 %r_1_5 = fadd i32 %r_1_4, i32 %mul54_i_5

]]></Node>
<StgValue><ssdm name="r_1_5"/></StgValue>
</operation>

<operation id="541" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_54_5.i.split:59 %sext_ln55_1 = sext i7 %zext_ln55_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln55_1"/></StgValue>
</operation>

<operation id="542" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_54_5.i.split:60 %zext_ln55_10 = zext i8 %sext_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln55_10"/></StgValue>
</operation>

<operation id="543" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:61 %q_addr_5 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_10

]]></Node>
<StgValue><ssdm name="q_addr_5"/></StgValue>
</operation>

<operation id="544" st_id="62" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:62 %q_load_6 = load i10 %q_addr_5

]]></Node>
<StgValue><ssdm name="q_load_6"/></StgValue>
</operation>

<operation id="545" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:66 %a_load_6 = load i10 %a_addr_6

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="546" st_id="63" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:58 %r_1_5 = fadd i32 %r_1_4, i32 %mul54_i_5

]]></Node>
<StgValue><ssdm name="r_1_5"/></StgValue>
</operation>

<operation id="547" st_id="63" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:62 %q_load_6 = load i10 %q_addr_5

]]></Node>
<StgValue><ssdm name="q_load_6"/></StgValue>
</operation>

<operation id="548" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:66 %a_load_6 = load i10 %a_addr_6

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="549" st_id="64" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:58 %r_1_5 = fadd i32 %r_1_4, i32 %mul54_i_5

]]></Node>
<StgValue><ssdm name="r_1_5"/></StgValue>
</operation>

<operation id="550" st_id="64" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:67 %mul54_i_6 = fmul i32 %q_load_6, i32 %a_load_6

]]></Node>
<StgValue><ssdm name="mul54_i_6"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="551" st_id="65" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:58 %r_1_5 = fadd i32 %r_1_4, i32 %mul54_i_5

]]></Node>
<StgValue><ssdm name="r_1_5"/></StgValue>
</operation>

<operation id="552" st_id="65" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:67 %mul54_i_6 = fmul i32 %q_load_6, i32 %a_load_6

]]></Node>
<StgValue><ssdm name="mul54_i_6"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="553" st_id="66" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:58 %r_1_5 = fadd i32 %r_1_4, i32 %mul54_i_5

]]></Node>
<StgValue><ssdm name="r_1_5"/></StgValue>
</operation>

<operation id="554" st_id="66" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:67 %mul54_i_6 = fmul i32 %q_load_6, i32 %a_load_6

]]></Node>
<StgValue><ssdm name="mul54_i_6"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="555" st_id="67" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:58 %r_1_5 = fadd i32 %r_1_4, i32 %mul54_i_5

]]></Node>
<StgValue><ssdm name="r_1_5"/></StgValue>
</operation>

<operation id="556" st_id="67" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:67 %mul54_i_6 = fmul i32 %q_load_6, i32 %a_load_6

]]></Node>
<StgValue><ssdm name="mul54_i_6"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="557" st_id="68" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:58 %r_1_5 = fadd i32 %r_1_4, i32 %mul54_i_5

]]></Node>
<StgValue><ssdm name="r_1_5"/></StgValue>
</operation>

<operation id="558" st_id="68" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:67 %mul54_i_6 = fmul i32 %q_load_6, i32 %a_load_6

]]></Node>
<StgValue><ssdm name="mul54_i_6"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="559" st_id="69" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:58 %r_1_5 = fadd i32 %r_1_4, i32 %mul54_i_5

]]></Node>
<StgValue><ssdm name="r_1_5"/></StgValue>
</operation>

<operation id="560" st_id="69" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:67 %mul54_i_6 = fmul i32 %q_load_6, i32 %a_load_6

]]></Node>
<StgValue><ssdm name="mul54_i_6"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="561" st_id="70" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:58 %r_1_5 = fadd i32 %r_1_4, i32 %mul54_i_5

]]></Node>
<StgValue><ssdm name="r_1_5"/></StgValue>
</operation>

<operation id="562" st_id="70" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:67 %mul54_i_6 = fmul i32 %q_load_6, i32 %a_load_6

]]></Node>
<StgValue><ssdm name="mul54_i_6"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="563" st_id="71" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:58 %r_1_5 = fadd i32 %r_1_4, i32 %mul54_i_5

]]></Node>
<StgValue><ssdm name="r_1_5"/></StgValue>
</operation>

<operation id="564" st_id="71" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:67 %mul54_i_6 = fmul i32 %q_load_6, i32 %a_load_6

]]></Node>
<StgValue><ssdm name="mul54_i_6"/></StgValue>
</operation>

<operation id="565" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:73 %add_ln55_6 = add i10 %trunc_ln52, i10 224

]]></Node>
<StgValue><ssdm name="add_ln55_6"/></StgValue>
</operation>

<operation id="566" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:74 %zext_ln55_13 = zext i10 %add_ln55_6

]]></Node>
<StgValue><ssdm name="zext_ln55_13"/></StgValue>
</operation>

<operation id="567" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:75 %a_addr_7 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_13

]]></Node>
<StgValue><ssdm name="a_addr_7"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="568" st_id="72" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:68 %r_1_6 = fadd i32 %r_1_5, i32 %mul54_i_6

]]></Node>
<StgValue><ssdm name="r_1_6"/></StgValue>
</operation>

<operation id="569" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_54_5.i.split:69 %sext_ln55_2 = sext i6 %xor_ln

]]></Node>
<StgValue><ssdm name="sext_ln55_2"/></StgValue>
</operation>

<operation id="570" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_54_5.i.split:70 %zext_ln55_12 = zext i8 %sext_ln55_2

]]></Node>
<StgValue><ssdm name="zext_ln55_12"/></StgValue>
</operation>

<operation id="571" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:71 %q_addr_6 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_12

]]></Node>
<StgValue><ssdm name="q_addr_6"/></StgValue>
</operation>

<operation id="572" st_id="72" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:72 %q_load_7 = load i10 %q_addr_6

]]></Node>
<StgValue><ssdm name="q_load_7"/></StgValue>
</operation>

<operation id="573" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:76 %a_load_7 = load i10 %a_addr_7

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="574" st_id="73" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:68 %r_1_6 = fadd i32 %r_1_5, i32 %mul54_i_6

]]></Node>
<StgValue><ssdm name="r_1_6"/></StgValue>
</operation>

<operation id="575" st_id="73" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:72 %q_load_7 = load i10 %q_addr_6

]]></Node>
<StgValue><ssdm name="q_load_7"/></StgValue>
</operation>

<operation id="576" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:76 %a_load_7 = load i10 %a_addr_7

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="577" st_id="74" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:68 %r_1_6 = fadd i32 %r_1_5, i32 %mul54_i_6

]]></Node>
<StgValue><ssdm name="r_1_6"/></StgValue>
</operation>

<operation id="578" st_id="74" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:77 %mul54_i_7 = fmul i32 %q_load_7, i32 %a_load_7

]]></Node>
<StgValue><ssdm name="mul54_i_7"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="579" st_id="75" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:68 %r_1_6 = fadd i32 %r_1_5, i32 %mul54_i_6

]]></Node>
<StgValue><ssdm name="r_1_6"/></StgValue>
</operation>

<operation id="580" st_id="75" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:77 %mul54_i_7 = fmul i32 %q_load_7, i32 %a_load_7

]]></Node>
<StgValue><ssdm name="mul54_i_7"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="581" st_id="76" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:68 %r_1_6 = fadd i32 %r_1_5, i32 %mul54_i_6

]]></Node>
<StgValue><ssdm name="r_1_6"/></StgValue>
</operation>

<operation id="582" st_id="76" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:77 %mul54_i_7 = fmul i32 %q_load_7, i32 %a_load_7

]]></Node>
<StgValue><ssdm name="mul54_i_7"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="583" st_id="77" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:68 %r_1_6 = fadd i32 %r_1_5, i32 %mul54_i_6

]]></Node>
<StgValue><ssdm name="r_1_6"/></StgValue>
</operation>

<operation id="584" st_id="77" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:77 %mul54_i_7 = fmul i32 %q_load_7, i32 %a_load_7

]]></Node>
<StgValue><ssdm name="mul54_i_7"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="585" st_id="78" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:68 %r_1_6 = fadd i32 %r_1_5, i32 %mul54_i_6

]]></Node>
<StgValue><ssdm name="r_1_6"/></StgValue>
</operation>

<operation id="586" st_id="78" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:77 %mul54_i_7 = fmul i32 %q_load_7, i32 %a_load_7

]]></Node>
<StgValue><ssdm name="mul54_i_7"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="587" st_id="79" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:68 %r_1_6 = fadd i32 %r_1_5, i32 %mul54_i_6

]]></Node>
<StgValue><ssdm name="r_1_6"/></StgValue>
</operation>

<operation id="588" st_id="79" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:77 %mul54_i_7 = fmul i32 %q_load_7, i32 %a_load_7

]]></Node>
<StgValue><ssdm name="mul54_i_7"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="589" st_id="80" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:68 %r_1_6 = fadd i32 %r_1_5, i32 %mul54_i_6

]]></Node>
<StgValue><ssdm name="r_1_6"/></StgValue>
</operation>

<operation id="590" st_id="80" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:77 %mul54_i_7 = fmul i32 %q_load_7, i32 %a_load_7

]]></Node>
<StgValue><ssdm name="mul54_i_7"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="591" st_id="81" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:68 %r_1_6 = fadd i32 %r_1_5, i32 %mul54_i_6

]]></Node>
<StgValue><ssdm name="r_1_6"/></StgValue>
</operation>

<operation id="592" st_id="81" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:77 %mul54_i_7 = fmul i32 %q_load_7, i32 %a_load_7

]]></Node>
<StgValue><ssdm name="mul54_i_7"/></StgValue>
</operation>

<operation id="593" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:83 %add_ln55_7 = add i10 %trunc_ln52, i10 256

]]></Node>
<StgValue><ssdm name="add_ln55_7"/></StgValue>
</operation>

<operation id="594" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:84 %zext_ln55_15 = zext i10 %add_ln55_7

]]></Node>
<StgValue><ssdm name="zext_ln55_15"/></StgValue>
</operation>

<operation id="595" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:85 %a_addr_8 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_15

]]></Node>
<StgValue><ssdm name="a_addr_8"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="596" st_id="82" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:78 %r_1_7 = fadd i32 %r_1_6, i32 %mul54_i_7

]]></Node>
<StgValue><ssdm name="r_1_7"/></StgValue>
</operation>

<operation id="597" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
VITIS_LOOP_54_5.i.split:79 %zext_ln55_14_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %k_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_14_cast"/></StgValue>
</operation>

<operation id="598" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_54_5.i.split:80 %zext_ln55_14 = zext i9 %zext_ln55_14_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_14"/></StgValue>
</operation>

<operation id="599" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:81 %q_addr_7 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_14

]]></Node>
<StgValue><ssdm name="q_addr_7"/></StgValue>
</operation>

<operation id="600" st_id="82" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:82 %q_load_8 = load i10 %q_addr_7

]]></Node>
<StgValue><ssdm name="q_load_8"/></StgValue>
</operation>

<operation id="601" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:86 %a_load_8 = load i10 %a_addr_8

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="602" st_id="83" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:78 %r_1_7 = fadd i32 %r_1_6, i32 %mul54_i_7

]]></Node>
<StgValue><ssdm name="r_1_7"/></StgValue>
</operation>

<operation id="603" st_id="83" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:82 %q_load_8 = load i10 %q_addr_7

]]></Node>
<StgValue><ssdm name="q_load_8"/></StgValue>
</operation>

<operation id="604" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:86 %a_load_8 = load i10 %a_addr_8

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="605" st_id="84" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:78 %r_1_7 = fadd i32 %r_1_6, i32 %mul54_i_7

]]></Node>
<StgValue><ssdm name="r_1_7"/></StgValue>
</operation>

<operation id="606" st_id="84" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:87 %mul54_i_8 = fmul i32 %q_load_8, i32 %a_load_8

]]></Node>
<StgValue><ssdm name="mul54_i_8"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="607" st_id="85" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:78 %r_1_7 = fadd i32 %r_1_6, i32 %mul54_i_7

]]></Node>
<StgValue><ssdm name="r_1_7"/></StgValue>
</operation>

<operation id="608" st_id="85" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:87 %mul54_i_8 = fmul i32 %q_load_8, i32 %a_load_8

]]></Node>
<StgValue><ssdm name="mul54_i_8"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="609" st_id="86" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:78 %r_1_7 = fadd i32 %r_1_6, i32 %mul54_i_7

]]></Node>
<StgValue><ssdm name="r_1_7"/></StgValue>
</operation>

<operation id="610" st_id="86" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:87 %mul54_i_8 = fmul i32 %q_load_8, i32 %a_load_8

]]></Node>
<StgValue><ssdm name="mul54_i_8"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="611" st_id="87" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:78 %r_1_7 = fadd i32 %r_1_6, i32 %mul54_i_7

]]></Node>
<StgValue><ssdm name="r_1_7"/></StgValue>
</operation>

<operation id="612" st_id="87" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:87 %mul54_i_8 = fmul i32 %q_load_8, i32 %a_load_8

]]></Node>
<StgValue><ssdm name="mul54_i_8"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="613" st_id="88" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:78 %r_1_7 = fadd i32 %r_1_6, i32 %mul54_i_7

]]></Node>
<StgValue><ssdm name="r_1_7"/></StgValue>
</operation>

<operation id="614" st_id="88" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:87 %mul54_i_8 = fmul i32 %q_load_8, i32 %a_load_8

]]></Node>
<StgValue><ssdm name="mul54_i_8"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="615" st_id="89" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:78 %r_1_7 = fadd i32 %r_1_6, i32 %mul54_i_7

]]></Node>
<StgValue><ssdm name="r_1_7"/></StgValue>
</operation>

<operation id="616" st_id="89" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:87 %mul54_i_8 = fmul i32 %q_load_8, i32 %a_load_8

]]></Node>
<StgValue><ssdm name="mul54_i_8"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="617" st_id="90" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:78 %r_1_7 = fadd i32 %r_1_6, i32 %mul54_i_7

]]></Node>
<StgValue><ssdm name="r_1_7"/></StgValue>
</operation>

<operation id="618" st_id="90" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:87 %mul54_i_8 = fmul i32 %q_load_8, i32 %a_load_8

]]></Node>
<StgValue><ssdm name="mul54_i_8"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="619" st_id="91" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:78 %r_1_7 = fadd i32 %r_1_6, i32 %mul54_i_7

]]></Node>
<StgValue><ssdm name="r_1_7"/></StgValue>
</operation>

<operation id="620" st_id="91" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:87 %mul54_i_8 = fmul i32 %q_load_8, i32 %a_load_8

]]></Node>
<StgValue><ssdm name="mul54_i_8"/></StgValue>
</operation>

<operation id="621" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:93 %add_ln55_9 = add i10 %trunc_ln52, i10 288

]]></Node>
<StgValue><ssdm name="add_ln55_9"/></StgValue>
</operation>

<operation id="622" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:94 %zext_ln55_17 = zext i10 %add_ln55_9

]]></Node>
<StgValue><ssdm name="zext_ln55_17"/></StgValue>
</operation>

<operation id="623" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:95 %a_addr_9 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_17

]]></Node>
<StgValue><ssdm name="a_addr_9"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="624" st_id="92" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:88 %r_1_8 = fadd i32 %r_1_7, i32 %mul54_i_8

]]></Node>
<StgValue><ssdm name="r_1_8"/></StgValue>
</operation>

<operation id="625" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
VITIS_LOOP_54_5.i.split:89 %add_ln55_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 9, i5 %zext_ln52_2_read

]]></Node>
<StgValue><ssdm name="add_ln55_8"/></StgValue>
</operation>

<operation id="626" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_54_5.i.split:90 %zext_ln55_16 = zext i9 %add_ln55_8

]]></Node>
<StgValue><ssdm name="zext_ln55_16"/></StgValue>
</operation>

<operation id="627" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:91 %q_addr_8 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_16

]]></Node>
<StgValue><ssdm name="q_addr_8"/></StgValue>
</operation>

<operation id="628" st_id="92" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:92 %q_load_9 = load i10 %q_addr_8

]]></Node>
<StgValue><ssdm name="q_load_9"/></StgValue>
</operation>

<operation id="629" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:96 %a_load_9 = load i10 %a_addr_9

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="630" st_id="93" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:88 %r_1_8 = fadd i32 %r_1_7, i32 %mul54_i_8

]]></Node>
<StgValue><ssdm name="r_1_8"/></StgValue>
</operation>

<operation id="631" st_id="93" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:92 %q_load_9 = load i10 %q_addr_8

]]></Node>
<StgValue><ssdm name="q_load_9"/></StgValue>
</operation>

<operation id="632" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:96 %a_load_9 = load i10 %a_addr_9

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="633" st_id="94" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:88 %r_1_8 = fadd i32 %r_1_7, i32 %mul54_i_8

]]></Node>
<StgValue><ssdm name="r_1_8"/></StgValue>
</operation>

<operation id="634" st_id="94" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:97 %mul54_i_9 = fmul i32 %q_load_9, i32 %a_load_9

]]></Node>
<StgValue><ssdm name="mul54_i_9"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="635" st_id="95" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:88 %r_1_8 = fadd i32 %r_1_7, i32 %mul54_i_8

]]></Node>
<StgValue><ssdm name="r_1_8"/></StgValue>
</operation>

<operation id="636" st_id="95" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:97 %mul54_i_9 = fmul i32 %q_load_9, i32 %a_load_9

]]></Node>
<StgValue><ssdm name="mul54_i_9"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="637" st_id="96" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:88 %r_1_8 = fadd i32 %r_1_7, i32 %mul54_i_8

]]></Node>
<StgValue><ssdm name="r_1_8"/></StgValue>
</operation>

<operation id="638" st_id="96" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:97 %mul54_i_9 = fmul i32 %q_load_9, i32 %a_load_9

]]></Node>
<StgValue><ssdm name="mul54_i_9"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="639" st_id="97" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:88 %r_1_8 = fadd i32 %r_1_7, i32 %mul54_i_8

]]></Node>
<StgValue><ssdm name="r_1_8"/></StgValue>
</operation>

<operation id="640" st_id="97" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:97 %mul54_i_9 = fmul i32 %q_load_9, i32 %a_load_9

]]></Node>
<StgValue><ssdm name="mul54_i_9"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="641" st_id="98" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:88 %r_1_8 = fadd i32 %r_1_7, i32 %mul54_i_8

]]></Node>
<StgValue><ssdm name="r_1_8"/></StgValue>
</operation>

<operation id="642" st_id="98" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:97 %mul54_i_9 = fmul i32 %q_load_9, i32 %a_load_9

]]></Node>
<StgValue><ssdm name="mul54_i_9"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="643" st_id="99" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:88 %r_1_8 = fadd i32 %r_1_7, i32 %mul54_i_8

]]></Node>
<StgValue><ssdm name="r_1_8"/></StgValue>
</operation>

<operation id="644" st_id="99" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:97 %mul54_i_9 = fmul i32 %q_load_9, i32 %a_load_9

]]></Node>
<StgValue><ssdm name="mul54_i_9"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="645" st_id="100" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:88 %r_1_8 = fadd i32 %r_1_7, i32 %mul54_i_8

]]></Node>
<StgValue><ssdm name="r_1_8"/></StgValue>
</operation>

<operation id="646" st_id="100" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:97 %mul54_i_9 = fmul i32 %q_load_9, i32 %a_load_9

]]></Node>
<StgValue><ssdm name="mul54_i_9"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="647" st_id="101" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:88 %r_1_8 = fadd i32 %r_1_7, i32 %mul54_i_8

]]></Node>
<StgValue><ssdm name="r_1_8"/></StgValue>
</operation>

<operation id="648" st_id="101" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:97 %mul54_i_9 = fmul i32 %q_load_9, i32 %a_load_9

]]></Node>
<StgValue><ssdm name="mul54_i_9"/></StgValue>
</operation>

<operation id="649" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:103 %add_ln55_10 = add i10 %trunc_ln52, i10 320

]]></Node>
<StgValue><ssdm name="add_ln55_10"/></StgValue>
</operation>

<operation id="650" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:104 %zext_ln55_19 = zext i10 %add_ln55_10

]]></Node>
<StgValue><ssdm name="zext_ln55_19"/></StgValue>
</operation>

<operation id="651" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:105 %a_addr_10 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_19

]]></Node>
<StgValue><ssdm name="a_addr_10"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="652" st_id="102" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:98 %r_1_9 = fadd i32 %r_1_8, i32 %mul54_i_9

]]></Node>
<StgValue><ssdm name="r_1_9"/></StgValue>
</operation>

<operation id="653" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
VITIS_LOOP_54_5.i.split:99 %zext_ln55_18_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %k_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_18_cast"/></StgValue>
</operation>

<operation id="654" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_54_5.i.split:100 %zext_ln55_18 = zext i9 %zext_ln55_18_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_18"/></StgValue>
</operation>

<operation id="655" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:101 %q_addr_9 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_18

]]></Node>
<StgValue><ssdm name="q_addr_9"/></StgValue>
</operation>

<operation id="656" st_id="102" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:102 %q_load_10 = load i10 %q_addr_9

]]></Node>
<StgValue><ssdm name="q_load_10"/></StgValue>
</operation>

<operation id="657" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:106 %a_load_10 = load i10 %a_addr_10

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="658" st_id="103" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:98 %r_1_9 = fadd i32 %r_1_8, i32 %mul54_i_9

]]></Node>
<StgValue><ssdm name="r_1_9"/></StgValue>
</operation>

<operation id="659" st_id="103" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:102 %q_load_10 = load i10 %q_addr_9

]]></Node>
<StgValue><ssdm name="q_load_10"/></StgValue>
</operation>

<operation id="660" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:106 %a_load_10 = load i10 %a_addr_10

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="661" st_id="104" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:98 %r_1_9 = fadd i32 %r_1_8, i32 %mul54_i_9

]]></Node>
<StgValue><ssdm name="r_1_9"/></StgValue>
</operation>

<operation id="662" st_id="104" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:107 %mul54_i_s = fmul i32 %q_load_10, i32 %a_load_10

]]></Node>
<StgValue><ssdm name="mul54_i_s"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="663" st_id="105" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:98 %r_1_9 = fadd i32 %r_1_8, i32 %mul54_i_9

]]></Node>
<StgValue><ssdm name="r_1_9"/></StgValue>
</operation>

<operation id="664" st_id="105" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:107 %mul54_i_s = fmul i32 %q_load_10, i32 %a_load_10

]]></Node>
<StgValue><ssdm name="mul54_i_s"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="665" st_id="106" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:98 %r_1_9 = fadd i32 %r_1_8, i32 %mul54_i_9

]]></Node>
<StgValue><ssdm name="r_1_9"/></StgValue>
</operation>

<operation id="666" st_id="106" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:107 %mul54_i_s = fmul i32 %q_load_10, i32 %a_load_10

]]></Node>
<StgValue><ssdm name="mul54_i_s"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="667" st_id="107" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:98 %r_1_9 = fadd i32 %r_1_8, i32 %mul54_i_9

]]></Node>
<StgValue><ssdm name="r_1_9"/></StgValue>
</operation>

<operation id="668" st_id="107" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:107 %mul54_i_s = fmul i32 %q_load_10, i32 %a_load_10

]]></Node>
<StgValue><ssdm name="mul54_i_s"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="669" st_id="108" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:98 %r_1_9 = fadd i32 %r_1_8, i32 %mul54_i_9

]]></Node>
<StgValue><ssdm name="r_1_9"/></StgValue>
</operation>

<operation id="670" st_id="108" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:107 %mul54_i_s = fmul i32 %q_load_10, i32 %a_load_10

]]></Node>
<StgValue><ssdm name="mul54_i_s"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="671" st_id="109" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:98 %r_1_9 = fadd i32 %r_1_8, i32 %mul54_i_9

]]></Node>
<StgValue><ssdm name="r_1_9"/></StgValue>
</operation>

<operation id="672" st_id="109" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:107 %mul54_i_s = fmul i32 %q_load_10, i32 %a_load_10

]]></Node>
<StgValue><ssdm name="mul54_i_s"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="673" st_id="110" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:98 %r_1_9 = fadd i32 %r_1_8, i32 %mul54_i_9

]]></Node>
<StgValue><ssdm name="r_1_9"/></StgValue>
</operation>

<operation id="674" st_id="110" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:107 %mul54_i_s = fmul i32 %q_load_10, i32 %a_load_10

]]></Node>
<StgValue><ssdm name="mul54_i_s"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="675" st_id="111" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:98 %r_1_9 = fadd i32 %r_1_8, i32 %mul54_i_9

]]></Node>
<StgValue><ssdm name="r_1_9"/></StgValue>
</operation>

<operation id="676" st_id="111" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:107 %mul54_i_s = fmul i32 %q_load_10, i32 %a_load_10

]]></Node>
<StgValue><ssdm name="mul54_i_s"/></StgValue>
</operation>

<operation id="677" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:113 %add_ln55_12 = add i10 %trunc_ln52, i10 352

]]></Node>
<StgValue><ssdm name="add_ln55_12"/></StgValue>
</operation>

<operation id="678" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:114 %zext_ln55_21 = zext i10 %add_ln55_12

]]></Node>
<StgValue><ssdm name="zext_ln55_21"/></StgValue>
</operation>

<operation id="679" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:115 %a_addr_11 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_21

]]></Node>
<StgValue><ssdm name="a_addr_11"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="680" st_id="112" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:108 %r_1_s = fadd i32 %r_1_9, i32 %mul54_i_s

]]></Node>
<StgValue><ssdm name="r_1_s"/></StgValue>
</operation>

<operation id="681" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
VITIS_LOOP_54_5.i.split:109 %add_ln55_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 11, i5 %zext_ln52_2_read

]]></Node>
<StgValue><ssdm name="add_ln55_11"/></StgValue>
</operation>

<operation id="682" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_54_5.i.split:110 %zext_ln55_20 = zext i9 %add_ln55_11

]]></Node>
<StgValue><ssdm name="zext_ln55_20"/></StgValue>
</operation>

<operation id="683" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:111 %q_addr_10 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_20

]]></Node>
<StgValue><ssdm name="q_addr_10"/></StgValue>
</operation>

<operation id="684" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:112 %q_load_11 = load i10 %q_addr_10

]]></Node>
<StgValue><ssdm name="q_load_11"/></StgValue>
</operation>

<operation id="685" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:116 %a_load_11 = load i10 %a_addr_11

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="686" st_id="113" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:108 %r_1_s = fadd i32 %r_1_9, i32 %mul54_i_s

]]></Node>
<StgValue><ssdm name="r_1_s"/></StgValue>
</operation>

<operation id="687" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:112 %q_load_11 = load i10 %q_addr_10

]]></Node>
<StgValue><ssdm name="q_load_11"/></StgValue>
</operation>

<operation id="688" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:116 %a_load_11 = load i10 %a_addr_11

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="689" st_id="114" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:108 %r_1_s = fadd i32 %r_1_9, i32 %mul54_i_s

]]></Node>
<StgValue><ssdm name="r_1_s"/></StgValue>
</operation>

<operation id="690" st_id="114" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:117 %mul54_i_10 = fmul i32 %q_load_11, i32 %a_load_11

]]></Node>
<StgValue><ssdm name="mul54_i_10"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="691" st_id="115" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:108 %r_1_s = fadd i32 %r_1_9, i32 %mul54_i_s

]]></Node>
<StgValue><ssdm name="r_1_s"/></StgValue>
</operation>

<operation id="692" st_id="115" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:117 %mul54_i_10 = fmul i32 %q_load_11, i32 %a_load_11

]]></Node>
<StgValue><ssdm name="mul54_i_10"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="693" st_id="116" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:108 %r_1_s = fadd i32 %r_1_9, i32 %mul54_i_s

]]></Node>
<StgValue><ssdm name="r_1_s"/></StgValue>
</operation>

<operation id="694" st_id="116" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:117 %mul54_i_10 = fmul i32 %q_load_11, i32 %a_load_11

]]></Node>
<StgValue><ssdm name="mul54_i_10"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="695" st_id="117" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:108 %r_1_s = fadd i32 %r_1_9, i32 %mul54_i_s

]]></Node>
<StgValue><ssdm name="r_1_s"/></StgValue>
</operation>

<operation id="696" st_id="117" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:117 %mul54_i_10 = fmul i32 %q_load_11, i32 %a_load_11

]]></Node>
<StgValue><ssdm name="mul54_i_10"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="697" st_id="118" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:108 %r_1_s = fadd i32 %r_1_9, i32 %mul54_i_s

]]></Node>
<StgValue><ssdm name="r_1_s"/></StgValue>
</operation>

<operation id="698" st_id="118" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:117 %mul54_i_10 = fmul i32 %q_load_11, i32 %a_load_11

]]></Node>
<StgValue><ssdm name="mul54_i_10"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="699" st_id="119" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:108 %r_1_s = fadd i32 %r_1_9, i32 %mul54_i_s

]]></Node>
<StgValue><ssdm name="r_1_s"/></StgValue>
</operation>

<operation id="700" st_id="119" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:117 %mul54_i_10 = fmul i32 %q_load_11, i32 %a_load_11

]]></Node>
<StgValue><ssdm name="mul54_i_10"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="701" st_id="120" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:108 %r_1_s = fadd i32 %r_1_9, i32 %mul54_i_s

]]></Node>
<StgValue><ssdm name="r_1_s"/></StgValue>
</operation>

<operation id="702" st_id="120" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:117 %mul54_i_10 = fmul i32 %q_load_11, i32 %a_load_11

]]></Node>
<StgValue><ssdm name="mul54_i_10"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="703" st_id="121" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:108 %r_1_s = fadd i32 %r_1_9, i32 %mul54_i_s

]]></Node>
<StgValue><ssdm name="r_1_s"/></StgValue>
</operation>

<operation id="704" st_id="121" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:117 %mul54_i_10 = fmul i32 %q_load_11, i32 %a_load_11

]]></Node>
<StgValue><ssdm name="mul54_i_10"/></StgValue>
</operation>

<operation id="705" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:123 %add_ln55_13 = add i10 %trunc_ln52, i10 384

]]></Node>
<StgValue><ssdm name="add_ln55_13"/></StgValue>
</operation>

<operation id="706" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:124 %zext_ln55_23 = zext i10 %add_ln55_13

]]></Node>
<StgValue><ssdm name="zext_ln55_23"/></StgValue>
</operation>

<operation id="707" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:125 %a_addr_12 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_23

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="708" st_id="122" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:118 %r_1_10 = fadd i32 %r_1_s, i32 %mul54_i_10

]]></Node>
<StgValue><ssdm name="r_1_10"/></StgValue>
</operation>

<operation id="709" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_54_5.i.split:119 %sext_ln55_3 = sext i8 %zext_ln55_6_cast

]]></Node>
<StgValue><ssdm name="sext_ln55_3"/></StgValue>
</operation>

<operation id="710" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_54_5.i.split:120 %zext_ln55_22 = zext i9 %sext_ln55_3

]]></Node>
<StgValue><ssdm name="zext_ln55_22"/></StgValue>
</operation>

<operation id="711" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:121 %q_addr_11 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_22

]]></Node>
<StgValue><ssdm name="q_addr_11"/></StgValue>
</operation>

<operation id="712" st_id="122" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:122 %q_load_12 = load i10 %q_addr_11

]]></Node>
<StgValue><ssdm name="q_load_12"/></StgValue>
</operation>

<operation id="713" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:126 %a_load_12 = load i10 %a_addr_12

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="714" st_id="123" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:118 %r_1_10 = fadd i32 %r_1_s, i32 %mul54_i_10

]]></Node>
<StgValue><ssdm name="r_1_10"/></StgValue>
</operation>

<operation id="715" st_id="123" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:122 %q_load_12 = load i10 %q_addr_11

]]></Node>
<StgValue><ssdm name="q_load_12"/></StgValue>
</operation>

<operation id="716" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:126 %a_load_12 = load i10 %a_addr_12

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="717" st_id="124" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:118 %r_1_10 = fadd i32 %r_1_s, i32 %mul54_i_10

]]></Node>
<StgValue><ssdm name="r_1_10"/></StgValue>
</operation>

<operation id="718" st_id="124" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:127 %mul54_i_11 = fmul i32 %q_load_12, i32 %a_load_12

]]></Node>
<StgValue><ssdm name="mul54_i_11"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="719" st_id="125" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:118 %r_1_10 = fadd i32 %r_1_s, i32 %mul54_i_10

]]></Node>
<StgValue><ssdm name="r_1_10"/></StgValue>
</operation>

<operation id="720" st_id="125" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:127 %mul54_i_11 = fmul i32 %q_load_12, i32 %a_load_12

]]></Node>
<StgValue><ssdm name="mul54_i_11"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="721" st_id="126" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:118 %r_1_10 = fadd i32 %r_1_s, i32 %mul54_i_10

]]></Node>
<StgValue><ssdm name="r_1_10"/></StgValue>
</operation>

<operation id="722" st_id="126" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:127 %mul54_i_11 = fmul i32 %q_load_12, i32 %a_load_12

]]></Node>
<StgValue><ssdm name="mul54_i_11"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="723" st_id="127" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:118 %r_1_10 = fadd i32 %r_1_s, i32 %mul54_i_10

]]></Node>
<StgValue><ssdm name="r_1_10"/></StgValue>
</operation>

<operation id="724" st_id="127" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:127 %mul54_i_11 = fmul i32 %q_load_12, i32 %a_load_12

]]></Node>
<StgValue><ssdm name="mul54_i_11"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="725" st_id="128" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:118 %r_1_10 = fadd i32 %r_1_s, i32 %mul54_i_10

]]></Node>
<StgValue><ssdm name="r_1_10"/></StgValue>
</operation>

<operation id="726" st_id="128" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:127 %mul54_i_11 = fmul i32 %q_load_12, i32 %a_load_12

]]></Node>
<StgValue><ssdm name="mul54_i_11"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="727" st_id="129" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:118 %r_1_10 = fadd i32 %r_1_s, i32 %mul54_i_10

]]></Node>
<StgValue><ssdm name="r_1_10"/></StgValue>
</operation>

<operation id="728" st_id="129" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:127 %mul54_i_11 = fmul i32 %q_load_12, i32 %a_load_12

]]></Node>
<StgValue><ssdm name="mul54_i_11"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="729" st_id="130" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:118 %r_1_10 = fadd i32 %r_1_s, i32 %mul54_i_10

]]></Node>
<StgValue><ssdm name="r_1_10"/></StgValue>
</operation>

<operation id="730" st_id="130" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:127 %mul54_i_11 = fmul i32 %q_load_12, i32 %a_load_12

]]></Node>
<StgValue><ssdm name="mul54_i_11"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="731" st_id="131" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:118 %r_1_10 = fadd i32 %r_1_s, i32 %mul54_i_10

]]></Node>
<StgValue><ssdm name="r_1_10"/></StgValue>
</operation>

<operation id="732" st_id="131" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:127 %mul54_i_11 = fmul i32 %q_load_12, i32 %a_load_12

]]></Node>
<StgValue><ssdm name="mul54_i_11"/></StgValue>
</operation>

<operation id="733" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:133 %add_ln55_14 = add i10 %trunc_ln52, i10 416

]]></Node>
<StgValue><ssdm name="add_ln55_14"/></StgValue>
</operation>

<operation id="734" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:134 %zext_ln55_25 = zext i10 %add_ln55_14

]]></Node>
<StgValue><ssdm name="zext_ln55_25"/></StgValue>
</operation>

<operation id="735" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:135 %a_addr_13 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_25

]]></Node>
<StgValue><ssdm name="a_addr_13"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="736" st_id="132" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:128 %r_1_11 = fadd i32 %r_1_10, i32 %mul54_i_11

]]></Node>
<StgValue><ssdm name="r_1_11"/></StgValue>
</operation>

<operation id="737" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_54_5.i.split:129 %sext_ln55_4 = sext i8 %add_ln55_s

]]></Node>
<StgValue><ssdm name="sext_ln55_4"/></StgValue>
</operation>

<operation id="738" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_54_5.i.split:130 %zext_ln55_24 = zext i9 %sext_ln55_4

]]></Node>
<StgValue><ssdm name="zext_ln55_24"/></StgValue>
</operation>

<operation id="739" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:131 %q_addr_12 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_24

]]></Node>
<StgValue><ssdm name="q_addr_12"/></StgValue>
</operation>

<operation id="740" st_id="132" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:132 %q_load_13 = load i10 %q_addr_12

]]></Node>
<StgValue><ssdm name="q_load_13"/></StgValue>
</operation>

<operation id="741" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:136 %a_load_13 = load i10 %a_addr_13

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="742" st_id="133" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:128 %r_1_11 = fadd i32 %r_1_10, i32 %mul54_i_11

]]></Node>
<StgValue><ssdm name="r_1_11"/></StgValue>
</operation>

<operation id="743" st_id="133" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:132 %q_load_13 = load i10 %q_addr_12

]]></Node>
<StgValue><ssdm name="q_load_13"/></StgValue>
</operation>

<operation id="744" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:136 %a_load_13 = load i10 %a_addr_13

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="745" st_id="134" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:128 %r_1_11 = fadd i32 %r_1_10, i32 %mul54_i_11

]]></Node>
<StgValue><ssdm name="r_1_11"/></StgValue>
</operation>

<operation id="746" st_id="134" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:137 %mul54_i_12 = fmul i32 %q_load_13, i32 %a_load_13

]]></Node>
<StgValue><ssdm name="mul54_i_12"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="747" st_id="135" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:128 %r_1_11 = fadd i32 %r_1_10, i32 %mul54_i_11

]]></Node>
<StgValue><ssdm name="r_1_11"/></StgValue>
</operation>

<operation id="748" st_id="135" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:137 %mul54_i_12 = fmul i32 %q_load_13, i32 %a_load_13

]]></Node>
<StgValue><ssdm name="mul54_i_12"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="749" st_id="136" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:128 %r_1_11 = fadd i32 %r_1_10, i32 %mul54_i_11

]]></Node>
<StgValue><ssdm name="r_1_11"/></StgValue>
</operation>

<operation id="750" st_id="136" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:137 %mul54_i_12 = fmul i32 %q_load_13, i32 %a_load_13

]]></Node>
<StgValue><ssdm name="mul54_i_12"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="751" st_id="137" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:128 %r_1_11 = fadd i32 %r_1_10, i32 %mul54_i_11

]]></Node>
<StgValue><ssdm name="r_1_11"/></StgValue>
</operation>

<operation id="752" st_id="137" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:137 %mul54_i_12 = fmul i32 %q_load_13, i32 %a_load_13

]]></Node>
<StgValue><ssdm name="mul54_i_12"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="753" st_id="138" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:128 %r_1_11 = fadd i32 %r_1_10, i32 %mul54_i_11

]]></Node>
<StgValue><ssdm name="r_1_11"/></StgValue>
</operation>

<operation id="754" st_id="138" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:137 %mul54_i_12 = fmul i32 %q_load_13, i32 %a_load_13

]]></Node>
<StgValue><ssdm name="mul54_i_12"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="755" st_id="139" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:128 %r_1_11 = fadd i32 %r_1_10, i32 %mul54_i_11

]]></Node>
<StgValue><ssdm name="r_1_11"/></StgValue>
</operation>

<operation id="756" st_id="139" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:137 %mul54_i_12 = fmul i32 %q_load_13, i32 %a_load_13

]]></Node>
<StgValue><ssdm name="mul54_i_12"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="757" st_id="140" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:128 %r_1_11 = fadd i32 %r_1_10, i32 %mul54_i_11

]]></Node>
<StgValue><ssdm name="r_1_11"/></StgValue>
</operation>

<operation id="758" st_id="140" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:137 %mul54_i_12 = fmul i32 %q_load_13, i32 %a_load_13

]]></Node>
<StgValue><ssdm name="mul54_i_12"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="759" st_id="141" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:128 %r_1_11 = fadd i32 %r_1_10, i32 %mul54_i_11

]]></Node>
<StgValue><ssdm name="r_1_11"/></StgValue>
</operation>

<operation id="760" st_id="141" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:137 %mul54_i_12 = fmul i32 %q_load_13, i32 %a_load_13

]]></Node>
<StgValue><ssdm name="mul54_i_12"/></StgValue>
</operation>

<operation id="761" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:143 %add_ln55_15 = add i10 %trunc_ln52, i10 448

]]></Node>
<StgValue><ssdm name="add_ln55_15"/></StgValue>
</operation>

<operation id="762" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:144 %zext_ln55_27 = zext i10 %add_ln55_15

]]></Node>
<StgValue><ssdm name="zext_ln55_27"/></StgValue>
</operation>

<operation id="763" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:145 %a_addr_14 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_27

]]></Node>
<StgValue><ssdm name="a_addr_14"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="764" st_id="142" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:138 %r_1_12 = fadd i32 %r_1_11, i32 %mul54_i_12

]]></Node>
<StgValue><ssdm name="r_1_12"/></StgValue>
</operation>

<operation id="765" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_54_5.i.split:139 %sext_ln55_5 = sext i7 %zext_ln55_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln55_5"/></StgValue>
</operation>

<operation id="766" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_54_5.i.split:140 %zext_ln55_26 = zext i9 %sext_ln55_5

]]></Node>
<StgValue><ssdm name="zext_ln55_26"/></StgValue>
</operation>

<operation id="767" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:141 %q_addr_13 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_26

]]></Node>
<StgValue><ssdm name="q_addr_13"/></StgValue>
</operation>

<operation id="768" st_id="142" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:142 %q_load_14 = load i10 %q_addr_13

]]></Node>
<StgValue><ssdm name="q_load_14"/></StgValue>
</operation>

<operation id="769" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:146 %a_load_14 = load i10 %a_addr_14

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="770" st_id="143" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:138 %r_1_12 = fadd i32 %r_1_11, i32 %mul54_i_12

]]></Node>
<StgValue><ssdm name="r_1_12"/></StgValue>
</operation>

<operation id="771" st_id="143" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:142 %q_load_14 = load i10 %q_addr_13

]]></Node>
<StgValue><ssdm name="q_load_14"/></StgValue>
</operation>

<operation id="772" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:146 %a_load_14 = load i10 %a_addr_14

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="773" st_id="144" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:138 %r_1_12 = fadd i32 %r_1_11, i32 %mul54_i_12

]]></Node>
<StgValue><ssdm name="r_1_12"/></StgValue>
</operation>

<operation id="774" st_id="144" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:147 %mul54_i_13 = fmul i32 %q_load_14, i32 %a_load_14

]]></Node>
<StgValue><ssdm name="mul54_i_13"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="775" st_id="145" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:138 %r_1_12 = fadd i32 %r_1_11, i32 %mul54_i_12

]]></Node>
<StgValue><ssdm name="r_1_12"/></StgValue>
</operation>

<operation id="776" st_id="145" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:147 %mul54_i_13 = fmul i32 %q_load_14, i32 %a_load_14

]]></Node>
<StgValue><ssdm name="mul54_i_13"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="777" st_id="146" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:138 %r_1_12 = fadd i32 %r_1_11, i32 %mul54_i_12

]]></Node>
<StgValue><ssdm name="r_1_12"/></StgValue>
</operation>

<operation id="778" st_id="146" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:147 %mul54_i_13 = fmul i32 %q_load_14, i32 %a_load_14

]]></Node>
<StgValue><ssdm name="mul54_i_13"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="779" st_id="147" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:138 %r_1_12 = fadd i32 %r_1_11, i32 %mul54_i_12

]]></Node>
<StgValue><ssdm name="r_1_12"/></StgValue>
</operation>

<operation id="780" st_id="147" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:147 %mul54_i_13 = fmul i32 %q_load_14, i32 %a_load_14

]]></Node>
<StgValue><ssdm name="mul54_i_13"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="781" st_id="148" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:138 %r_1_12 = fadd i32 %r_1_11, i32 %mul54_i_12

]]></Node>
<StgValue><ssdm name="r_1_12"/></StgValue>
</operation>

<operation id="782" st_id="148" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:147 %mul54_i_13 = fmul i32 %q_load_14, i32 %a_load_14

]]></Node>
<StgValue><ssdm name="mul54_i_13"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="783" st_id="149" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:138 %r_1_12 = fadd i32 %r_1_11, i32 %mul54_i_12

]]></Node>
<StgValue><ssdm name="r_1_12"/></StgValue>
</operation>

<operation id="784" st_id="149" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:147 %mul54_i_13 = fmul i32 %q_load_14, i32 %a_load_14

]]></Node>
<StgValue><ssdm name="mul54_i_13"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="785" st_id="150" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:138 %r_1_12 = fadd i32 %r_1_11, i32 %mul54_i_12

]]></Node>
<StgValue><ssdm name="r_1_12"/></StgValue>
</operation>

<operation id="786" st_id="150" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:147 %mul54_i_13 = fmul i32 %q_load_14, i32 %a_load_14

]]></Node>
<StgValue><ssdm name="mul54_i_13"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="787" st_id="151" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:138 %r_1_12 = fadd i32 %r_1_11, i32 %mul54_i_12

]]></Node>
<StgValue><ssdm name="r_1_12"/></StgValue>
</operation>

<operation id="788" st_id="151" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:147 %mul54_i_13 = fmul i32 %q_load_14, i32 %a_load_14

]]></Node>
<StgValue><ssdm name="mul54_i_13"/></StgValue>
</operation>

<operation id="789" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:153 %add_ln55_16 = add i10 %trunc_ln52, i10 480

]]></Node>
<StgValue><ssdm name="add_ln55_16"/></StgValue>
</operation>

<operation id="790" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:154 %zext_ln55_29 = zext i10 %add_ln55_16

]]></Node>
<StgValue><ssdm name="zext_ln55_29"/></StgValue>
</operation>

<operation id="791" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:155 %a_addr_15 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_29

]]></Node>
<StgValue><ssdm name="a_addr_15"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="792" st_id="152" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:148 %r_1_13 = fadd i32 %r_1_12, i32 %mul54_i_13

]]></Node>
<StgValue><ssdm name="r_1_13"/></StgValue>
</operation>

<operation id="793" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_54_5.i.split:149 %sext_ln55_6 = sext i6 %xor_ln

]]></Node>
<StgValue><ssdm name="sext_ln55_6"/></StgValue>
</operation>

<operation id="794" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_54_5.i.split:150 %zext_ln55_28 = zext i9 %sext_ln55_6

]]></Node>
<StgValue><ssdm name="zext_ln55_28"/></StgValue>
</operation>

<operation id="795" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:151 %q_addr_14 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_28

]]></Node>
<StgValue><ssdm name="q_addr_14"/></StgValue>
</operation>

<operation id="796" st_id="152" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:152 %q_load_15 = load i10 %q_addr_14

]]></Node>
<StgValue><ssdm name="q_load_15"/></StgValue>
</operation>

<operation id="797" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:156 %a_load_15 = load i10 %a_addr_15

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="798" st_id="153" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:148 %r_1_13 = fadd i32 %r_1_12, i32 %mul54_i_13

]]></Node>
<StgValue><ssdm name="r_1_13"/></StgValue>
</operation>

<operation id="799" st_id="153" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:152 %q_load_15 = load i10 %q_addr_14

]]></Node>
<StgValue><ssdm name="q_load_15"/></StgValue>
</operation>

<operation id="800" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:156 %a_load_15 = load i10 %a_addr_15

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="801" st_id="154" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:148 %r_1_13 = fadd i32 %r_1_12, i32 %mul54_i_13

]]></Node>
<StgValue><ssdm name="r_1_13"/></StgValue>
</operation>

<operation id="802" st_id="154" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:157 %mul54_i_14 = fmul i32 %q_load_15, i32 %a_load_15

]]></Node>
<StgValue><ssdm name="mul54_i_14"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="803" st_id="155" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:148 %r_1_13 = fadd i32 %r_1_12, i32 %mul54_i_13

]]></Node>
<StgValue><ssdm name="r_1_13"/></StgValue>
</operation>

<operation id="804" st_id="155" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:157 %mul54_i_14 = fmul i32 %q_load_15, i32 %a_load_15

]]></Node>
<StgValue><ssdm name="mul54_i_14"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="805" st_id="156" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:148 %r_1_13 = fadd i32 %r_1_12, i32 %mul54_i_13

]]></Node>
<StgValue><ssdm name="r_1_13"/></StgValue>
</operation>

<operation id="806" st_id="156" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:157 %mul54_i_14 = fmul i32 %q_load_15, i32 %a_load_15

]]></Node>
<StgValue><ssdm name="mul54_i_14"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="807" st_id="157" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:148 %r_1_13 = fadd i32 %r_1_12, i32 %mul54_i_13

]]></Node>
<StgValue><ssdm name="r_1_13"/></StgValue>
</operation>

<operation id="808" st_id="157" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:157 %mul54_i_14 = fmul i32 %q_load_15, i32 %a_load_15

]]></Node>
<StgValue><ssdm name="mul54_i_14"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="809" st_id="158" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:148 %r_1_13 = fadd i32 %r_1_12, i32 %mul54_i_13

]]></Node>
<StgValue><ssdm name="r_1_13"/></StgValue>
</operation>

<operation id="810" st_id="158" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:157 %mul54_i_14 = fmul i32 %q_load_15, i32 %a_load_15

]]></Node>
<StgValue><ssdm name="mul54_i_14"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="811" st_id="159" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:148 %r_1_13 = fadd i32 %r_1_12, i32 %mul54_i_13

]]></Node>
<StgValue><ssdm name="r_1_13"/></StgValue>
</operation>

<operation id="812" st_id="159" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:157 %mul54_i_14 = fmul i32 %q_load_15, i32 %a_load_15

]]></Node>
<StgValue><ssdm name="mul54_i_14"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="813" st_id="160" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:148 %r_1_13 = fadd i32 %r_1_12, i32 %mul54_i_13

]]></Node>
<StgValue><ssdm name="r_1_13"/></StgValue>
</operation>

<operation id="814" st_id="160" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:157 %mul54_i_14 = fmul i32 %q_load_15, i32 %a_load_15

]]></Node>
<StgValue><ssdm name="mul54_i_14"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="815" st_id="161" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:148 %r_1_13 = fadd i32 %r_1_12, i32 %mul54_i_13

]]></Node>
<StgValue><ssdm name="r_1_13"/></StgValue>
</operation>

<operation id="816" st_id="161" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:157 %mul54_i_14 = fmul i32 %q_load_15, i32 %a_load_15

]]></Node>
<StgValue><ssdm name="mul54_i_14"/></StgValue>
</operation>

<operation id="817" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:163 %xor_ln55 = xor i10 %trunc_ln52, i10 512

]]></Node>
<StgValue><ssdm name="xor_ln55"/></StgValue>
</operation>

<operation id="818" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:164 %zext_ln55_31 = zext i10 %xor_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_31"/></StgValue>
</operation>

<operation id="819" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:165 %a_addr_16 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_31

]]></Node>
<StgValue><ssdm name="a_addr_16"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="820" st_id="162" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:158 %r_1_14 = fadd i32 %r_1_13, i32 %mul54_i_14

]]></Node>
<StgValue><ssdm name="r_1_14"/></StgValue>
</operation>

<operation id="821" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
VITIS_LOOP_54_5.i.split:159 %zext_ln55_30_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %k_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_30_cast"/></StgValue>
</operation>

<operation id="822" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:160 %zext_ln55_30 = zext i10 %zext_ln55_30_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_30"/></StgValue>
</operation>

<operation id="823" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:161 %q_addr_15 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_30

]]></Node>
<StgValue><ssdm name="q_addr_15"/></StgValue>
</operation>

<operation id="824" st_id="162" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:162 %q_load_16 = load i10 %q_addr_15

]]></Node>
<StgValue><ssdm name="q_load_16"/></StgValue>
</operation>

<operation id="825" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:166 %a_load_16 = load i10 %a_addr_16

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="826" st_id="163" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:158 %r_1_14 = fadd i32 %r_1_13, i32 %mul54_i_14

]]></Node>
<StgValue><ssdm name="r_1_14"/></StgValue>
</operation>

<operation id="827" st_id="163" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:162 %q_load_16 = load i10 %q_addr_15

]]></Node>
<StgValue><ssdm name="q_load_16"/></StgValue>
</operation>

<operation id="828" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:166 %a_load_16 = load i10 %a_addr_16

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="829" st_id="164" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:158 %r_1_14 = fadd i32 %r_1_13, i32 %mul54_i_14

]]></Node>
<StgValue><ssdm name="r_1_14"/></StgValue>
</operation>

<operation id="830" st_id="164" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:167 %mul54_i_15 = fmul i32 %q_load_16, i32 %a_load_16

]]></Node>
<StgValue><ssdm name="mul54_i_15"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="831" st_id="165" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:158 %r_1_14 = fadd i32 %r_1_13, i32 %mul54_i_14

]]></Node>
<StgValue><ssdm name="r_1_14"/></StgValue>
</operation>

<operation id="832" st_id="165" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:167 %mul54_i_15 = fmul i32 %q_load_16, i32 %a_load_16

]]></Node>
<StgValue><ssdm name="mul54_i_15"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="833" st_id="166" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:158 %r_1_14 = fadd i32 %r_1_13, i32 %mul54_i_14

]]></Node>
<StgValue><ssdm name="r_1_14"/></StgValue>
</operation>

<operation id="834" st_id="166" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:167 %mul54_i_15 = fmul i32 %q_load_16, i32 %a_load_16

]]></Node>
<StgValue><ssdm name="mul54_i_15"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="835" st_id="167" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:158 %r_1_14 = fadd i32 %r_1_13, i32 %mul54_i_14

]]></Node>
<StgValue><ssdm name="r_1_14"/></StgValue>
</operation>

<operation id="836" st_id="167" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:167 %mul54_i_15 = fmul i32 %q_load_16, i32 %a_load_16

]]></Node>
<StgValue><ssdm name="mul54_i_15"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="837" st_id="168" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:158 %r_1_14 = fadd i32 %r_1_13, i32 %mul54_i_14

]]></Node>
<StgValue><ssdm name="r_1_14"/></StgValue>
</operation>

<operation id="838" st_id="168" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:167 %mul54_i_15 = fmul i32 %q_load_16, i32 %a_load_16

]]></Node>
<StgValue><ssdm name="mul54_i_15"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="839" st_id="169" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:158 %r_1_14 = fadd i32 %r_1_13, i32 %mul54_i_14

]]></Node>
<StgValue><ssdm name="r_1_14"/></StgValue>
</operation>

<operation id="840" st_id="169" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:167 %mul54_i_15 = fmul i32 %q_load_16, i32 %a_load_16

]]></Node>
<StgValue><ssdm name="mul54_i_15"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="841" st_id="170" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:158 %r_1_14 = fadd i32 %r_1_13, i32 %mul54_i_14

]]></Node>
<StgValue><ssdm name="r_1_14"/></StgValue>
</operation>

<operation id="842" st_id="170" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:167 %mul54_i_15 = fmul i32 %q_load_16, i32 %a_load_16

]]></Node>
<StgValue><ssdm name="mul54_i_15"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="843" st_id="171" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:158 %r_1_14 = fadd i32 %r_1_13, i32 %mul54_i_14

]]></Node>
<StgValue><ssdm name="r_1_14"/></StgValue>
</operation>

<operation id="844" st_id="171" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:167 %mul54_i_15 = fmul i32 %q_load_16, i32 %a_load_16

]]></Node>
<StgValue><ssdm name="mul54_i_15"/></StgValue>
</operation>

<operation id="845" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:173 %add_ln55_18 = add i10 %trunc_ln52, i10 544

]]></Node>
<StgValue><ssdm name="add_ln55_18"/></StgValue>
</operation>

<operation id="846" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:174 %zext_ln55_33 = zext i10 %add_ln55_18

]]></Node>
<StgValue><ssdm name="zext_ln55_33"/></StgValue>
</operation>

<operation id="847" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:175 %a_addr_17 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_33

]]></Node>
<StgValue><ssdm name="a_addr_17"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="848" st_id="172" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:168 %r_1_15 = fadd i32 %r_1_14, i32 %mul54_i_15

]]></Node>
<StgValue><ssdm name="r_1_15"/></StgValue>
</operation>

<operation id="849" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_54_5.i.split:169 %add_ln55_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 17, i5 %zext_ln52_4_read

]]></Node>
<StgValue><ssdm name="add_ln55_17"/></StgValue>
</operation>

<operation id="850" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:170 %zext_ln55_32 = zext i10 %add_ln55_17

]]></Node>
<StgValue><ssdm name="zext_ln55_32"/></StgValue>
</operation>

<operation id="851" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:171 %q_addr_16 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_32

]]></Node>
<StgValue><ssdm name="q_addr_16"/></StgValue>
</operation>

<operation id="852" st_id="172" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:172 %q_load_17 = load i10 %q_addr_16

]]></Node>
<StgValue><ssdm name="q_load_17"/></StgValue>
</operation>

<operation id="853" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:176 %a_load_17 = load i10 %a_addr_17

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="854" st_id="173" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:168 %r_1_15 = fadd i32 %r_1_14, i32 %mul54_i_15

]]></Node>
<StgValue><ssdm name="r_1_15"/></StgValue>
</operation>

<operation id="855" st_id="173" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:172 %q_load_17 = load i10 %q_addr_16

]]></Node>
<StgValue><ssdm name="q_load_17"/></StgValue>
</operation>

<operation id="856" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:176 %a_load_17 = load i10 %a_addr_17

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="857" st_id="174" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:168 %r_1_15 = fadd i32 %r_1_14, i32 %mul54_i_15

]]></Node>
<StgValue><ssdm name="r_1_15"/></StgValue>
</operation>

<operation id="858" st_id="174" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:177 %mul54_i_16 = fmul i32 %q_load_17, i32 %a_load_17

]]></Node>
<StgValue><ssdm name="mul54_i_16"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="859" st_id="175" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:168 %r_1_15 = fadd i32 %r_1_14, i32 %mul54_i_15

]]></Node>
<StgValue><ssdm name="r_1_15"/></StgValue>
</operation>

<operation id="860" st_id="175" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:177 %mul54_i_16 = fmul i32 %q_load_17, i32 %a_load_17

]]></Node>
<StgValue><ssdm name="mul54_i_16"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="861" st_id="176" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:168 %r_1_15 = fadd i32 %r_1_14, i32 %mul54_i_15

]]></Node>
<StgValue><ssdm name="r_1_15"/></StgValue>
</operation>

<operation id="862" st_id="176" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:177 %mul54_i_16 = fmul i32 %q_load_17, i32 %a_load_17

]]></Node>
<StgValue><ssdm name="mul54_i_16"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="863" st_id="177" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:168 %r_1_15 = fadd i32 %r_1_14, i32 %mul54_i_15

]]></Node>
<StgValue><ssdm name="r_1_15"/></StgValue>
</operation>

<operation id="864" st_id="177" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:177 %mul54_i_16 = fmul i32 %q_load_17, i32 %a_load_17

]]></Node>
<StgValue><ssdm name="mul54_i_16"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="865" st_id="178" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:168 %r_1_15 = fadd i32 %r_1_14, i32 %mul54_i_15

]]></Node>
<StgValue><ssdm name="r_1_15"/></StgValue>
</operation>

<operation id="866" st_id="178" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:177 %mul54_i_16 = fmul i32 %q_load_17, i32 %a_load_17

]]></Node>
<StgValue><ssdm name="mul54_i_16"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="867" st_id="179" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:168 %r_1_15 = fadd i32 %r_1_14, i32 %mul54_i_15

]]></Node>
<StgValue><ssdm name="r_1_15"/></StgValue>
</operation>

<operation id="868" st_id="179" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:177 %mul54_i_16 = fmul i32 %q_load_17, i32 %a_load_17

]]></Node>
<StgValue><ssdm name="mul54_i_16"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="869" st_id="180" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:168 %r_1_15 = fadd i32 %r_1_14, i32 %mul54_i_15

]]></Node>
<StgValue><ssdm name="r_1_15"/></StgValue>
</operation>

<operation id="870" st_id="180" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:177 %mul54_i_16 = fmul i32 %q_load_17, i32 %a_load_17

]]></Node>
<StgValue><ssdm name="mul54_i_16"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="871" st_id="181" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:168 %r_1_15 = fadd i32 %r_1_14, i32 %mul54_i_15

]]></Node>
<StgValue><ssdm name="r_1_15"/></StgValue>
</operation>

<operation id="872" st_id="181" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:177 %mul54_i_16 = fmul i32 %q_load_17, i32 %a_load_17

]]></Node>
<StgValue><ssdm name="mul54_i_16"/></StgValue>
</operation>

<operation id="873" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:183 %add_ln55_19 = add i10 %trunc_ln52, i10 576

]]></Node>
<StgValue><ssdm name="add_ln55_19"/></StgValue>
</operation>

<operation id="874" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:184 %zext_ln55_35 = zext i10 %add_ln55_19

]]></Node>
<StgValue><ssdm name="zext_ln55_35"/></StgValue>
</operation>

<operation id="875" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:185 %a_addr_18 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_35

]]></Node>
<StgValue><ssdm name="a_addr_18"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="876" st_id="182" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:178 %r_1_16 = fadd i32 %r_1_15, i32 %mul54_i_16

]]></Node>
<StgValue><ssdm name="r_1_16"/></StgValue>
</operation>

<operation id="877" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
VITIS_LOOP_54_5.i.split:179 %zext_ln55_34_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %k_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_34_cast"/></StgValue>
</operation>

<operation id="878" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:180 %zext_ln55_34 = zext i10 %zext_ln55_34_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_34"/></StgValue>
</operation>

<operation id="879" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:181 %q_addr_17 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_34

]]></Node>
<StgValue><ssdm name="q_addr_17"/></StgValue>
</operation>

<operation id="880" st_id="182" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:182 %q_load_18 = load i10 %q_addr_17

]]></Node>
<StgValue><ssdm name="q_load_18"/></StgValue>
</operation>

<operation id="881" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:186 %a_load_18 = load i10 %a_addr_18

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="882" st_id="183" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:178 %r_1_16 = fadd i32 %r_1_15, i32 %mul54_i_16

]]></Node>
<StgValue><ssdm name="r_1_16"/></StgValue>
</operation>

<operation id="883" st_id="183" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:182 %q_load_18 = load i10 %q_addr_17

]]></Node>
<StgValue><ssdm name="q_load_18"/></StgValue>
</operation>

<operation id="884" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:186 %a_load_18 = load i10 %a_addr_18

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="885" st_id="184" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:178 %r_1_16 = fadd i32 %r_1_15, i32 %mul54_i_16

]]></Node>
<StgValue><ssdm name="r_1_16"/></StgValue>
</operation>

<operation id="886" st_id="184" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:187 %mul54_i_17 = fmul i32 %q_load_18, i32 %a_load_18

]]></Node>
<StgValue><ssdm name="mul54_i_17"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="887" st_id="185" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:178 %r_1_16 = fadd i32 %r_1_15, i32 %mul54_i_16

]]></Node>
<StgValue><ssdm name="r_1_16"/></StgValue>
</operation>

<operation id="888" st_id="185" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:187 %mul54_i_17 = fmul i32 %q_load_18, i32 %a_load_18

]]></Node>
<StgValue><ssdm name="mul54_i_17"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="889" st_id="186" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:178 %r_1_16 = fadd i32 %r_1_15, i32 %mul54_i_16

]]></Node>
<StgValue><ssdm name="r_1_16"/></StgValue>
</operation>

<operation id="890" st_id="186" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:187 %mul54_i_17 = fmul i32 %q_load_18, i32 %a_load_18

]]></Node>
<StgValue><ssdm name="mul54_i_17"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="891" st_id="187" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:178 %r_1_16 = fadd i32 %r_1_15, i32 %mul54_i_16

]]></Node>
<StgValue><ssdm name="r_1_16"/></StgValue>
</operation>

<operation id="892" st_id="187" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:187 %mul54_i_17 = fmul i32 %q_load_18, i32 %a_load_18

]]></Node>
<StgValue><ssdm name="mul54_i_17"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="893" st_id="188" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:178 %r_1_16 = fadd i32 %r_1_15, i32 %mul54_i_16

]]></Node>
<StgValue><ssdm name="r_1_16"/></StgValue>
</operation>

<operation id="894" st_id="188" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:187 %mul54_i_17 = fmul i32 %q_load_18, i32 %a_load_18

]]></Node>
<StgValue><ssdm name="mul54_i_17"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="895" st_id="189" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:178 %r_1_16 = fadd i32 %r_1_15, i32 %mul54_i_16

]]></Node>
<StgValue><ssdm name="r_1_16"/></StgValue>
</operation>

<operation id="896" st_id="189" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:187 %mul54_i_17 = fmul i32 %q_load_18, i32 %a_load_18

]]></Node>
<StgValue><ssdm name="mul54_i_17"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="897" st_id="190" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:178 %r_1_16 = fadd i32 %r_1_15, i32 %mul54_i_16

]]></Node>
<StgValue><ssdm name="r_1_16"/></StgValue>
</operation>

<operation id="898" st_id="190" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:187 %mul54_i_17 = fmul i32 %q_load_18, i32 %a_load_18

]]></Node>
<StgValue><ssdm name="mul54_i_17"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="899" st_id="191" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:178 %r_1_16 = fadd i32 %r_1_15, i32 %mul54_i_16

]]></Node>
<StgValue><ssdm name="r_1_16"/></StgValue>
</operation>

<operation id="900" st_id="191" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:187 %mul54_i_17 = fmul i32 %q_load_18, i32 %a_load_18

]]></Node>
<StgValue><ssdm name="mul54_i_17"/></StgValue>
</operation>

<operation id="901" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:193 %add_ln55_21 = add i10 %trunc_ln52, i10 608

]]></Node>
<StgValue><ssdm name="add_ln55_21"/></StgValue>
</operation>

<operation id="902" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:194 %zext_ln55_37 = zext i10 %add_ln55_21

]]></Node>
<StgValue><ssdm name="zext_ln55_37"/></StgValue>
</operation>

<operation id="903" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:195 %a_addr_19 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_37

]]></Node>
<StgValue><ssdm name="a_addr_19"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="904" st_id="192" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:188 %r_1_17 = fadd i32 %r_1_16, i32 %mul54_i_17

]]></Node>
<StgValue><ssdm name="r_1_17"/></StgValue>
</operation>

<operation id="905" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_54_5.i.split:189 %add_ln55_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 19, i5 %zext_ln52_4_read

]]></Node>
<StgValue><ssdm name="add_ln55_20"/></StgValue>
</operation>

<operation id="906" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:190 %zext_ln55_36 = zext i10 %add_ln55_20

]]></Node>
<StgValue><ssdm name="zext_ln55_36"/></StgValue>
</operation>

<operation id="907" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:191 %q_addr_18 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_36

]]></Node>
<StgValue><ssdm name="q_addr_18"/></StgValue>
</operation>

<operation id="908" st_id="192" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:192 %q_load_19 = load i10 %q_addr_18

]]></Node>
<StgValue><ssdm name="q_load_19"/></StgValue>
</operation>

<operation id="909" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:196 %a_load_19 = load i10 %a_addr_19

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="910" st_id="193" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:188 %r_1_17 = fadd i32 %r_1_16, i32 %mul54_i_17

]]></Node>
<StgValue><ssdm name="r_1_17"/></StgValue>
</operation>

<operation id="911" st_id="193" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:192 %q_load_19 = load i10 %q_addr_18

]]></Node>
<StgValue><ssdm name="q_load_19"/></StgValue>
</operation>

<operation id="912" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:196 %a_load_19 = load i10 %a_addr_19

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="913" st_id="194" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:188 %r_1_17 = fadd i32 %r_1_16, i32 %mul54_i_17

]]></Node>
<StgValue><ssdm name="r_1_17"/></StgValue>
</operation>

<operation id="914" st_id="194" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:197 %mul54_i_18 = fmul i32 %q_load_19, i32 %a_load_19

]]></Node>
<StgValue><ssdm name="mul54_i_18"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="915" st_id="195" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:188 %r_1_17 = fadd i32 %r_1_16, i32 %mul54_i_17

]]></Node>
<StgValue><ssdm name="r_1_17"/></StgValue>
</operation>

<operation id="916" st_id="195" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:197 %mul54_i_18 = fmul i32 %q_load_19, i32 %a_load_19

]]></Node>
<StgValue><ssdm name="mul54_i_18"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="917" st_id="196" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:188 %r_1_17 = fadd i32 %r_1_16, i32 %mul54_i_17

]]></Node>
<StgValue><ssdm name="r_1_17"/></StgValue>
</operation>

<operation id="918" st_id="196" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:197 %mul54_i_18 = fmul i32 %q_load_19, i32 %a_load_19

]]></Node>
<StgValue><ssdm name="mul54_i_18"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="919" st_id="197" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:188 %r_1_17 = fadd i32 %r_1_16, i32 %mul54_i_17

]]></Node>
<StgValue><ssdm name="r_1_17"/></StgValue>
</operation>

<operation id="920" st_id="197" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:197 %mul54_i_18 = fmul i32 %q_load_19, i32 %a_load_19

]]></Node>
<StgValue><ssdm name="mul54_i_18"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="921" st_id="198" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:188 %r_1_17 = fadd i32 %r_1_16, i32 %mul54_i_17

]]></Node>
<StgValue><ssdm name="r_1_17"/></StgValue>
</operation>

<operation id="922" st_id="198" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:197 %mul54_i_18 = fmul i32 %q_load_19, i32 %a_load_19

]]></Node>
<StgValue><ssdm name="mul54_i_18"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="923" st_id="199" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:188 %r_1_17 = fadd i32 %r_1_16, i32 %mul54_i_17

]]></Node>
<StgValue><ssdm name="r_1_17"/></StgValue>
</operation>

<operation id="924" st_id="199" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:197 %mul54_i_18 = fmul i32 %q_load_19, i32 %a_load_19

]]></Node>
<StgValue><ssdm name="mul54_i_18"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="925" st_id="200" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:188 %r_1_17 = fadd i32 %r_1_16, i32 %mul54_i_17

]]></Node>
<StgValue><ssdm name="r_1_17"/></StgValue>
</operation>

<operation id="926" st_id="200" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:197 %mul54_i_18 = fmul i32 %q_load_19, i32 %a_load_19

]]></Node>
<StgValue><ssdm name="mul54_i_18"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="927" st_id="201" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:188 %r_1_17 = fadd i32 %r_1_16, i32 %mul54_i_17

]]></Node>
<StgValue><ssdm name="r_1_17"/></StgValue>
</operation>

<operation id="928" st_id="201" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:197 %mul54_i_18 = fmul i32 %q_load_19, i32 %a_load_19

]]></Node>
<StgValue><ssdm name="mul54_i_18"/></StgValue>
</operation>

<operation id="929" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:203 %add_ln55_22 = add i10 %trunc_ln52, i10 640

]]></Node>
<StgValue><ssdm name="add_ln55_22"/></StgValue>
</operation>

<operation id="930" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:204 %zext_ln55_39 = zext i10 %add_ln55_22

]]></Node>
<StgValue><ssdm name="zext_ln55_39"/></StgValue>
</operation>

<operation id="931" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:205 %a_addr_20 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_39

]]></Node>
<StgValue><ssdm name="a_addr_20"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="932" st_id="202" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:198 %r_1_18 = fadd i32 %r_1_17, i32 %mul54_i_18

]]></Node>
<StgValue><ssdm name="r_1_18"/></StgValue>
</operation>

<operation id="933" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
VITIS_LOOP_54_5.i.split:199 %zext_ln55_38_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %k_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_38_cast"/></StgValue>
</operation>

<operation id="934" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:200 %zext_ln55_38 = zext i10 %zext_ln55_38_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_38"/></StgValue>
</operation>

<operation id="935" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:201 %q_addr_19 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_38

]]></Node>
<StgValue><ssdm name="q_addr_19"/></StgValue>
</operation>

<operation id="936" st_id="202" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:202 %q_load_20 = load i10 %q_addr_19

]]></Node>
<StgValue><ssdm name="q_load_20"/></StgValue>
</operation>

<operation id="937" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:206 %a_load_20 = load i10 %a_addr_20

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="938" st_id="203" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:198 %r_1_18 = fadd i32 %r_1_17, i32 %mul54_i_18

]]></Node>
<StgValue><ssdm name="r_1_18"/></StgValue>
</operation>

<operation id="939" st_id="203" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:202 %q_load_20 = load i10 %q_addr_19

]]></Node>
<StgValue><ssdm name="q_load_20"/></StgValue>
</operation>

<operation id="940" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:206 %a_load_20 = load i10 %a_addr_20

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="941" st_id="204" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:198 %r_1_18 = fadd i32 %r_1_17, i32 %mul54_i_18

]]></Node>
<StgValue><ssdm name="r_1_18"/></StgValue>
</operation>

<operation id="942" st_id="204" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:207 %mul54_i_19 = fmul i32 %q_load_20, i32 %a_load_20

]]></Node>
<StgValue><ssdm name="mul54_i_19"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="943" st_id="205" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:198 %r_1_18 = fadd i32 %r_1_17, i32 %mul54_i_18

]]></Node>
<StgValue><ssdm name="r_1_18"/></StgValue>
</operation>

<operation id="944" st_id="205" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:207 %mul54_i_19 = fmul i32 %q_load_20, i32 %a_load_20

]]></Node>
<StgValue><ssdm name="mul54_i_19"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="945" st_id="206" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:198 %r_1_18 = fadd i32 %r_1_17, i32 %mul54_i_18

]]></Node>
<StgValue><ssdm name="r_1_18"/></StgValue>
</operation>

<operation id="946" st_id="206" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:207 %mul54_i_19 = fmul i32 %q_load_20, i32 %a_load_20

]]></Node>
<StgValue><ssdm name="mul54_i_19"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="947" st_id="207" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:198 %r_1_18 = fadd i32 %r_1_17, i32 %mul54_i_18

]]></Node>
<StgValue><ssdm name="r_1_18"/></StgValue>
</operation>

<operation id="948" st_id="207" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:207 %mul54_i_19 = fmul i32 %q_load_20, i32 %a_load_20

]]></Node>
<StgValue><ssdm name="mul54_i_19"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="949" st_id="208" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:198 %r_1_18 = fadd i32 %r_1_17, i32 %mul54_i_18

]]></Node>
<StgValue><ssdm name="r_1_18"/></StgValue>
</operation>

<operation id="950" st_id="208" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:207 %mul54_i_19 = fmul i32 %q_load_20, i32 %a_load_20

]]></Node>
<StgValue><ssdm name="mul54_i_19"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="951" st_id="209" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:198 %r_1_18 = fadd i32 %r_1_17, i32 %mul54_i_18

]]></Node>
<StgValue><ssdm name="r_1_18"/></StgValue>
</operation>

<operation id="952" st_id="209" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:207 %mul54_i_19 = fmul i32 %q_load_20, i32 %a_load_20

]]></Node>
<StgValue><ssdm name="mul54_i_19"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="953" st_id="210" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:198 %r_1_18 = fadd i32 %r_1_17, i32 %mul54_i_18

]]></Node>
<StgValue><ssdm name="r_1_18"/></StgValue>
</operation>

<operation id="954" st_id="210" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:207 %mul54_i_19 = fmul i32 %q_load_20, i32 %a_load_20

]]></Node>
<StgValue><ssdm name="mul54_i_19"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="955" st_id="211" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:198 %r_1_18 = fadd i32 %r_1_17, i32 %mul54_i_18

]]></Node>
<StgValue><ssdm name="r_1_18"/></StgValue>
</operation>

<operation id="956" st_id="211" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:207 %mul54_i_19 = fmul i32 %q_load_20, i32 %a_load_20

]]></Node>
<StgValue><ssdm name="mul54_i_19"/></StgValue>
</operation>

<operation id="957" st_id="211" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:213 %add_ln55_24 = add i10 %trunc_ln52, i10 672

]]></Node>
<StgValue><ssdm name="add_ln55_24"/></StgValue>
</operation>

<operation id="958" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:214 %zext_ln55_41 = zext i10 %add_ln55_24

]]></Node>
<StgValue><ssdm name="zext_ln55_41"/></StgValue>
</operation>

<operation id="959" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:215 %a_addr_21 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_41

]]></Node>
<StgValue><ssdm name="a_addr_21"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="960" st_id="212" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:208 %r_1_19 = fadd i32 %r_1_18, i32 %mul54_i_19

]]></Node>
<StgValue><ssdm name="r_1_19"/></StgValue>
</operation>

<operation id="961" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_54_5.i.split:209 %add_ln55_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 21, i5 %zext_ln52_4_read

]]></Node>
<StgValue><ssdm name="add_ln55_23"/></StgValue>
</operation>

<operation id="962" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:210 %zext_ln55_40 = zext i10 %add_ln55_23

]]></Node>
<StgValue><ssdm name="zext_ln55_40"/></StgValue>
</operation>

<operation id="963" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:211 %q_addr_20 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_40

]]></Node>
<StgValue><ssdm name="q_addr_20"/></StgValue>
</operation>

<operation id="964" st_id="212" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:212 %q_load_21 = load i10 %q_addr_20

]]></Node>
<StgValue><ssdm name="q_load_21"/></StgValue>
</operation>

<operation id="965" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:216 %a_load_21 = load i10 %a_addr_21

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="966" st_id="213" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:208 %r_1_19 = fadd i32 %r_1_18, i32 %mul54_i_19

]]></Node>
<StgValue><ssdm name="r_1_19"/></StgValue>
</operation>

<operation id="967" st_id="213" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:212 %q_load_21 = load i10 %q_addr_20

]]></Node>
<StgValue><ssdm name="q_load_21"/></StgValue>
</operation>

<operation id="968" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:216 %a_load_21 = load i10 %a_addr_21

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="969" st_id="214" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:208 %r_1_19 = fadd i32 %r_1_18, i32 %mul54_i_19

]]></Node>
<StgValue><ssdm name="r_1_19"/></StgValue>
</operation>

<operation id="970" st_id="214" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:217 %mul54_i_20 = fmul i32 %q_load_21, i32 %a_load_21

]]></Node>
<StgValue><ssdm name="mul54_i_20"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="971" st_id="215" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:208 %r_1_19 = fadd i32 %r_1_18, i32 %mul54_i_19

]]></Node>
<StgValue><ssdm name="r_1_19"/></StgValue>
</operation>

<operation id="972" st_id="215" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:217 %mul54_i_20 = fmul i32 %q_load_21, i32 %a_load_21

]]></Node>
<StgValue><ssdm name="mul54_i_20"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="973" st_id="216" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:208 %r_1_19 = fadd i32 %r_1_18, i32 %mul54_i_19

]]></Node>
<StgValue><ssdm name="r_1_19"/></StgValue>
</operation>

<operation id="974" st_id="216" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:217 %mul54_i_20 = fmul i32 %q_load_21, i32 %a_load_21

]]></Node>
<StgValue><ssdm name="mul54_i_20"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="975" st_id="217" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:208 %r_1_19 = fadd i32 %r_1_18, i32 %mul54_i_19

]]></Node>
<StgValue><ssdm name="r_1_19"/></StgValue>
</operation>

<operation id="976" st_id="217" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:217 %mul54_i_20 = fmul i32 %q_load_21, i32 %a_load_21

]]></Node>
<StgValue><ssdm name="mul54_i_20"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="977" st_id="218" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:208 %r_1_19 = fadd i32 %r_1_18, i32 %mul54_i_19

]]></Node>
<StgValue><ssdm name="r_1_19"/></StgValue>
</operation>

<operation id="978" st_id="218" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:217 %mul54_i_20 = fmul i32 %q_load_21, i32 %a_load_21

]]></Node>
<StgValue><ssdm name="mul54_i_20"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="979" st_id="219" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:208 %r_1_19 = fadd i32 %r_1_18, i32 %mul54_i_19

]]></Node>
<StgValue><ssdm name="r_1_19"/></StgValue>
</operation>

<operation id="980" st_id="219" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:217 %mul54_i_20 = fmul i32 %q_load_21, i32 %a_load_21

]]></Node>
<StgValue><ssdm name="mul54_i_20"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="981" st_id="220" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:208 %r_1_19 = fadd i32 %r_1_18, i32 %mul54_i_19

]]></Node>
<StgValue><ssdm name="r_1_19"/></StgValue>
</operation>

<operation id="982" st_id="220" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:217 %mul54_i_20 = fmul i32 %q_load_21, i32 %a_load_21

]]></Node>
<StgValue><ssdm name="mul54_i_20"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="983" st_id="221" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:208 %r_1_19 = fadd i32 %r_1_18, i32 %mul54_i_19

]]></Node>
<StgValue><ssdm name="r_1_19"/></StgValue>
</operation>

<operation id="984" st_id="221" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:217 %mul54_i_20 = fmul i32 %q_load_21, i32 %a_load_21

]]></Node>
<StgValue><ssdm name="mul54_i_20"/></StgValue>
</operation>

<operation id="985" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:223 %add_ln55_25 = add i10 %trunc_ln52, i10 704

]]></Node>
<StgValue><ssdm name="add_ln55_25"/></StgValue>
</operation>

<operation id="986" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:224 %zext_ln55_43 = zext i10 %add_ln55_25

]]></Node>
<StgValue><ssdm name="zext_ln55_43"/></StgValue>
</operation>

<operation id="987" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:225 %a_addr_22 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_43

]]></Node>
<StgValue><ssdm name="a_addr_22"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="988" st_id="222" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:218 %r_1_20 = fadd i32 %r_1_19, i32 %mul54_i_20

]]></Node>
<StgValue><ssdm name="r_1_20"/></StgValue>
</operation>

<operation id="989" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
VITIS_LOOP_54_5.i.split:219 %zext_ln55_42_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %k_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_42_cast"/></StgValue>
</operation>

<operation id="990" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:220 %zext_ln55_42 = zext i10 %zext_ln55_42_cast

]]></Node>
<StgValue><ssdm name="zext_ln55_42"/></StgValue>
</operation>

<operation id="991" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:221 %q_addr_21 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_42

]]></Node>
<StgValue><ssdm name="q_addr_21"/></StgValue>
</operation>

<operation id="992" st_id="222" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:222 %q_load_22 = load i10 %q_addr_21

]]></Node>
<StgValue><ssdm name="q_load_22"/></StgValue>
</operation>

<operation id="993" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:226 %a_load_22 = load i10 %a_addr_22

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="994" st_id="223" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:218 %r_1_20 = fadd i32 %r_1_19, i32 %mul54_i_20

]]></Node>
<StgValue><ssdm name="r_1_20"/></StgValue>
</operation>

<operation id="995" st_id="223" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:222 %q_load_22 = load i10 %q_addr_21

]]></Node>
<StgValue><ssdm name="q_load_22"/></StgValue>
</operation>

<operation id="996" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:226 %a_load_22 = load i10 %a_addr_22

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="997" st_id="224" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:218 %r_1_20 = fadd i32 %r_1_19, i32 %mul54_i_20

]]></Node>
<StgValue><ssdm name="r_1_20"/></StgValue>
</operation>

<operation id="998" st_id="224" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:227 %mul54_i_21 = fmul i32 %q_load_22, i32 %a_load_22

]]></Node>
<StgValue><ssdm name="mul54_i_21"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="999" st_id="225" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:218 %r_1_20 = fadd i32 %r_1_19, i32 %mul54_i_20

]]></Node>
<StgValue><ssdm name="r_1_20"/></StgValue>
</operation>

<operation id="1000" st_id="225" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:227 %mul54_i_21 = fmul i32 %q_load_22, i32 %a_load_22

]]></Node>
<StgValue><ssdm name="mul54_i_21"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1001" st_id="226" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:218 %r_1_20 = fadd i32 %r_1_19, i32 %mul54_i_20

]]></Node>
<StgValue><ssdm name="r_1_20"/></StgValue>
</operation>

<operation id="1002" st_id="226" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:227 %mul54_i_21 = fmul i32 %q_load_22, i32 %a_load_22

]]></Node>
<StgValue><ssdm name="mul54_i_21"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1003" st_id="227" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:218 %r_1_20 = fadd i32 %r_1_19, i32 %mul54_i_20

]]></Node>
<StgValue><ssdm name="r_1_20"/></StgValue>
</operation>

<operation id="1004" st_id="227" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:227 %mul54_i_21 = fmul i32 %q_load_22, i32 %a_load_22

]]></Node>
<StgValue><ssdm name="mul54_i_21"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1005" st_id="228" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:218 %r_1_20 = fadd i32 %r_1_19, i32 %mul54_i_20

]]></Node>
<StgValue><ssdm name="r_1_20"/></StgValue>
</operation>

<operation id="1006" st_id="228" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:227 %mul54_i_21 = fmul i32 %q_load_22, i32 %a_load_22

]]></Node>
<StgValue><ssdm name="mul54_i_21"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1007" st_id="229" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:218 %r_1_20 = fadd i32 %r_1_19, i32 %mul54_i_20

]]></Node>
<StgValue><ssdm name="r_1_20"/></StgValue>
</operation>

<operation id="1008" st_id="229" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:227 %mul54_i_21 = fmul i32 %q_load_22, i32 %a_load_22

]]></Node>
<StgValue><ssdm name="mul54_i_21"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1009" st_id="230" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:218 %r_1_20 = fadd i32 %r_1_19, i32 %mul54_i_20

]]></Node>
<StgValue><ssdm name="r_1_20"/></StgValue>
</operation>

<operation id="1010" st_id="230" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:227 %mul54_i_21 = fmul i32 %q_load_22, i32 %a_load_22

]]></Node>
<StgValue><ssdm name="mul54_i_21"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1011" st_id="231" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:218 %r_1_20 = fadd i32 %r_1_19, i32 %mul54_i_20

]]></Node>
<StgValue><ssdm name="r_1_20"/></StgValue>
</operation>

<operation id="1012" st_id="231" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:227 %mul54_i_21 = fmul i32 %q_load_22, i32 %a_load_22

]]></Node>
<StgValue><ssdm name="mul54_i_21"/></StgValue>
</operation>

<operation id="1013" st_id="231" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:233 %add_ln55_27 = add i10 %trunc_ln52, i10 736

]]></Node>
<StgValue><ssdm name="add_ln55_27"/></StgValue>
</operation>

<operation id="1014" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:234 %zext_ln55_45 = zext i10 %add_ln55_27

]]></Node>
<StgValue><ssdm name="zext_ln55_45"/></StgValue>
</operation>

<operation id="1015" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:235 %a_addr_23 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_45

]]></Node>
<StgValue><ssdm name="a_addr_23"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1016" st_id="232" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:228 %r_1_21 = fadd i32 %r_1_20, i32 %mul54_i_21

]]></Node>
<StgValue><ssdm name="r_1_21"/></StgValue>
</operation>

<operation id="1017" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_54_5.i.split:229 %add_ln55_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 23, i5 %zext_ln52_4_read

]]></Node>
<StgValue><ssdm name="add_ln55_26"/></StgValue>
</operation>

<operation id="1018" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:230 %zext_ln55_44 = zext i10 %add_ln55_26

]]></Node>
<StgValue><ssdm name="zext_ln55_44"/></StgValue>
</operation>

<operation id="1019" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:231 %q_addr_22 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_44

]]></Node>
<StgValue><ssdm name="q_addr_22"/></StgValue>
</operation>

<operation id="1020" st_id="232" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:232 %q_load_23 = load i10 %q_addr_22

]]></Node>
<StgValue><ssdm name="q_load_23"/></StgValue>
</operation>

<operation id="1021" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:236 %a_load_23 = load i10 %a_addr_23

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1022" st_id="233" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:228 %r_1_21 = fadd i32 %r_1_20, i32 %mul54_i_21

]]></Node>
<StgValue><ssdm name="r_1_21"/></StgValue>
</operation>

<operation id="1023" st_id="233" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:232 %q_load_23 = load i10 %q_addr_22

]]></Node>
<StgValue><ssdm name="q_load_23"/></StgValue>
</operation>

<operation id="1024" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:236 %a_load_23 = load i10 %a_addr_23

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1025" st_id="234" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:228 %r_1_21 = fadd i32 %r_1_20, i32 %mul54_i_21

]]></Node>
<StgValue><ssdm name="r_1_21"/></StgValue>
</operation>

<operation id="1026" st_id="234" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:237 %mul54_i_22 = fmul i32 %q_load_23, i32 %a_load_23

]]></Node>
<StgValue><ssdm name="mul54_i_22"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1027" st_id="235" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:228 %r_1_21 = fadd i32 %r_1_20, i32 %mul54_i_21

]]></Node>
<StgValue><ssdm name="r_1_21"/></StgValue>
</operation>

<operation id="1028" st_id="235" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:237 %mul54_i_22 = fmul i32 %q_load_23, i32 %a_load_23

]]></Node>
<StgValue><ssdm name="mul54_i_22"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1029" st_id="236" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:228 %r_1_21 = fadd i32 %r_1_20, i32 %mul54_i_21

]]></Node>
<StgValue><ssdm name="r_1_21"/></StgValue>
</operation>

<operation id="1030" st_id="236" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:237 %mul54_i_22 = fmul i32 %q_load_23, i32 %a_load_23

]]></Node>
<StgValue><ssdm name="mul54_i_22"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1031" st_id="237" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:228 %r_1_21 = fadd i32 %r_1_20, i32 %mul54_i_21

]]></Node>
<StgValue><ssdm name="r_1_21"/></StgValue>
</operation>

<operation id="1032" st_id="237" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:237 %mul54_i_22 = fmul i32 %q_load_23, i32 %a_load_23

]]></Node>
<StgValue><ssdm name="mul54_i_22"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1033" st_id="238" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:228 %r_1_21 = fadd i32 %r_1_20, i32 %mul54_i_21

]]></Node>
<StgValue><ssdm name="r_1_21"/></StgValue>
</operation>

<operation id="1034" st_id="238" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:237 %mul54_i_22 = fmul i32 %q_load_23, i32 %a_load_23

]]></Node>
<StgValue><ssdm name="mul54_i_22"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1035" st_id="239" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:228 %r_1_21 = fadd i32 %r_1_20, i32 %mul54_i_21

]]></Node>
<StgValue><ssdm name="r_1_21"/></StgValue>
</operation>

<operation id="1036" st_id="239" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:237 %mul54_i_22 = fmul i32 %q_load_23, i32 %a_load_23

]]></Node>
<StgValue><ssdm name="mul54_i_22"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1037" st_id="240" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:228 %r_1_21 = fadd i32 %r_1_20, i32 %mul54_i_21

]]></Node>
<StgValue><ssdm name="r_1_21"/></StgValue>
</operation>

<operation id="1038" st_id="240" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:237 %mul54_i_22 = fmul i32 %q_load_23, i32 %a_load_23

]]></Node>
<StgValue><ssdm name="mul54_i_22"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1039" st_id="241" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:228 %r_1_21 = fadd i32 %r_1_20, i32 %mul54_i_21

]]></Node>
<StgValue><ssdm name="r_1_21"/></StgValue>
</operation>

<operation id="1040" st_id="241" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:237 %mul54_i_22 = fmul i32 %q_load_23, i32 %a_load_23

]]></Node>
<StgValue><ssdm name="mul54_i_22"/></StgValue>
</operation>

<operation id="1041" st_id="241" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:243 %add_ln55_28 = add i10 %trunc_ln52, i10 768

]]></Node>
<StgValue><ssdm name="add_ln55_28"/></StgValue>
</operation>

<operation id="1042" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:244 %zext_ln55_47 = zext i10 %add_ln55_28

]]></Node>
<StgValue><ssdm name="zext_ln55_47"/></StgValue>
</operation>

<operation id="1043" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:245 %a_addr_24 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_47

]]></Node>
<StgValue><ssdm name="a_addr_24"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1044" st_id="242" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:238 %r_1_22 = fadd i32 %r_1_21, i32 %mul54_i_22

]]></Node>
<StgValue><ssdm name="r_1_22"/></StgValue>
</operation>

<operation id="1045" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_54_5.i.split:239 %sext_ln55_7 = sext i9 %zext_ln55_14_cast

]]></Node>
<StgValue><ssdm name="sext_ln55_7"/></StgValue>
</operation>

<operation id="1046" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:240 %zext_ln55_46 = zext i10 %sext_ln55_7

]]></Node>
<StgValue><ssdm name="zext_ln55_46"/></StgValue>
</operation>

<operation id="1047" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:241 %q_addr_23 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_46

]]></Node>
<StgValue><ssdm name="q_addr_23"/></StgValue>
</operation>

<operation id="1048" st_id="242" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:242 %q_load_24 = load i10 %q_addr_23

]]></Node>
<StgValue><ssdm name="q_load_24"/></StgValue>
</operation>

<operation id="1049" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:246 %a_load_24 = load i10 %a_addr_24

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1050" st_id="243" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:238 %r_1_22 = fadd i32 %r_1_21, i32 %mul54_i_22

]]></Node>
<StgValue><ssdm name="r_1_22"/></StgValue>
</operation>

<operation id="1051" st_id="243" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:242 %q_load_24 = load i10 %q_addr_23

]]></Node>
<StgValue><ssdm name="q_load_24"/></StgValue>
</operation>

<operation id="1052" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:246 %a_load_24 = load i10 %a_addr_24

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1053" st_id="244" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:238 %r_1_22 = fadd i32 %r_1_21, i32 %mul54_i_22

]]></Node>
<StgValue><ssdm name="r_1_22"/></StgValue>
</operation>

<operation id="1054" st_id="244" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:247 %mul54_i_23 = fmul i32 %q_load_24, i32 %a_load_24

]]></Node>
<StgValue><ssdm name="mul54_i_23"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1055" st_id="245" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:238 %r_1_22 = fadd i32 %r_1_21, i32 %mul54_i_22

]]></Node>
<StgValue><ssdm name="r_1_22"/></StgValue>
</operation>

<operation id="1056" st_id="245" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:247 %mul54_i_23 = fmul i32 %q_load_24, i32 %a_load_24

]]></Node>
<StgValue><ssdm name="mul54_i_23"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1057" st_id="246" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:238 %r_1_22 = fadd i32 %r_1_21, i32 %mul54_i_22

]]></Node>
<StgValue><ssdm name="r_1_22"/></StgValue>
</operation>

<operation id="1058" st_id="246" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:247 %mul54_i_23 = fmul i32 %q_load_24, i32 %a_load_24

]]></Node>
<StgValue><ssdm name="mul54_i_23"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1059" st_id="247" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:238 %r_1_22 = fadd i32 %r_1_21, i32 %mul54_i_22

]]></Node>
<StgValue><ssdm name="r_1_22"/></StgValue>
</operation>

<operation id="1060" st_id="247" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:247 %mul54_i_23 = fmul i32 %q_load_24, i32 %a_load_24

]]></Node>
<StgValue><ssdm name="mul54_i_23"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1061" st_id="248" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:238 %r_1_22 = fadd i32 %r_1_21, i32 %mul54_i_22

]]></Node>
<StgValue><ssdm name="r_1_22"/></StgValue>
</operation>

<operation id="1062" st_id="248" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:247 %mul54_i_23 = fmul i32 %q_load_24, i32 %a_load_24

]]></Node>
<StgValue><ssdm name="mul54_i_23"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1063" st_id="249" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:238 %r_1_22 = fadd i32 %r_1_21, i32 %mul54_i_22

]]></Node>
<StgValue><ssdm name="r_1_22"/></StgValue>
</operation>

<operation id="1064" st_id="249" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:247 %mul54_i_23 = fmul i32 %q_load_24, i32 %a_load_24

]]></Node>
<StgValue><ssdm name="mul54_i_23"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1065" st_id="250" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:238 %r_1_22 = fadd i32 %r_1_21, i32 %mul54_i_22

]]></Node>
<StgValue><ssdm name="r_1_22"/></StgValue>
</operation>

<operation id="1066" st_id="250" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:247 %mul54_i_23 = fmul i32 %q_load_24, i32 %a_load_24

]]></Node>
<StgValue><ssdm name="mul54_i_23"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1067" st_id="251" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:238 %r_1_22 = fadd i32 %r_1_21, i32 %mul54_i_22

]]></Node>
<StgValue><ssdm name="r_1_22"/></StgValue>
</operation>

<operation id="1068" st_id="251" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:247 %mul54_i_23 = fmul i32 %q_load_24, i32 %a_load_24

]]></Node>
<StgValue><ssdm name="mul54_i_23"/></StgValue>
</operation>

<operation id="1069" st_id="251" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:253 %add_ln55_29 = add i10 %trunc_ln52, i10 800

]]></Node>
<StgValue><ssdm name="add_ln55_29"/></StgValue>
</operation>

<operation id="1070" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:254 %zext_ln55_49 = zext i10 %add_ln55_29

]]></Node>
<StgValue><ssdm name="zext_ln55_49"/></StgValue>
</operation>

<operation id="1071" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:255 %a_addr_25 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_49

]]></Node>
<StgValue><ssdm name="a_addr_25"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1072" st_id="252" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:248 %r_1_23 = fadd i32 %r_1_22, i32 %mul54_i_23

]]></Node>
<StgValue><ssdm name="r_1_23"/></StgValue>
</operation>

<operation id="1073" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_54_5.i.split:249 %sext_ln55_8 = sext i9 %add_ln55_8

]]></Node>
<StgValue><ssdm name="sext_ln55_8"/></StgValue>
</operation>

<operation id="1074" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:250 %zext_ln55_48 = zext i10 %sext_ln55_8

]]></Node>
<StgValue><ssdm name="zext_ln55_48"/></StgValue>
</operation>

<operation id="1075" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:251 %q_addr_24 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_48

]]></Node>
<StgValue><ssdm name="q_addr_24"/></StgValue>
</operation>

<operation id="1076" st_id="252" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:252 %q_load_25 = load i10 %q_addr_24

]]></Node>
<StgValue><ssdm name="q_load_25"/></StgValue>
</operation>

<operation id="1077" st_id="252" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:256 %a_load_25 = load i10 %a_addr_25

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1078" st_id="253" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:248 %r_1_23 = fadd i32 %r_1_22, i32 %mul54_i_23

]]></Node>
<StgValue><ssdm name="r_1_23"/></StgValue>
</operation>

<operation id="1079" st_id="253" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:252 %q_load_25 = load i10 %q_addr_24

]]></Node>
<StgValue><ssdm name="q_load_25"/></StgValue>
</operation>

<operation id="1080" st_id="253" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:256 %a_load_25 = load i10 %a_addr_25

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1081" st_id="254" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:248 %r_1_23 = fadd i32 %r_1_22, i32 %mul54_i_23

]]></Node>
<StgValue><ssdm name="r_1_23"/></StgValue>
</operation>

<operation id="1082" st_id="254" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:257 %mul54_i_24 = fmul i32 %q_load_25, i32 %a_load_25

]]></Node>
<StgValue><ssdm name="mul54_i_24"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1083" st_id="255" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:248 %r_1_23 = fadd i32 %r_1_22, i32 %mul54_i_23

]]></Node>
<StgValue><ssdm name="r_1_23"/></StgValue>
</operation>

<operation id="1084" st_id="255" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:257 %mul54_i_24 = fmul i32 %q_load_25, i32 %a_load_25

]]></Node>
<StgValue><ssdm name="mul54_i_24"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1085" st_id="256" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:248 %r_1_23 = fadd i32 %r_1_22, i32 %mul54_i_23

]]></Node>
<StgValue><ssdm name="r_1_23"/></StgValue>
</operation>

<operation id="1086" st_id="256" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:257 %mul54_i_24 = fmul i32 %q_load_25, i32 %a_load_25

]]></Node>
<StgValue><ssdm name="mul54_i_24"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1087" st_id="257" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:248 %r_1_23 = fadd i32 %r_1_22, i32 %mul54_i_23

]]></Node>
<StgValue><ssdm name="r_1_23"/></StgValue>
</operation>

<operation id="1088" st_id="257" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:257 %mul54_i_24 = fmul i32 %q_load_25, i32 %a_load_25

]]></Node>
<StgValue><ssdm name="mul54_i_24"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1089" st_id="258" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:248 %r_1_23 = fadd i32 %r_1_22, i32 %mul54_i_23

]]></Node>
<StgValue><ssdm name="r_1_23"/></StgValue>
</operation>

<operation id="1090" st_id="258" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:257 %mul54_i_24 = fmul i32 %q_load_25, i32 %a_load_25

]]></Node>
<StgValue><ssdm name="mul54_i_24"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1091" st_id="259" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:248 %r_1_23 = fadd i32 %r_1_22, i32 %mul54_i_23

]]></Node>
<StgValue><ssdm name="r_1_23"/></StgValue>
</operation>

<operation id="1092" st_id="259" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:257 %mul54_i_24 = fmul i32 %q_load_25, i32 %a_load_25

]]></Node>
<StgValue><ssdm name="mul54_i_24"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1093" st_id="260" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:248 %r_1_23 = fadd i32 %r_1_22, i32 %mul54_i_23

]]></Node>
<StgValue><ssdm name="r_1_23"/></StgValue>
</operation>

<operation id="1094" st_id="260" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:257 %mul54_i_24 = fmul i32 %q_load_25, i32 %a_load_25

]]></Node>
<StgValue><ssdm name="mul54_i_24"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1095" st_id="261" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:248 %r_1_23 = fadd i32 %r_1_22, i32 %mul54_i_23

]]></Node>
<StgValue><ssdm name="r_1_23"/></StgValue>
</operation>

<operation id="1096" st_id="261" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:257 %mul54_i_24 = fmul i32 %q_load_25, i32 %a_load_25

]]></Node>
<StgValue><ssdm name="mul54_i_24"/></StgValue>
</operation>

<operation id="1097" st_id="261" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:263 %add_ln55_30 = add i10 %trunc_ln52, i10 832

]]></Node>
<StgValue><ssdm name="add_ln55_30"/></StgValue>
</operation>

<operation id="1098" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:264 %zext_ln55_51 = zext i10 %add_ln55_30

]]></Node>
<StgValue><ssdm name="zext_ln55_51"/></StgValue>
</operation>

<operation id="1099" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:265 %a_addr_26 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_51

]]></Node>
<StgValue><ssdm name="a_addr_26"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1100" st_id="262" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:258 %r_1_24 = fadd i32 %r_1_23, i32 %mul54_i_24

]]></Node>
<StgValue><ssdm name="r_1_24"/></StgValue>
</operation>

<operation id="1101" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_54_5.i.split:259 %sext_ln55_9 = sext i9 %zext_ln55_18_cast

]]></Node>
<StgValue><ssdm name="sext_ln55_9"/></StgValue>
</operation>

<operation id="1102" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:260 %zext_ln55_50 = zext i10 %sext_ln55_9

]]></Node>
<StgValue><ssdm name="zext_ln55_50"/></StgValue>
</operation>

<operation id="1103" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:261 %q_addr_25 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_50

]]></Node>
<StgValue><ssdm name="q_addr_25"/></StgValue>
</operation>

<operation id="1104" st_id="262" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:262 %q_load_26 = load i10 %q_addr_25

]]></Node>
<StgValue><ssdm name="q_load_26"/></StgValue>
</operation>

<operation id="1105" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:266 %a_load_26 = load i10 %a_addr_26

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1106" st_id="263" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:258 %r_1_24 = fadd i32 %r_1_23, i32 %mul54_i_24

]]></Node>
<StgValue><ssdm name="r_1_24"/></StgValue>
</operation>

<operation id="1107" st_id="263" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:262 %q_load_26 = load i10 %q_addr_25

]]></Node>
<StgValue><ssdm name="q_load_26"/></StgValue>
</operation>

<operation id="1108" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:266 %a_load_26 = load i10 %a_addr_26

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1109" st_id="264" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:258 %r_1_24 = fadd i32 %r_1_23, i32 %mul54_i_24

]]></Node>
<StgValue><ssdm name="r_1_24"/></StgValue>
</operation>

<operation id="1110" st_id="264" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:267 %mul54_i_25 = fmul i32 %q_load_26, i32 %a_load_26

]]></Node>
<StgValue><ssdm name="mul54_i_25"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1111" st_id="265" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:258 %r_1_24 = fadd i32 %r_1_23, i32 %mul54_i_24

]]></Node>
<StgValue><ssdm name="r_1_24"/></StgValue>
</operation>

<operation id="1112" st_id="265" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:267 %mul54_i_25 = fmul i32 %q_load_26, i32 %a_load_26

]]></Node>
<StgValue><ssdm name="mul54_i_25"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1113" st_id="266" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:258 %r_1_24 = fadd i32 %r_1_23, i32 %mul54_i_24

]]></Node>
<StgValue><ssdm name="r_1_24"/></StgValue>
</operation>

<operation id="1114" st_id="266" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:267 %mul54_i_25 = fmul i32 %q_load_26, i32 %a_load_26

]]></Node>
<StgValue><ssdm name="mul54_i_25"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1115" st_id="267" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:258 %r_1_24 = fadd i32 %r_1_23, i32 %mul54_i_24

]]></Node>
<StgValue><ssdm name="r_1_24"/></StgValue>
</operation>

<operation id="1116" st_id="267" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:267 %mul54_i_25 = fmul i32 %q_load_26, i32 %a_load_26

]]></Node>
<StgValue><ssdm name="mul54_i_25"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1117" st_id="268" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:258 %r_1_24 = fadd i32 %r_1_23, i32 %mul54_i_24

]]></Node>
<StgValue><ssdm name="r_1_24"/></StgValue>
</operation>

<operation id="1118" st_id="268" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:267 %mul54_i_25 = fmul i32 %q_load_26, i32 %a_load_26

]]></Node>
<StgValue><ssdm name="mul54_i_25"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1119" st_id="269" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:258 %r_1_24 = fadd i32 %r_1_23, i32 %mul54_i_24

]]></Node>
<StgValue><ssdm name="r_1_24"/></StgValue>
</operation>

<operation id="1120" st_id="269" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:267 %mul54_i_25 = fmul i32 %q_load_26, i32 %a_load_26

]]></Node>
<StgValue><ssdm name="mul54_i_25"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1121" st_id="270" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:258 %r_1_24 = fadd i32 %r_1_23, i32 %mul54_i_24

]]></Node>
<StgValue><ssdm name="r_1_24"/></StgValue>
</operation>

<operation id="1122" st_id="270" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:267 %mul54_i_25 = fmul i32 %q_load_26, i32 %a_load_26

]]></Node>
<StgValue><ssdm name="mul54_i_25"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1123" st_id="271" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:258 %r_1_24 = fadd i32 %r_1_23, i32 %mul54_i_24

]]></Node>
<StgValue><ssdm name="r_1_24"/></StgValue>
</operation>

<operation id="1124" st_id="271" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:267 %mul54_i_25 = fmul i32 %q_load_26, i32 %a_load_26

]]></Node>
<StgValue><ssdm name="mul54_i_25"/></StgValue>
</operation>

<operation id="1125" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:273 %add_ln55_31 = add i10 %trunc_ln52, i10 864

]]></Node>
<StgValue><ssdm name="add_ln55_31"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1126" st_id="272" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:268 %r_1_25 = fadd i32 %r_1_24, i32 %mul54_i_25

]]></Node>
<StgValue><ssdm name="r_1_25"/></StgValue>
</operation>

<operation id="1127" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_54_5.i.split:269 %sext_ln55_10 = sext i9 %add_ln55_11

]]></Node>
<StgValue><ssdm name="sext_ln55_10"/></StgValue>
</operation>

<operation id="1128" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:270 %zext_ln55_52 = zext i10 %sext_ln55_10

]]></Node>
<StgValue><ssdm name="zext_ln55_52"/></StgValue>
</operation>

<operation id="1129" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:271 %q_addr_26 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_52

]]></Node>
<StgValue><ssdm name="q_addr_26"/></StgValue>
</operation>

<operation id="1130" st_id="272" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:272 %q_load_27 = load i10 %q_addr_26

]]></Node>
<StgValue><ssdm name="q_load_27"/></StgValue>
</operation>

<operation id="1131" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:274 %zext_ln55_53 = zext i10 %add_ln55_31

]]></Node>
<StgValue><ssdm name="zext_ln55_53"/></StgValue>
</operation>

<operation id="1132" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:275 %a_addr_27 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_53

]]></Node>
<StgValue><ssdm name="a_addr_27"/></StgValue>
</operation>

<operation id="1133" st_id="272" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:276 %a_load_27 = load i10 %a_addr_27

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1134" st_id="273" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:268 %r_1_25 = fadd i32 %r_1_24, i32 %mul54_i_25

]]></Node>
<StgValue><ssdm name="r_1_25"/></StgValue>
</operation>

<operation id="1135" st_id="273" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:272 %q_load_27 = load i10 %q_addr_26

]]></Node>
<StgValue><ssdm name="q_load_27"/></StgValue>
</operation>

<operation id="1136" st_id="273" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:276 %a_load_27 = load i10 %a_addr_27

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1137" st_id="274" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:268 %r_1_25 = fadd i32 %r_1_24, i32 %mul54_i_25

]]></Node>
<StgValue><ssdm name="r_1_25"/></StgValue>
</operation>

<operation id="1138" st_id="274" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:277 %mul54_i_26 = fmul i32 %q_load_27, i32 %a_load_27

]]></Node>
<StgValue><ssdm name="mul54_i_26"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1139" st_id="275" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:268 %r_1_25 = fadd i32 %r_1_24, i32 %mul54_i_25

]]></Node>
<StgValue><ssdm name="r_1_25"/></StgValue>
</operation>

<operation id="1140" st_id="275" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:277 %mul54_i_26 = fmul i32 %q_load_27, i32 %a_load_27

]]></Node>
<StgValue><ssdm name="mul54_i_26"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1141" st_id="276" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:268 %r_1_25 = fadd i32 %r_1_24, i32 %mul54_i_25

]]></Node>
<StgValue><ssdm name="r_1_25"/></StgValue>
</operation>

<operation id="1142" st_id="276" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:277 %mul54_i_26 = fmul i32 %q_load_27, i32 %a_load_27

]]></Node>
<StgValue><ssdm name="mul54_i_26"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1143" st_id="277" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:268 %r_1_25 = fadd i32 %r_1_24, i32 %mul54_i_25

]]></Node>
<StgValue><ssdm name="r_1_25"/></StgValue>
</operation>

<operation id="1144" st_id="277" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:277 %mul54_i_26 = fmul i32 %q_load_27, i32 %a_load_27

]]></Node>
<StgValue><ssdm name="mul54_i_26"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1145" st_id="278" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:268 %r_1_25 = fadd i32 %r_1_24, i32 %mul54_i_25

]]></Node>
<StgValue><ssdm name="r_1_25"/></StgValue>
</operation>

<operation id="1146" st_id="278" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:277 %mul54_i_26 = fmul i32 %q_load_27, i32 %a_load_27

]]></Node>
<StgValue><ssdm name="mul54_i_26"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1147" st_id="279" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:268 %r_1_25 = fadd i32 %r_1_24, i32 %mul54_i_25

]]></Node>
<StgValue><ssdm name="r_1_25"/></StgValue>
</operation>

<operation id="1148" st_id="279" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:277 %mul54_i_26 = fmul i32 %q_load_27, i32 %a_load_27

]]></Node>
<StgValue><ssdm name="mul54_i_26"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1149" st_id="280" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:268 %r_1_25 = fadd i32 %r_1_24, i32 %mul54_i_25

]]></Node>
<StgValue><ssdm name="r_1_25"/></StgValue>
</operation>

<operation id="1150" st_id="280" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:277 %mul54_i_26 = fmul i32 %q_load_27, i32 %a_load_27

]]></Node>
<StgValue><ssdm name="mul54_i_26"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1151" st_id="281" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:268 %r_1_25 = fadd i32 %r_1_24, i32 %mul54_i_25

]]></Node>
<StgValue><ssdm name="r_1_25"/></StgValue>
</operation>

<operation id="1152" st_id="281" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:277 %mul54_i_26 = fmul i32 %q_load_27, i32 %a_load_27

]]></Node>
<StgValue><ssdm name="mul54_i_26"/></StgValue>
</operation>

<operation id="1153" st_id="281" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:283 %add_ln55_32 = add i10 %trunc_ln52, i10 896

]]></Node>
<StgValue><ssdm name="add_ln55_32"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1154" st_id="282" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:278 %r_1_26 = fadd i32 %r_1_25, i32 %mul54_i_26

]]></Node>
<StgValue><ssdm name="r_1_26"/></StgValue>
</operation>

<operation id="1155" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_54_5.i.split:279 %sext_ln55_11 = sext i8 %zext_ln55_6_cast

]]></Node>
<StgValue><ssdm name="sext_ln55_11"/></StgValue>
</operation>

<operation id="1156" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:280 %zext_ln55_54 = zext i10 %sext_ln55_11

]]></Node>
<StgValue><ssdm name="zext_ln55_54"/></StgValue>
</operation>

<operation id="1157" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:281 %q_addr_27 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_54

]]></Node>
<StgValue><ssdm name="q_addr_27"/></StgValue>
</operation>

<operation id="1158" st_id="282" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:282 %q_load_28 = load i10 %q_addr_27

]]></Node>
<StgValue><ssdm name="q_load_28"/></StgValue>
</operation>

<operation id="1159" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:284 %zext_ln55_55 = zext i10 %add_ln55_32

]]></Node>
<StgValue><ssdm name="zext_ln55_55"/></StgValue>
</operation>

<operation id="1160" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:285 %a_addr_28 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_55

]]></Node>
<StgValue><ssdm name="a_addr_28"/></StgValue>
</operation>

<operation id="1161" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:286 %a_load_28 = load i10 %a_addr_28

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1162" st_id="283" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:278 %r_1_26 = fadd i32 %r_1_25, i32 %mul54_i_26

]]></Node>
<StgValue><ssdm name="r_1_26"/></StgValue>
</operation>

<operation id="1163" st_id="283" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:282 %q_load_28 = load i10 %q_addr_27

]]></Node>
<StgValue><ssdm name="q_load_28"/></StgValue>
</operation>

<operation id="1164" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:286 %a_load_28 = load i10 %a_addr_28

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1165" st_id="284" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:278 %r_1_26 = fadd i32 %r_1_25, i32 %mul54_i_26

]]></Node>
<StgValue><ssdm name="r_1_26"/></StgValue>
</operation>

<operation id="1166" st_id="284" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:287 %mul54_i_27 = fmul i32 %q_load_28, i32 %a_load_28

]]></Node>
<StgValue><ssdm name="mul54_i_27"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1167" st_id="285" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:278 %r_1_26 = fadd i32 %r_1_25, i32 %mul54_i_26

]]></Node>
<StgValue><ssdm name="r_1_26"/></StgValue>
</operation>

<operation id="1168" st_id="285" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:287 %mul54_i_27 = fmul i32 %q_load_28, i32 %a_load_28

]]></Node>
<StgValue><ssdm name="mul54_i_27"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1169" st_id="286" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:278 %r_1_26 = fadd i32 %r_1_25, i32 %mul54_i_26

]]></Node>
<StgValue><ssdm name="r_1_26"/></StgValue>
</operation>

<operation id="1170" st_id="286" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:287 %mul54_i_27 = fmul i32 %q_load_28, i32 %a_load_28

]]></Node>
<StgValue><ssdm name="mul54_i_27"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1171" st_id="287" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:278 %r_1_26 = fadd i32 %r_1_25, i32 %mul54_i_26

]]></Node>
<StgValue><ssdm name="r_1_26"/></StgValue>
</operation>

<operation id="1172" st_id="287" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:287 %mul54_i_27 = fmul i32 %q_load_28, i32 %a_load_28

]]></Node>
<StgValue><ssdm name="mul54_i_27"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1173" st_id="288" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:278 %r_1_26 = fadd i32 %r_1_25, i32 %mul54_i_26

]]></Node>
<StgValue><ssdm name="r_1_26"/></StgValue>
</operation>

<operation id="1174" st_id="288" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:287 %mul54_i_27 = fmul i32 %q_load_28, i32 %a_load_28

]]></Node>
<StgValue><ssdm name="mul54_i_27"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1175" st_id="289" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:278 %r_1_26 = fadd i32 %r_1_25, i32 %mul54_i_26

]]></Node>
<StgValue><ssdm name="r_1_26"/></StgValue>
</operation>

<operation id="1176" st_id="289" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:287 %mul54_i_27 = fmul i32 %q_load_28, i32 %a_load_28

]]></Node>
<StgValue><ssdm name="mul54_i_27"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1177" st_id="290" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:278 %r_1_26 = fadd i32 %r_1_25, i32 %mul54_i_26

]]></Node>
<StgValue><ssdm name="r_1_26"/></StgValue>
</operation>

<operation id="1178" st_id="290" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:287 %mul54_i_27 = fmul i32 %q_load_28, i32 %a_load_28

]]></Node>
<StgValue><ssdm name="mul54_i_27"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1179" st_id="291" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:278 %r_1_26 = fadd i32 %r_1_25, i32 %mul54_i_26

]]></Node>
<StgValue><ssdm name="r_1_26"/></StgValue>
</operation>

<operation id="1180" st_id="291" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:287 %mul54_i_27 = fmul i32 %q_load_28, i32 %a_load_28

]]></Node>
<StgValue><ssdm name="mul54_i_27"/></StgValue>
</operation>

<operation id="1181" st_id="291" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:293 %add_ln55_33 = add i10 %trunc_ln52, i10 928

]]></Node>
<StgValue><ssdm name="add_ln55_33"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1182" st_id="292" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:288 %r_1_27 = fadd i32 %r_1_26, i32 %mul54_i_27

]]></Node>
<StgValue><ssdm name="r_1_27"/></StgValue>
</operation>

<operation id="1183" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_54_5.i.split:289 %sext_ln55_12 = sext i8 %add_ln55_s

]]></Node>
<StgValue><ssdm name="sext_ln55_12"/></StgValue>
</operation>

<operation id="1184" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:290 %zext_ln55_56 = zext i10 %sext_ln55_12

]]></Node>
<StgValue><ssdm name="zext_ln55_56"/></StgValue>
</operation>

<operation id="1185" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:291 %q_addr_28 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_56

]]></Node>
<StgValue><ssdm name="q_addr_28"/></StgValue>
</operation>

<operation id="1186" st_id="292" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:292 %q_load_29 = load i10 %q_addr_28

]]></Node>
<StgValue><ssdm name="q_load_29"/></StgValue>
</operation>

<operation id="1187" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:294 %zext_ln55_57 = zext i10 %add_ln55_33

]]></Node>
<StgValue><ssdm name="zext_ln55_57"/></StgValue>
</operation>

<operation id="1188" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:295 %a_addr_29 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_57

]]></Node>
<StgValue><ssdm name="a_addr_29"/></StgValue>
</operation>

<operation id="1189" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:296 %a_load_29 = load i10 %a_addr_29

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1190" st_id="293" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:288 %r_1_27 = fadd i32 %r_1_26, i32 %mul54_i_27

]]></Node>
<StgValue><ssdm name="r_1_27"/></StgValue>
</operation>

<operation id="1191" st_id="293" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:292 %q_load_29 = load i10 %q_addr_28

]]></Node>
<StgValue><ssdm name="q_load_29"/></StgValue>
</operation>

<operation id="1192" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:296 %a_load_29 = load i10 %a_addr_29

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1193" st_id="294" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:288 %r_1_27 = fadd i32 %r_1_26, i32 %mul54_i_27

]]></Node>
<StgValue><ssdm name="r_1_27"/></StgValue>
</operation>

<operation id="1194" st_id="294" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:297 %mul54_i_28 = fmul i32 %q_load_29, i32 %a_load_29

]]></Node>
<StgValue><ssdm name="mul54_i_28"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1195" st_id="295" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:288 %r_1_27 = fadd i32 %r_1_26, i32 %mul54_i_27

]]></Node>
<StgValue><ssdm name="r_1_27"/></StgValue>
</operation>

<operation id="1196" st_id="295" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:297 %mul54_i_28 = fmul i32 %q_load_29, i32 %a_load_29

]]></Node>
<StgValue><ssdm name="mul54_i_28"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1197" st_id="296" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:288 %r_1_27 = fadd i32 %r_1_26, i32 %mul54_i_27

]]></Node>
<StgValue><ssdm name="r_1_27"/></StgValue>
</operation>

<operation id="1198" st_id="296" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:297 %mul54_i_28 = fmul i32 %q_load_29, i32 %a_load_29

]]></Node>
<StgValue><ssdm name="mul54_i_28"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1199" st_id="297" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:288 %r_1_27 = fadd i32 %r_1_26, i32 %mul54_i_27

]]></Node>
<StgValue><ssdm name="r_1_27"/></StgValue>
</operation>

<operation id="1200" st_id="297" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:297 %mul54_i_28 = fmul i32 %q_load_29, i32 %a_load_29

]]></Node>
<StgValue><ssdm name="mul54_i_28"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1201" st_id="298" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:288 %r_1_27 = fadd i32 %r_1_26, i32 %mul54_i_27

]]></Node>
<StgValue><ssdm name="r_1_27"/></StgValue>
</operation>

<operation id="1202" st_id="298" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:297 %mul54_i_28 = fmul i32 %q_load_29, i32 %a_load_29

]]></Node>
<StgValue><ssdm name="mul54_i_28"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1203" st_id="299" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:288 %r_1_27 = fadd i32 %r_1_26, i32 %mul54_i_27

]]></Node>
<StgValue><ssdm name="r_1_27"/></StgValue>
</operation>

<operation id="1204" st_id="299" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:297 %mul54_i_28 = fmul i32 %q_load_29, i32 %a_load_29

]]></Node>
<StgValue><ssdm name="mul54_i_28"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1205" st_id="300" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:288 %r_1_27 = fadd i32 %r_1_26, i32 %mul54_i_27

]]></Node>
<StgValue><ssdm name="r_1_27"/></StgValue>
</operation>

<operation id="1206" st_id="300" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:297 %mul54_i_28 = fmul i32 %q_load_29, i32 %a_load_29

]]></Node>
<StgValue><ssdm name="mul54_i_28"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1207" st_id="301" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:288 %r_1_27 = fadd i32 %r_1_26, i32 %mul54_i_27

]]></Node>
<StgValue><ssdm name="r_1_27"/></StgValue>
</operation>

<operation id="1208" st_id="301" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:297 %mul54_i_28 = fmul i32 %q_load_29, i32 %a_load_29

]]></Node>
<StgValue><ssdm name="mul54_i_28"/></StgValue>
</operation>

<operation id="1209" st_id="301" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:303 %add_ln55_34 = add i10 %trunc_ln52, i10 960

]]></Node>
<StgValue><ssdm name="add_ln55_34"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1210" st_id="302" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:298 %r_1_28 = fadd i32 %r_1_27, i32 %mul54_i_28

]]></Node>
<StgValue><ssdm name="r_1_28"/></StgValue>
</operation>

<operation id="1211" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="7">
<![CDATA[
VITIS_LOOP_54_5.i.split:299 %sext_ln55_13 = sext i7 %zext_ln55_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln55_13"/></StgValue>
</operation>

<operation id="1212" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:300 %zext_ln55_58 = zext i10 %sext_ln55_13

]]></Node>
<StgValue><ssdm name="zext_ln55_58"/></StgValue>
</operation>

<operation id="1213" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:301 %q_addr_29 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_58

]]></Node>
<StgValue><ssdm name="q_addr_29"/></StgValue>
</operation>

<operation id="1214" st_id="302" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:302 %q_load_30 = load i10 %q_addr_29

]]></Node>
<StgValue><ssdm name="q_load_30"/></StgValue>
</operation>

<operation id="1215" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:304 %zext_ln55_59 = zext i10 %add_ln55_34

]]></Node>
<StgValue><ssdm name="zext_ln55_59"/></StgValue>
</operation>

<operation id="1216" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:305 %a_addr_30 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_59

]]></Node>
<StgValue><ssdm name="a_addr_30"/></StgValue>
</operation>

<operation id="1217" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:306 %a_load_30 = load i10 %a_addr_30

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1218" st_id="303" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:298 %r_1_28 = fadd i32 %r_1_27, i32 %mul54_i_28

]]></Node>
<StgValue><ssdm name="r_1_28"/></StgValue>
</operation>

<operation id="1219" st_id="303" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:302 %q_load_30 = load i10 %q_addr_29

]]></Node>
<StgValue><ssdm name="q_load_30"/></StgValue>
</operation>

<operation id="1220" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:306 %a_load_30 = load i10 %a_addr_30

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1221" st_id="304" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:298 %r_1_28 = fadd i32 %r_1_27, i32 %mul54_i_28

]]></Node>
<StgValue><ssdm name="r_1_28"/></StgValue>
</operation>

<operation id="1222" st_id="304" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:307 %mul54_i_29 = fmul i32 %q_load_30, i32 %a_load_30

]]></Node>
<StgValue><ssdm name="mul54_i_29"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1223" st_id="305" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:298 %r_1_28 = fadd i32 %r_1_27, i32 %mul54_i_28

]]></Node>
<StgValue><ssdm name="r_1_28"/></StgValue>
</operation>

<operation id="1224" st_id="305" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:307 %mul54_i_29 = fmul i32 %q_load_30, i32 %a_load_30

]]></Node>
<StgValue><ssdm name="mul54_i_29"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1225" st_id="306" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:298 %r_1_28 = fadd i32 %r_1_27, i32 %mul54_i_28

]]></Node>
<StgValue><ssdm name="r_1_28"/></StgValue>
</operation>

<operation id="1226" st_id="306" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:307 %mul54_i_29 = fmul i32 %q_load_30, i32 %a_load_30

]]></Node>
<StgValue><ssdm name="mul54_i_29"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1227" st_id="307" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:298 %r_1_28 = fadd i32 %r_1_27, i32 %mul54_i_28

]]></Node>
<StgValue><ssdm name="r_1_28"/></StgValue>
</operation>

<operation id="1228" st_id="307" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:307 %mul54_i_29 = fmul i32 %q_load_30, i32 %a_load_30

]]></Node>
<StgValue><ssdm name="mul54_i_29"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1229" st_id="308" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:298 %r_1_28 = fadd i32 %r_1_27, i32 %mul54_i_28

]]></Node>
<StgValue><ssdm name="r_1_28"/></StgValue>
</operation>

<operation id="1230" st_id="308" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:307 %mul54_i_29 = fmul i32 %q_load_30, i32 %a_load_30

]]></Node>
<StgValue><ssdm name="mul54_i_29"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1231" st_id="309" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:298 %r_1_28 = fadd i32 %r_1_27, i32 %mul54_i_28

]]></Node>
<StgValue><ssdm name="r_1_28"/></StgValue>
</operation>

<operation id="1232" st_id="309" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:307 %mul54_i_29 = fmul i32 %q_load_30, i32 %a_load_30

]]></Node>
<StgValue><ssdm name="mul54_i_29"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1233" st_id="310" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:298 %r_1_28 = fadd i32 %r_1_27, i32 %mul54_i_28

]]></Node>
<StgValue><ssdm name="r_1_28"/></StgValue>
</operation>

<operation id="1234" st_id="310" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:307 %mul54_i_29 = fmul i32 %q_load_30, i32 %a_load_30

]]></Node>
<StgValue><ssdm name="mul54_i_29"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1235" st_id="311" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:298 %r_1_28 = fadd i32 %r_1_27, i32 %mul54_i_28

]]></Node>
<StgValue><ssdm name="r_1_28"/></StgValue>
</operation>

<operation id="1236" st_id="311" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:307 %mul54_i_29 = fmul i32 %q_load_30, i32 %a_load_30

]]></Node>
<StgValue><ssdm name="mul54_i_29"/></StgValue>
</operation>

<operation id="1237" st_id="311" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:313 %add_ln55_35 = add i10 %trunc_ln52, i10 992

]]></Node>
<StgValue><ssdm name="add_ln55_35"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1238" st_id="312" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:308 %r_1_29 = fadd i32 %r_1_28, i32 %mul54_i_29

]]></Node>
<StgValue><ssdm name="r_1_29"/></StgValue>
</operation>

<operation id="1239" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="6">
<![CDATA[
VITIS_LOOP_54_5.i.split:309 %sext_ln55_14 = sext i6 %xor_ln

]]></Node>
<StgValue><ssdm name="sext_ln55_14"/></StgValue>
</operation>

<operation id="1240" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:310 %zext_ln55_60 = zext i10 %sext_ln55_14

]]></Node>
<StgValue><ssdm name="zext_ln55_60"/></StgValue>
</operation>

<operation id="1241" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:311 %q_addr_30 = getelementptr i32 %q_s, i64 0, i64 %zext_ln55_60

]]></Node>
<StgValue><ssdm name="q_addr_30"/></StgValue>
</operation>

<operation id="1242" st_id="312" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:312 %q_load_31 = load i10 %q_addr_30

]]></Node>
<StgValue><ssdm name="q_load_31"/></StgValue>
</operation>

<operation id="1243" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:314 %zext_ln55_61 = zext i10 %add_ln55_35

]]></Node>
<StgValue><ssdm name="zext_ln55_61"/></StgValue>
</operation>

<operation id="1244" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:315 %a_addr_31 = getelementptr i32 %a_s, i64 0, i64 %zext_ln55_61

]]></Node>
<StgValue><ssdm name="a_addr_31"/></StgValue>
</operation>

<operation id="1245" st_id="312" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:316 %a_load_31 = load i10 %a_addr_31

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1246" st_id="313" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:308 %r_1_29 = fadd i32 %r_1_28, i32 %mul54_i_29

]]></Node>
<StgValue><ssdm name="r_1_29"/></StgValue>
</operation>

<operation id="1247" st_id="313" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:312 %q_load_31 = load i10 %q_addr_30

]]></Node>
<StgValue><ssdm name="q_load_31"/></StgValue>
</operation>

<operation id="1248" st_id="313" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_54_5.i.split:316 %a_load_31 = load i10 %a_addr_31

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1249" st_id="314" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:308 %r_1_29 = fadd i32 %r_1_28, i32 %mul54_i_29

]]></Node>
<StgValue><ssdm name="r_1_29"/></StgValue>
</operation>

<operation id="1250" st_id="314" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:317 %mul54_i_30 = fmul i32 %q_load_31, i32 %a_load_31

]]></Node>
<StgValue><ssdm name="mul54_i_30"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1251" st_id="315" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:308 %r_1_29 = fadd i32 %r_1_28, i32 %mul54_i_29

]]></Node>
<StgValue><ssdm name="r_1_29"/></StgValue>
</operation>

<operation id="1252" st_id="315" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:317 %mul54_i_30 = fmul i32 %q_load_31, i32 %a_load_31

]]></Node>
<StgValue><ssdm name="mul54_i_30"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1253" st_id="316" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:308 %r_1_29 = fadd i32 %r_1_28, i32 %mul54_i_29

]]></Node>
<StgValue><ssdm name="r_1_29"/></StgValue>
</operation>

<operation id="1254" st_id="316" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:317 %mul54_i_30 = fmul i32 %q_load_31, i32 %a_load_31

]]></Node>
<StgValue><ssdm name="mul54_i_30"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1255" st_id="317" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:308 %r_1_29 = fadd i32 %r_1_28, i32 %mul54_i_29

]]></Node>
<StgValue><ssdm name="r_1_29"/></StgValue>
</operation>

<operation id="1256" st_id="317" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:317 %mul54_i_30 = fmul i32 %q_load_31, i32 %a_load_31

]]></Node>
<StgValue><ssdm name="mul54_i_30"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1257" st_id="318" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:308 %r_1_29 = fadd i32 %r_1_28, i32 %mul54_i_29

]]></Node>
<StgValue><ssdm name="r_1_29"/></StgValue>
</operation>

<operation id="1258" st_id="318" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:317 %mul54_i_30 = fmul i32 %q_load_31, i32 %a_load_31

]]></Node>
<StgValue><ssdm name="mul54_i_30"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1259" st_id="319" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:308 %r_1_29 = fadd i32 %r_1_28, i32 %mul54_i_29

]]></Node>
<StgValue><ssdm name="r_1_29"/></StgValue>
</operation>

<operation id="1260" st_id="319" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:317 %mul54_i_30 = fmul i32 %q_load_31, i32 %a_load_31

]]></Node>
<StgValue><ssdm name="mul54_i_30"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1261" st_id="320" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:308 %r_1_29 = fadd i32 %r_1_28, i32 %mul54_i_29

]]></Node>
<StgValue><ssdm name="r_1_29"/></StgValue>
</operation>

<operation id="1262" st_id="320" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:317 %mul54_i_30 = fmul i32 %q_load_31, i32 %a_load_31

]]></Node>
<StgValue><ssdm name="mul54_i_30"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1263" st_id="321" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:308 %r_1_29 = fadd i32 %r_1_28, i32 %mul54_i_29

]]></Node>
<StgValue><ssdm name="r_1_29"/></StgValue>
</operation>

<operation id="1264" st_id="321" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:317 %mul54_i_30 = fmul i32 %q_load_31, i32 %a_load_31

]]></Node>
<StgValue><ssdm name="mul54_i_30"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1265" st_id="322" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:318 %r_1_30 = fadd i32 %r_1_29, i32 %mul54_i_30

]]></Node>
<StgValue><ssdm name="r_1_30"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1266" st_id="323" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:318 %r_1_30 = fadd i32 %r_1_29, i32 %mul54_i_30

]]></Node>
<StgValue><ssdm name="r_1_30"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1267" st_id="324" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:318 %r_1_30 = fadd i32 %r_1_29, i32 %mul54_i_30

]]></Node>
<StgValue><ssdm name="r_1_30"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1268" st_id="325" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:318 %r_1_30 = fadd i32 %r_1_29, i32 %mul54_i_30

]]></Node>
<StgValue><ssdm name="r_1_30"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1269" st_id="326" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:318 %r_1_30 = fadd i32 %r_1_29, i32 %mul54_i_30

]]></Node>
<StgValue><ssdm name="r_1_30"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1270" st_id="327" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:318 %r_1_30 = fadd i32 %r_1_29, i32 %mul54_i_30

]]></Node>
<StgValue><ssdm name="r_1_30"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1271" st_id="328" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:318 %r_1_30 = fadd i32 %r_1_29, i32 %mul54_i_30

]]></Node>
<StgValue><ssdm name="r_1_30"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1272" st_id="329" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:318 %r_1_30 = fadd i32 %r_1_29, i32 %mul54_i_30

]]></Node>
<StgValue><ssdm name="r_1_30"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1273" st_id="330" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:318 %r_1_30 = fadd i32 %r_1_29, i32 %mul54_i_30

]]></Node>
<StgValue><ssdm name="r_1_30"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1274" st_id="331" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:318 %r_1_30 = fadd i32 %r_1_29, i32 %mul54_i_30

]]></Node>
<StgValue><ssdm name="r_1_30"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1275" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:319 %mul76_i = fmul i32 %q_load_read, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i"/></StgValue>
</operation>

<operation id="1276" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:322 %mul76_i_1 = fmul i32 %q_load_1, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_1"/></StgValue>
</operation>

<operation id="1277" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:325 %mul76_i_2 = fmul i32 %q_load_2, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_2"/></StgValue>
</operation>

<operation id="1278" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:328 %mul76_i_3 = fmul i32 %q_load_3, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_3"/></StgValue>
</operation>

<operation id="1279" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:331 %mul76_i_4 = fmul i32 %q_load_4, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_4"/></StgValue>
</operation>

<operation id="1280" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:334 %mul76_i_5 = fmul i32 %q_load_5, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_5"/></StgValue>
</operation>

<operation id="1281" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:337 %mul76_i_6 = fmul i32 %q_load_6, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_6"/></StgValue>
</operation>

<operation id="1282" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:340 %mul76_i_7 = fmul i32 %q_load_7, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_7"/></StgValue>
</operation>

<operation id="1283" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:343 %mul76_i_8 = fmul i32 %q_load_8, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_8"/></StgValue>
</operation>

<operation id="1284" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:346 %mul76_i_9 = fmul i32 %q_load_9, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_9"/></StgValue>
</operation>

<operation id="1285" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:349 %mul76_i_s = fmul i32 %q_load_10, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_s"/></StgValue>
</operation>

<operation id="1286" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:352 %mul76_i_10 = fmul i32 %q_load_11, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_10"/></StgValue>
</operation>

<operation id="1287" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:355 %mul76_i_11 = fmul i32 %q_load_12, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_11"/></StgValue>
</operation>

<operation id="1288" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:358 %mul76_i_12 = fmul i32 %q_load_13, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_12"/></StgValue>
</operation>

<operation id="1289" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:361 %mul76_i_13 = fmul i32 %q_load_14, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_13"/></StgValue>
</operation>

<operation id="1290" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:364 %mul76_i_14 = fmul i32 %q_load_15, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_14"/></StgValue>
</operation>

<operation id="1291" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:367 %mul76_i_15 = fmul i32 %q_load_16, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_15"/></StgValue>
</operation>

<operation id="1292" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:370 %mul76_i_16 = fmul i32 %q_load_17, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_16"/></StgValue>
</operation>

<operation id="1293" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:373 %mul76_i_17 = fmul i32 %q_load_18, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_17"/></StgValue>
</operation>

<operation id="1294" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:376 %mul76_i_18 = fmul i32 %q_load_19, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_18"/></StgValue>
</operation>

<operation id="1295" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:379 %mul76_i_19 = fmul i32 %q_load_20, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_19"/></StgValue>
</operation>

<operation id="1296" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:382 %mul76_i_20 = fmul i32 %q_load_21, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_20"/></StgValue>
</operation>

<operation id="1297" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:385 %mul76_i_21 = fmul i32 %q_load_22, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_21"/></StgValue>
</operation>

<operation id="1298" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:388 %mul76_i_22 = fmul i32 %q_load_23, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_22"/></StgValue>
</operation>

<operation id="1299" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:391 %mul76_i_23 = fmul i32 %q_load_24, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_23"/></StgValue>
</operation>

<operation id="1300" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:394 %mul76_i_24 = fmul i32 %q_load_25, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_24"/></StgValue>
</operation>

<operation id="1301" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:397 %mul76_i_25 = fmul i32 %q_load_26, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_25"/></StgValue>
</operation>

<operation id="1302" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:400 %mul76_i_26 = fmul i32 %q_load_27, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_26"/></StgValue>
</operation>

<operation id="1303" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:403 %mul76_i_27 = fmul i32 %q_load_28, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_27"/></StgValue>
</operation>

<operation id="1304" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:406 %mul76_i_28 = fmul i32 %q_load_29, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_28"/></StgValue>
</operation>

<operation id="1305" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:409 %mul76_i_29 = fmul i32 %q_load_30, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_29"/></StgValue>
</operation>

<operation id="1306" st_id="332" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:412 %mul76_i_30 = fmul i32 %q_load_31, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_30"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1307" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:319 %mul76_i = fmul i32 %q_load_read, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i"/></StgValue>
</operation>

<operation id="1308" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:322 %mul76_i_1 = fmul i32 %q_load_1, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_1"/></StgValue>
</operation>

<operation id="1309" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:325 %mul76_i_2 = fmul i32 %q_load_2, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_2"/></StgValue>
</operation>

<operation id="1310" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:328 %mul76_i_3 = fmul i32 %q_load_3, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_3"/></StgValue>
</operation>

<operation id="1311" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:331 %mul76_i_4 = fmul i32 %q_load_4, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_4"/></StgValue>
</operation>

<operation id="1312" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:334 %mul76_i_5 = fmul i32 %q_load_5, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_5"/></StgValue>
</operation>

<operation id="1313" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:337 %mul76_i_6 = fmul i32 %q_load_6, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_6"/></StgValue>
</operation>

<operation id="1314" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:340 %mul76_i_7 = fmul i32 %q_load_7, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_7"/></StgValue>
</operation>

<operation id="1315" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:343 %mul76_i_8 = fmul i32 %q_load_8, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_8"/></StgValue>
</operation>

<operation id="1316" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:346 %mul76_i_9 = fmul i32 %q_load_9, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_9"/></StgValue>
</operation>

<operation id="1317" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:349 %mul76_i_s = fmul i32 %q_load_10, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_s"/></StgValue>
</operation>

<operation id="1318" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:352 %mul76_i_10 = fmul i32 %q_load_11, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_10"/></StgValue>
</operation>

<operation id="1319" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:355 %mul76_i_11 = fmul i32 %q_load_12, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_11"/></StgValue>
</operation>

<operation id="1320" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:358 %mul76_i_12 = fmul i32 %q_load_13, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_12"/></StgValue>
</operation>

<operation id="1321" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:361 %mul76_i_13 = fmul i32 %q_load_14, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_13"/></StgValue>
</operation>

<operation id="1322" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:364 %mul76_i_14 = fmul i32 %q_load_15, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_14"/></StgValue>
</operation>

<operation id="1323" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:367 %mul76_i_15 = fmul i32 %q_load_16, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_15"/></StgValue>
</operation>

<operation id="1324" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:370 %mul76_i_16 = fmul i32 %q_load_17, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_16"/></StgValue>
</operation>

<operation id="1325" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:373 %mul76_i_17 = fmul i32 %q_load_18, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_17"/></StgValue>
</operation>

<operation id="1326" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:376 %mul76_i_18 = fmul i32 %q_load_19, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_18"/></StgValue>
</operation>

<operation id="1327" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:379 %mul76_i_19 = fmul i32 %q_load_20, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_19"/></StgValue>
</operation>

<operation id="1328" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:382 %mul76_i_20 = fmul i32 %q_load_21, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_20"/></StgValue>
</operation>

<operation id="1329" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:385 %mul76_i_21 = fmul i32 %q_load_22, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_21"/></StgValue>
</operation>

<operation id="1330" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:388 %mul76_i_22 = fmul i32 %q_load_23, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_22"/></StgValue>
</operation>

<operation id="1331" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:391 %mul76_i_23 = fmul i32 %q_load_24, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_23"/></StgValue>
</operation>

<operation id="1332" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:394 %mul76_i_24 = fmul i32 %q_load_25, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_24"/></StgValue>
</operation>

<operation id="1333" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:397 %mul76_i_25 = fmul i32 %q_load_26, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_25"/></StgValue>
</operation>

<operation id="1334" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:400 %mul76_i_26 = fmul i32 %q_load_27, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_26"/></StgValue>
</operation>

<operation id="1335" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:403 %mul76_i_27 = fmul i32 %q_load_28, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_27"/></StgValue>
</operation>

<operation id="1336" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:406 %mul76_i_28 = fmul i32 %q_load_29, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_28"/></StgValue>
</operation>

<operation id="1337" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:409 %mul76_i_29 = fmul i32 %q_load_30, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_29"/></StgValue>
</operation>

<operation id="1338" st_id="333" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:412 %mul76_i_30 = fmul i32 %q_load_31, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_30"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1339" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:319 %mul76_i = fmul i32 %q_load_read, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i"/></StgValue>
</operation>

<operation id="1340" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:322 %mul76_i_1 = fmul i32 %q_load_1, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_1"/></StgValue>
</operation>

<operation id="1341" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:325 %mul76_i_2 = fmul i32 %q_load_2, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_2"/></StgValue>
</operation>

<operation id="1342" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:328 %mul76_i_3 = fmul i32 %q_load_3, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_3"/></StgValue>
</operation>

<operation id="1343" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:331 %mul76_i_4 = fmul i32 %q_load_4, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_4"/></StgValue>
</operation>

<operation id="1344" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:334 %mul76_i_5 = fmul i32 %q_load_5, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_5"/></StgValue>
</operation>

<operation id="1345" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:337 %mul76_i_6 = fmul i32 %q_load_6, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_6"/></StgValue>
</operation>

<operation id="1346" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:340 %mul76_i_7 = fmul i32 %q_load_7, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_7"/></StgValue>
</operation>

<operation id="1347" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:343 %mul76_i_8 = fmul i32 %q_load_8, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_8"/></StgValue>
</operation>

<operation id="1348" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:346 %mul76_i_9 = fmul i32 %q_load_9, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_9"/></StgValue>
</operation>

<operation id="1349" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:349 %mul76_i_s = fmul i32 %q_load_10, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_s"/></StgValue>
</operation>

<operation id="1350" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:352 %mul76_i_10 = fmul i32 %q_load_11, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_10"/></StgValue>
</operation>

<operation id="1351" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:355 %mul76_i_11 = fmul i32 %q_load_12, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_11"/></StgValue>
</operation>

<operation id="1352" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:358 %mul76_i_12 = fmul i32 %q_load_13, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_12"/></StgValue>
</operation>

<operation id="1353" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:361 %mul76_i_13 = fmul i32 %q_load_14, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_13"/></StgValue>
</operation>

<operation id="1354" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:364 %mul76_i_14 = fmul i32 %q_load_15, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_14"/></StgValue>
</operation>

<operation id="1355" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:367 %mul76_i_15 = fmul i32 %q_load_16, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_15"/></StgValue>
</operation>

<operation id="1356" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:370 %mul76_i_16 = fmul i32 %q_load_17, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_16"/></StgValue>
</operation>

<operation id="1357" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:373 %mul76_i_17 = fmul i32 %q_load_18, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_17"/></StgValue>
</operation>

<operation id="1358" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:376 %mul76_i_18 = fmul i32 %q_load_19, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_18"/></StgValue>
</operation>

<operation id="1359" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:379 %mul76_i_19 = fmul i32 %q_load_20, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_19"/></StgValue>
</operation>

<operation id="1360" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:382 %mul76_i_20 = fmul i32 %q_load_21, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_20"/></StgValue>
</operation>

<operation id="1361" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:385 %mul76_i_21 = fmul i32 %q_load_22, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_21"/></StgValue>
</operation>

<operation id="1362" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:388 %mul76_i_22 = fmul i32 %q_load_23, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_22"/></StgValue>
</operation>

<operation id="1363" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:391 %mul76_i_23 = fmul i32 %q_load_24, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_23"/></StgValue>
</operation>

<operation id="1364" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:394 %mul76_i_24 = fmul i32 %q_load_25, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_24"/></StgValue>
</operation>

<operation id="1365" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:397 %mul76_i_25 = fmul i32 %q_load_26, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_25"/></StgValue>
</operation>

<operation id="1366" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:400 %mul76_i_26 = fmul i32 %q_load_27, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_26"/></StgValue>
</operation>

<operation id="1367" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:403 %mul76_i_27 = fmul i32 %q_load_28, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_27"/></StgValue>
</operation>

<operation id="1368" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:406 %mul76_i_28 = fmul i32 %q_load_29, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_28"/></StgValue>
</operation>

<operation id="1369" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:409 %mul76_i_29 = fmul i32 %q_load_30, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_29"/></StgValue>
</operation>

<operation id="1370" st_id="334" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:412 %mul76_i_30 = fmul i32 %q_load_31, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_30"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1371" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:319 %mul76_i = fmul i32 %q_load_read, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i"/></StgValue>
</operation>

<operation id="1372" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:322 %mul76_i_1 = fmul i32 %q_load_1, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_1"/></StgValue>
</operation>

<operation id="1373" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:325 %mul76_i_2 = fmul i32 %q_load_2, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_2"/></StgValue>
</operation>

<operation id="1374" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:328 %mul76_i_3 = fmul i32 %q_load_3, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_3"/></StgValue>
</operation>

<operation id="1375" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:331 %mul76_i_4 = fmul i32 %q_load_4, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_4"/></StgValue>
</operation>

<operation id="1376" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:334 %mul76_i_5 = fmul i32 %q_load_5, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_5"/></StgValue>
</operation>

<operation id="1377" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:337 %mul76_i_6 = fmul i32 %q_load_6, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_6"/></StgValue>
</operation>

<operation id="1378" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:340 %mul76_i_7 = fmul i32 %q_load_7, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_7"/></StgValue>
</operation>

<operation id="1379" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:343 %mul76_i_8 = fmul i32 %q_load_8, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_8"/></StgValue>
</operation>

<operation id="1380" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:346 %mul76_i_9 = fmul i32 %q_load_9, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_9"/></StgValue>
</operation>

<operation id="1381" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:349 %mul76_i_s = fmul i32 %q_load_10, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_s"/></StgValue>
</operation>

<operation id="1382" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:352 %mul76_i_10 = fmul i32 %q_load_11, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_10"/></StgValue>
</operation>

<operation id="1383" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:355 %mul76_i_11 = fmul i32 %q_load_12, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_11"/></StgValue>
</operation>

<operation id="1384" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:358 %mul76_i_12 = fmul i32 %q_load_13, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_12"/></StgValue>
</operation>

<operation id="1385" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:361 %mul76_i_13 = fmul i32 %q_load_14, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_13"/></StgValue>
</operation>

<operation id="1386" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:364 %mul76_i_14 = fmul i32 %q_load_15, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_14"/></StgValue>
</operation>

<operation id="1387" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:367 %mul76_i_15 = fmul i32 %q_load_16, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_15"/></StgValue>
</operation>

<operation id="1388" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:370 %mul76_i_16 = fmul i32 %q_load_17, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_16"/></StgValue>
</operation>

<operation id="1389" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:373 %mul76_i_17 = fmul i32 %q_load_18, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_17"/></StgValue>
</operation>

<operation id="1390" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:376 %mul76_i_18 = fmul i32 %q_load_19, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_18"/></StgValue>
</operation>

<operation id="1391" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:379 %mul76_i_19 = fmul i32 %q_load_20, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_19"/></StgValue>
</operation>

<operation id="1392" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:382 %mul76_i_20 = fmul i32 %q_load_21, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_20"/></StgValue>
</operation>

<operation id="1393" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:385 %mul76_i_21 = fmul i32 %q_load_22, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_21"/></StgValue>
</operation>

<operation id="1394" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:388 %mul76_i_22 = fmul i32 %q_load_23, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_22"/></StgValue>
</operation>

<operation id="1395" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:391 %mul76_i_23 = fmul i32 %q_load_24, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_23"/></StgValue>
</operation>

<operation id="1396" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:394 %mul76_i_24 = fmul i32 %q_load_25, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_24"/></StgValue>
</operation>

<operation id="1397" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:397 %mul76_i_25 = fmul i32 %q_load_26, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_25"/></StgValue>
</operation>

<operation id="1398" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:400 %mul76_i_26 = fmul i32 %q_load_27, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_26"/></StgValue>
</operation>

<operation id="1399" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:403 %mul76_i_27 = fmul i32 %q_load_28, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_27"/></StgValue>
</operation>

<operation id="1400" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:406 %mul76_i_28 = fmul i32 %q_load_29, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_28"/></StgValue>
</operation>

<operation id="1401" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:409 %mul76_i_29 = fmul i32 %q_load_30, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_29"/></StgValue>
</operation>

<operation id="1402" st_id="335" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:412 %mul76_i_30 = fmul i32 %q_load_31, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_30"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1403" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:319 %mul76_i = fmul i32 %q_load_read, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i"/></StgValue>
</operation>

<operation id="1404" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:322 %mul76_i_1 = fmul i32 %q_load_1, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_1"/></StgValue>
</operation>

<operation id="1405" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:325 %mul76_i_2 = fmul i32 %q_load_2, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_2"/></StgValue>
</operation>

<operation id="1406" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:328 %mul76_i_3 = fmul i32 %q_load_3, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_3"/></StgValue>
</operation>

<operation id="1407" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:331 %mul76_i_4 = fmul i32 %q_load_4, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_4"/></StgValue>
</operation>

<operation id="1408" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:334 %mul76_i_5 = fmul i32 %q_load_5, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_5"/></StgValue>
</operation>

<operation id="1409" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:337 %mul76_i_6 = fmul i32 %q_load_6, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_6"/></StgValue>
</operation>

<operation id="1410" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:340 %mul76_i_7 = fmul i32 %q_load_7, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_7"/></StgValue>
</operation>

<operation id="1411" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:343 %mul76_i_8 = fmul i32 %q_load_8, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_8"/></StgValue>
</operation>

<operation id="1412" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:346 %mul76_i_9 = fmul i32 %q_load_9, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_9"/></StgValue>
</operation>

<operation id="1413" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:349 %mul76_i_s = fmul i32 %q_load_10, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_s"/></StgValue>
</operation>

<operation id="1414" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:352 %mul76_i_10 = fmul i32 %q_load_11, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_10"/></StgValue>
</operation>

<operation id="1415" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:355 %mul76_i_11 = fmul i32 %q_load_12, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_11"/></StgValue>
</operation>

<operation id="1416" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:358 %mul76_i_12 = fmul i32 %q_load_13, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_12"/></StgValue>
</operation>

<operation id="1417" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:361 %mul76_i_13 = fmul i32 %q_load_14, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_13"/></StgValue>
</operation>

<operation id="1418" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:364 %mul76_i_14 = fmul i32 %q_load_15, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_14"/></StgValue>
</operation>

<operation id="1419" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:367 %mul76_i_15 = fmul i32 %q_load_16, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_15"/></StgValue>
</operation>

<operation id="1420" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:370 %mul76_i_16 = fmul i32 %q_load_17, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_16"/></StgValue>
</operation>

<operation id="1421" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:373 %mul76_i_17 = fmul i32 %q_load_18, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_17"/></StgValue>
</operation>

<operation id="1422" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:376 %mul76_i_18 = fmul i32 %q_load_19, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_18"/></StgValue>
</operation>

<operation id="1423" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:379 %mul76_i_19 = fmul i32 %q_load_20, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_19"/></StgValue>
</operation>

<operation id="1424" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:382 %mul76_i_20 = fmul i32 %q_load_21, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_20"/></StgValue>
</operation>

<operation id="1425" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:385 %mul76_i_21 = fmul i32 %q_load_22, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_21"/></StgValue>
</operation>

<operation id="1426" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:388 %mul76_i_22 = fmul i32 %q_load_23, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_22"/></StgValue>
</operation>

<operation id="1427" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:391 %mul76_i_23 = fmul i32 %q_load_24, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_23"/></StgValue>
</operation>

<operation id="1428" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:394 %mul76_i_24 = fmul i32 %q_load_25, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_24"/></StgValue>
</operation>

<operation id="1429" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:397 %mul76_i_25 = fmul i32 %q_load_26, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_25"/></StgValue>
</operation>

<operation id="1430" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:400 %mul76_i_26 = fmul i32 %q_load_27, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_26"/></StgValue>
</operation>

<operation id="1431" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:403 %mul76_i_27 = fmul i32 %q_load_28, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_27"/></StgValue>
</operation>

<operation id="1432" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:406 %mul76_i_28 = fmul i32 %q_load_29, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_28"/></StgValue>
</operation>

<operation id="1433" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:409 %mul76_i_29 = fmul i32 %q_load_30, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_29"/></StgValue>
</operation>

<operation id="1434" st_id="336" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:412 %mul76_i_30 = fmul i32 %q_load_31, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_30"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1435" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:319 %mul76_i = fmul i32 %q_load_read, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i"/></StgValue>
</operation>

<operation id="1436" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:322 %mul76_i_1 = fmul i32 %q_load_1, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_1"/></StgValue>
</operation>

<operation id="1437" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:325 %mul76_i_2 = fmul i32 %q_load_2, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_2"/></StgValue>
</operation>

<operation id="1438" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:328 %mul76_i_3 = fmul i32 %q_load_3, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_3"/></StgValue>
</operation>

<operation id="1439" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:331 %mul76_i_4 = fmul i32 %q_load_4, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_4"/></StgValue>
</operation>

<operation id="1440" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:334 %mul76_i_5 = fmul i32 %q_load_5, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_5"/></StgValue>
</operation>

<operation id="1441" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:337 %mul76_i_6 = fmul i32 %q_load_6, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_6"/></StgValue>
</operation>

<operation id="1442" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:340 %mul76_i_7 = fmul i32 %q_load_7, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_7"/></StgValue>
</operation>

<operation id="1443" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:343 %mul76_i_8 = fmul i32 %q_load_8, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_8"/></StgValue>
</operation>

<operation id="1444" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:346 %mul76_i_9 = fmul i32 %q_load_9, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_9"/></StgValue>
</operation>

<operation id="1445" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:349 %mul76_i_s = fmul i32 %q_load_10, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_s"/></StgValue>
</operation>

<operation id="1446" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:352 %mul76_i_10 = fmul i32 %q_load_11, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_10"/></StgValue>
</operation>

<operation id="1447" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:355 %mul76_i_11 = fmul i32 %q_load_12, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_11"/></StgValue>
</operation>

<operation id="1448" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:358 %mul76_i_12 = fmul i32 %q_load_13, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_12"/></StgValue>
</operation>

<operation id="1449" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:361 %mul76_i_13 = fmul i32 %q_load_14, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_13"/></StgValue>
</operation>

<operation id="1450" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:364 %mul76_i_14 = fmul i32 %q_load_15, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_14"/></StgValue>
</operation>

<operation id="1451" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:367 %mul76_i_15 = fmul i32 %q_load_16, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_15"/></StgValue>
</operation>

<operation id="1452" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:370 %mul76_i_16 = fmul i32 %q_load_17, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_16"/></StgValue>
</operation>

<operation id="1453" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:373 %mul76_i_17 = fmul i32 %q_load_18, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_17"/></StgValue>
</operation>

<operation id="1454" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:376 %mul76_i_18 = fmul i32 %q_load_19, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_18"/></StgValue>
</operation>

<operation id="1455" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:379 %mul76_i_19 = fmul i32 %q_load_20, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_19"/></StgValue>
</operation>

<operation id="1456" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:382 %mul76_i_20 = fmul i32 %q_load_21, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_20"/></StgValue>
</operation>

<operation id="1457" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:385 %mul76_i_21 = fmul i32 %q_load_22, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_21"/></StgValue>
</operation>

<operation id="1458" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:388 %mul76_i_22 = fmul i32 %q_load_23, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_22"/></StgValue>
</operation>

<operation id="1459" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:391 %mul76_i_23 = fmul i32 %q_load_24, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_23"/></StgValue>
</operation>

<operation id="1460" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:394 %mul76_i_24 = fmul i32 %q_load_25, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_24"/></StgValue>
</operation>

<operation id="1461" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:397 %mul76_i_25 = fmul i32 %q_load_26, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_25"/></StgValue>
</operation>

<operation id="1462" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:400 %mul76_i_26 = fmul i32 %q_load_27, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_26"/></StgValue>
</operation>

<operation id="1463" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:403 %mul76_i_27 = fmul i32 %q_load_28, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_27"/></StgValue>
</operation>

<operation id="1464" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:406 %mul76_i_28 = fmul i32 %q_load_29, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_28"/></StgValue>
</operation>

<operation id="1465" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:409 %mul76_i_29 = fmul i32 %q_load_30, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_29"/></StgValue>
</operation>

<operation id="1466" st_id="337" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:412 %mul76_i_30 = fmul i32 %q_load_31, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_30"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1467" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:319 %mul76_i = fmul i32 %q_load_read, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i"/></StgValue>
</operation>

<operation id="1468" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:322 %mul76_i_1 = fmul i32 %q_load_1, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_1"/></StgValue>
</operation>

<operation id="1469" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:325 %mul76_i_2 = fmul i32 %q_load_2, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_2"/></StgValue>
</operation>

<operation id="1470" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:328 %mul76_i_3 = fmul i32 %q_load_3, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_3"/></StgValue>
</operation>

<operation id="1471" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:331 %mul76_i_4 = fmul i32 %q_load_4, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_4"/></StgValue>
</operation>

<operation id="1472" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:334 %mul76_i_5 = fmul i32 %q_load_5, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_5"/></StgValue>
</operation>

<operation id="1473" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:337 %mul76_i_6 = fmul i32 %q_load_6, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_6"/></StgValue>
</operation>

<operation id="1474" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:340 %mul76_i_7 = fmul i32 %q_load_7, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_7"/></StgValue>
</operation>

<operation id="1475" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:343 %mul76_i_8 = fmul i32 %q_load_8, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_8"/></StgValue>
</operation>

<operation id="1476" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:346 %mul76_i_9 = fmul i32 %q_load_9, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_9"/></StgValue>
</operation>

<operation id="1477" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:349 %mul76_i_s = fmul i32 %q_load_10, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_s"/></StgValue>
</operation>

<operation id="1478" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:352 %mul76_i_10 = fmul i32 %q_load_11, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_10"/></StgValue>
</operation>

<operation id="1479" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:355 %mul76_i_11 = fmul i32 %q_load_12, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_11"/></StgValue>
</operation>

<operation id="1480" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:358 %mul76_i_12 = fmul i32 %q_load_13, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_12"/></StgValue>
</operation>

<operation id="1481" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:361 %mul76_i_13 = fmul i32 %q_load_14, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_13"/></StgValue>
</operation>

<operation id="1482" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:364 %mul76_i_14 = fmul i32 %q_load_15, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_14"/></StgValue>
</operation>

<operation id="1483" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:367 %mul76_i_15 = fmul i32 %q_load_16, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_15"/></StgValue>
</operation>

<operation id="1484" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:370 %mul76_i_16 = fmul i32 %q_load_17, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_16"/></StgValue>
</operation>

<operation id="1485" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:373 %mul76_i_17 = fmul i32 %q_load_18, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_17"/></StgValue>
</operation>

<operation id="1486" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:376 %mul76_i_18 = fmul i32 %q_load_19, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_18"/></StgValue>
</operation>

<operation id="1487" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:379 %mul76_i_19 = fmul i32 %q_load_20, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_19"/></StgValue>
</operation>

<operation id="1488" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:382 %mul76_i_20 = fmul i32 %q_load_21, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_20"/></StgValue>
</operation>

<operation id="1489" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:385 %mul76_i_21 = fmul i32 %q_load_22, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_21"/></StgValue>
</operation>

<operation id="1490" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:388 %mul76_i_22 = fmul i32 %q_load_23, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_22"/></StgValue>
</operation>

<operation id="1491" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:391 %mul76_i_23 = fmul i32 %q_load_24, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_23"/></StgValue>
</operation>

<operation id="1492" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:394 %mul76_i_24 = fmul i32 %q_load_25, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_24"/></StgValue>
</operation>

<operation id="1493" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:397 %mul76_i_25 = fmul i32 %q_load_26, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_25"/></StgValue>
</operation>

<operation id="1494" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:400 %mul76_i_26 = fmul i32 %q_load_27, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_26"/></StgValue>
</operation>

<operation id="1495" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:403 %mul76_i_27 = fmul i32 %q_load_28, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_27"/></StgValue>
</operation>

<operation id="1496" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:406 %mul76_i_28 = fmul i32 %q_load_29, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_28"/></StgValue>
</operation>

<operation id="1497" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:409 %mul76_i_29 = fmul i32 %q_load_30, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_29"/></StgValue>
</operation>

<operation id="1498" st_id="338" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:412 %mul76_i_30 = fmul i32 %q_load_31, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_30"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1499" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:319 %mul76_i = fmul i32 %q_load_read, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i"/></StgValue>
</operation>

<operation id="1500" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:322 %mul76_i_1 = fmul i32 %q_load_1, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_1"/></StgValue>
</operation>

<operation id="1501" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:325 %mul76_i_2 = fmul i32 %q_load_2, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_2"/></StgValue>
</operation>

<operation id="1502" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:328 %mul76_i_3 = fmul i32 %q_load_3, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_3"/></StgValue>
</operation>

<operation id="1503" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:331 %mul76_i_4 = fmul i32 %q_load_4, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_4"/></StgValue>
</operation>

<operation id="1504" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:334 %mul76_i_5 = fmul i32 %q_load_5, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_5"/></StgValue>
</operation>

<operation id="1505" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:337 %mul76_i_6 = fmul i32 %q_load_6, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_6"/></StgValue>
</operation>

<operation id="1506" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:340 %mul76_i_7 = fmul i32 %q_load_7, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_7"/></StgValue>
</operation>

<operation id="1507" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:343 %mul76_i_8 = fmul i32 %q_load_8, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_8"/></StgValue>
</operation>

<operation id="1508" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:346 %mul76_i_9 = fmul i32 %q_load_9, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_9"/></StgValue>
</operation>

<operation id="1509" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:349 %mul76_i_s = fmul i32 %q_load_10, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_s"/></StgValue>
</operation>

<operation id="1510" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:352 %mul76_i_10 = fmul i32 %q_load_11, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_10"/></StgValue>
</operation>

<operation id="1511" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:355 %mul76_i_11 = fmul i32 %q_load_12, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_11"/></StgValue>
</operation>

<operation id="1512" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:358 %mul76_i_12 = fmul i32 %q_load_13, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_12"/></StgValue>
</operation>

<operation id="1513" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:361 %mul76_i_13 = fmul i32 %q_load_14, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_13"/></StgValue>
</operation>

<operation id="1514" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:364 %mul76_i_14 = fmul i32 %q_load_15, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_14"/></StgValue>
</operation>

<operation id="1515" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:367 %mul76_i_15 = fmul i32 %q_load_16, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_15"/></StgValue>
</operation>

<operation id="1516" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:370 %mul76_i_16 = fmul i32 %q_load_17, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_16"/></StgValue>
</operation>

<operation id="1517" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:373 %mul76_i_17 = fmul i32 %q_load_18, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_17"/></StgValue>
</operation>

<operation id="1518" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:376 %mul76_i_18 = fmul i32 %q_load_19, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_18"/></StgValue>
</operation>

<operation id="1519" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:379 %mul76_i_19 = fmul i32 %q_load_20, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_19"/></StgValue>
</operation>

<operation id="1520" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:382 %mul76_i_20 = fmul i32 %q_load_21, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_20"/></StgValue>
</operation>

<operation id="1521" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:385 %mul76_i_21 = fmul i32 %q_load_22, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_21"/></StgValue>
</operation>

<operation id="1522" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:388 %mul76_i_22 = fmul i32 %q_load_23, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_22"/></StgValue>
</operation>

<operation id="1523" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:391 %mul76_i_23 = fmul i32 %q_load_24, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_23"/></StgValue>
</operation>

<operation id="1524" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:394 %mul76_i_24 = fmul i32 %q_load_25, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_24"/></StgValue>
</operation>

<operation id="1525" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:397 %mul76_i_25 = fmul i32 %q_load_26, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_25"/></StgValue>
</operation>

<operation id="1526" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:400 %mul76_i_26 = fmul i32 %q_load_27, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_26"/></StgValue>
</operation>

<operation id="1527" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:403 %mul76_i_27 = fmul i32 %q_load_28, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_27"/></StgValue>
</operation>

<operation id="1528" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:406 %mul76_i_28 = fmul i32 %q_load_29, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_28"/></StgValue>
</operation>

<operation id="1529" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:409 %mul76_i_29 = fmul i32 %q_load_30, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_29"/></StgValue>
</operation>

<operation id="1530" st_id="339" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:412 %mul76_i_30 = fmul i32 %q_load_31, i32 %r_1_30

]]></Node>
<StgValue><ssdm name="mul76_i_30"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1531" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:320 %sub77_i = fsub i32 %a_load, i32 %mul76_i

]]></Node>
<StgValue><ssdm name="sub77_i"/></StgValue>
</operation>

<operation id="1532" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:323 %sub77_i_1 = fsub i32 %a_load_1, i32 %mul76_i_1

]]></Node>
<StgValue><ssdm name="sub77_i_1"/></StgValue>
</operation>

<operation id="1533" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:326 %sub77_i_2 = fsub i32 %a_load_2, i32 %mul76_i_2

]]></Node>
<StgValue><ssdm name="sub77_i_2"/></StgValue>
</operation>

<operation id="1534" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:329 %sub77_i_3 = fsub i32 %a_load_3, i32 %mul76_i_3

]]></Node>
<StgValue><ssdm name="sub77_i_3"/></StgValue>
</operation>

<operation id="1535" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:332 %sub77_i_4 = fsub i32 %a_load_4, i32 %mul76_i_4

]]></Node>
<StgValue><ssdm name="sub77_i_4"/></StgValue>
</operation>

<operation id="1536" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:335 %sub77_i_5 = fsub i32 %a_load_5, i32 %mul76_i_5

]]></Node>
<StgValue><ssdm name="sub77_i_5"/></StgValue>
</operation>

<operation id="1537" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:338 %sub77_i_6 = fsub i32 %a_load_6, i32 %mul76_i_6

]]></Node>
<StgValue><ssdm name="sub77_i_6"/></StgValue>
</operation>

<operation id="1538" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:341 %sub77_i_7 = fsub i32 %a_load_7, i32 %mul76_i_7

]]></Node>
<StgValue><ssdm name="sub77_i_7"/></StgValue>
</operation>

<operation id="1539" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:344 %sub77_i_8 = fsub i32 %a_load_8, i32 %mul76_i_8

]]></Node>
<StgValue><ssdm name="sub77_i_8"/></StgValue>
</operation>

<operation id="1540" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:347 %sub77_i_9 = fsub i32 %a_load_9, i32 %mul76_i_9

]]></Node>
<StgValue><ssdm name="sub77_i_9"/></StgValue>
</operation>

<operation id="1541" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:350 %sub77_i_s = fsub i32 %a_load_10, i32 %mul76_i_s

]]></Node>
<StgValue><ssdm name="sub77_i_s"/></StgValue>
</operation>

<operation id="1542" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:353 %sub77_i_10 = fsub i32 %a_load_11, i32 %mul76_i_10

]]></Node>
<StgValue><ssdm name="sub77_i_10"/></StgValue>
</operation>

<operation id="1543" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:356 %sub77_i_11 = fsub i32 %a_load_12, i32 %mul76_i_11

]]></Node>
<StgValue><ssdm name="sub77_i_11"/></StgValue>
</operation>

<operation id="1544" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:359 %sub77_i_12 = fsub i32 %a_load_13, i32 %mul76_i_12

]]></Node>
<StgValue><ssdm name="sub77_i_12"/></StgValue>
</operation>

<operation id="1545" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:362 %sub77_i_13 = fsub i32 %a_load_14, i32 %mul76_i_13

]]></Node>
<StgValue><ssdm name="sub77_i_13"/></StgValue>
</operation>

<operation id="1546" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:365 %sub77_i_14 = fsub i32 %a_load_15, i32 %mul76_i_14

]]></Node>
<StgValue><ssdm name="sub77_i_14"/></StgValue>
</operation>

<operation id="1547" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:368 %sub77_i_15 = fsub i32 %a_load_16, i32 %mul76_i_15

]]></Node>
<StgValue><ssdm name="sub77_i_15"/></StgValue>
</operation>

<operation id="1548" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:371 %sub77_i_16 = fsub i32 %a_load_17, i32 %mul76_i_16

]]></Node>
<StgValue><ssdm name="sub77_i_16"/></StgValue>
</operation>

<operation id="1549" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:374 %sub77_i_17 = fsub i32 %a_load_18, i32 %mul76_i_17

]]></Node>
<StgValue><ssdm name="sub77_i_17"/></StgValue>
</operation>

<operation id="1550" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:377 %sub77_i_18 = fsub i32 %a_load_19, i32 %mul76_i_18

]]></Node>
<StgValue><ssdm name="sub77_i_18"/></StgValue>
</operation>

<operation id="1551" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:380 %sub77_i_19 = fsub i32 %a_load_20, i32 %mul76_i_19

]]></Node>
<StgValue><ssdm name="sub77_i_19"/></StgValue>
</operation>

<operation id="1552" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:383 %sub77_i_20 = fsub i32 %a_load_21, i32 %mul76_i_20

]]></Node>
<StgValue><ssdm name="sub77_i_20"/></StgValue>
</operation>

<operation id="1553" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:386 %sub77_i_21 = fsub i32 %a_load_22, i32 %mul76_i_21

]]></Node>
<StgValue><ssdm name="sub77_i_21"/></StgValue>
</operation>

<operation id="1554" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:389 %sub77_i_22 = fsub i32 %a_load_23, i32 %mul76_i_22

]]></Node>
<StgValue><ssdm name="sub77_i_22"/></StgValue>
</operation>

<operation id="1555" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:392 %sub77_i_23 = fsub i32 %a_load_24, i32 %mul76_i_23

]]></Node>
<StgValue><ssdm name="sub77_i_23"/></StgValue>
</operation>

<operation id="1556" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:395 %sub77_i_24 = fsub i32 %a_load_25, i32 %mul76_i_24

]]></Node>
<StgValue><ssdm name="sub77_i_24"/></StgValue>
</operation>

<operation id="1557" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:398 %sub77_i_25 = fsub i32 %a_load_26, i32 %mul76_i_25

]]></Node>
<StgValue><ssdm name="sub77_i_25"/></StgValue>
</operation>

<operation id="1558" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:401 %sub77_i_26 = fsub i32 %a_load_27, i32 %mul76_i_26

]]></Node>
<StgValue><ssdm name="sub77_i_26"/></StgValue>
</operation>

<operation id="1559" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:404 %sub77_i_27 = fsub i32 %a_load_28, i32 %mul76_i_27

]]></Node>
<StgValue><ssdm name="sub77_i_27"/></StgValue>
</operation>

<operation id="1560" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:407 %sub77_i_28 = fsub i32 %a_load_29, i32 %mul76_i_28

]]></Node>
<StgValue><ssdm name="sub77_i_28"/></StgValue>
</operation>

<operation id="1561" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:410 %sub77_i_29 = fsub i32 %a_load_30, i32 %mul76_i_29

]]></Node>
<StgValue><ssdm name="sub77_i_29"/></StgValue>
</operation>

<operation id="1562" st_id="340" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:413 %sub77_i_30 = fsub i32 %a_load_31, i32 %mul76_i_30

]]></Node>
<StgValue><ssdm name="sub77_i_30"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1563" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:320 %sub77_i = fsub i32 %a_load, i32 %mul76_i

]]></Node>
<StgValue><ssdm name="sub77_i"/></StgValue>
</operation>

<operation id="1564" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:323 %sub77_i_1 = fsub i32 %a_load_1, i32 %mul76_i_1

]]></Node>
<StgValue><ssdm name="sub77_i_1"/></StgValue>
</operation>

<operation id="1565" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:326 %sub77_i_2 = fsub i32 %a_load_2, i32 %mul76_i_2

]]></Node>
<StgValue><ssdm name="sub77_i_2"/></StgValue>
</operation>

<operation id="1566" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:329 %sub77_i_3 = fsub i32 %a_load_3, i32 %mul76_i_3

]]></Node>
<StgValue><ssdm name="sub77_i_3"/></StgValue>
</operation>

<operation id="1567" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:332 %sub77_i_4 = fsub i32 %a_load_4, i32 %mul76_i_4

]]></Node>
<StgValue><ssdm name="sub77_i_4"/></StgValue>
</operation>

<operation id="1568" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:335 %sub77_i_5 = fsub i32 %a_load_5, i32 %mul76_i_5

]]></Node>
<StgValue><ssdm name="sub77_i_5"/></StgValue>
</operation>

<operation id="1569" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:338 %sub77_i_6 = fsub i32 %a_load_6, i32 %mul76_i_6

]]></Node>
<StgValue><ssdm name="sub77_i_6"/></StgValue>
</operation>

<operation id="1570" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:341 %sub77_i_7 = fsub i32 %a_load_7, i32 %mul76_i_7

]]></Node>
<StgValue><ssdm name="sub77_i_7"/></StgValue>
</operation>

<operation id="1571" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:344 %sub77_i_8 = fsub i32 %a_load_8, i32 %mul76_i_8

]]></Node>
<StgValue><ssdm name="sub77_i_8"/></StgValue>
</operation>

<operation id="1572" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:347 %sub77_i_9 = fsub i32 %a_load_9, i32 %mul76_i_9

]]></Node>
<StgValue><ssdm name="sub77_i_9"/></StgValue>
</operation>

<operation id="1573" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:350 %sub77_i_s = fsub i32 %a_load_10, i32 %mul76_i_s

]]></Node>
<StgValue><ssdm name="sub77_i_s"/></StgValue>
</operation>

<operation id="1574" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:353 %sub77_i_10 = fsub i32 %a_load_11, i32 %mul76_i_10

]]></Node>
<StgValue><ssdm name="sub77_i_10"/></StgValue>
</operation>

<operation id="1575" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:356 %sub77_i_11 = fsub i32 %a_load_12, i32 %mul76_i_11

]]></Node>
<StgValue><ssdm name="sub77_i_11"/></StgValue>
</operation>

<operation id="1576" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:359 %sub77_i_12 = fsub i32 %a_load_13, i32 %mul76_i_12

]]></Node>
<StgValue><ssdm name="sub77_i_12"/></StgValue>
</operation>

<operation id="1577" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:362 %sub77_i_13 = fsub i32 %a_load_14, i32 %mul76_i_13

]]></Node>
<StgValue><ssdm name="sub77_i_13"/></StgValue>
</operation>

<operation id="1578" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:365 %sub77_i_14 = fsub i32 %a_load_15, i32 %mul76_i_14

]]></Node>
<StgValue><ssdm name="sub77_i_14"/></StgValue>
</operation>

<operation id="1579" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:368 %sub77_i_15 = fsub i32 %a_load_16, i32 %mul76_i_15

]]></Node>
<StgValue><ssdm name="sub77_i_15"/></StgValue>
</operation>

<operation id="1580" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:371 %sub77_i_16 = fsub i32 %a_load_17, i32 %mul76_i_16

]]></Node>
<StgValue><ssdm name="sub77_i_16"/></StgValue>
</operation>

<operation id="1581" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:374 %sub77_i_17 = fsub i32 %a_load_18, i32 %mul76_i_17

]]></Node>
<StgValue><ssdm name="sub77_i_17"/></StgValue>
</operation>

<operation id="1582" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:377 %sub77_i_18 = fsub i32 %a_load_19, i32 %mul76_i_18

]]></Node>
<StgValue><ssdm name="sub77_i_18"/></StgValue>
</operation>

<operation id="1583" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:380 %sub77_i_19 = fsub i32 %a_load_20, i32 %mul76_i_19

]]></Node>
<StgValue><ssdm name="sub77_i_19"/></StgValue>
</operation>

<operation id="1584" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:383 %sub77_i_20 = fsub i32 %a_load_21, i32 %mul76_i_20

]]></Node>
<StgValue><ssdm name="sub77_i_20"/></StgValue>
</operation>

<operation id="1585" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:386 %sub77_i_21 = fsub i32 %a_load_22, i32 %mul76_i_21

]]></Node>
<StgValue><ssdm name="sub77_i_21"/></StgValue>
</operation>

<operation id="1586" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:389 %sub77_i_22 = fsub i32 %a_load_23, i32 %mul76_i_22

]]></Node>
<StgValue><ssdm name="sub77_i_22"/></StgValue>
</operation>

<operation id="1587" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:392 %sub77_i_23 = fsub i32 %a_load_24, i32 %mul76_i_23

]]></Node>
<StgValue><ssdm name="sub77_i_23"/></StgValue>
</operation>

<operation id="1588" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:395 %sub77_i_24 = fsub i32 %a_load_25, i32 %mul76_i_24

]]></Node>
<StgValue><ssdm name="sub77_i_24"/></StgValue>
</operation>

<operation id="1589" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:398 %sub77_i_25 = fsub i32 %a_load_26, i32 %mul76_i_25

]]></Node>
<StgValue><ssdm name="sub77_i_25"/></StgValue>
</operation>

<operation id="1590" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:401 %sub77_i_26 = fsub i32 %a_load_27, i32 %mul76_i_26

]]></Node>
<StgValue><ssdm name="sub77_i_26"/></StgValue>
</operation>

<operation id="1591" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:404 %sub77_i_27 = fsub i32 %a_load_28, i32 %mul76_i_27

]]></Node>
<StgValue><ssdm name="sub77_i_27"/></StgValue>
</operation>

<operation id="1592" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:407 %sub77_i_28 = fsub i32 %a_load_29, i32 %mul76_i_28

]]></Node>
<StgValue><ssdm name="sub77_i_28"/></StgValue>
</operation>

<operation id="1593" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:410 %sub77_i_29 = fsub i32 %a_load_30, i32 %mul76_i_29

]]></Node>
<StgValue><ssdm name="sub77_i_29"/></StgValue>
</operation>

<operation id="1594" st_id="341" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:413 %sub77_i_30 = fsub i32 %a_load_31, i32 %mul76_i_30

]]></Node>
<StgValue><ssdm name="sub77_i_30"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1595" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:320 %sub77_i = fsub i32 %a_load, i32 %mul76_i

]]></Node>
<StgValue><ssdm name="sub77_i"/></StgValue>
</operation>

<operation id="1596" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:323 %sub77_i_1 = fsub i32 %a_load_1, i32 %mul76_i_1

]]></Node>
<StgValue><ssdm name="sub77_i_1"/></StgValue>
</operation>

<operation id="1597" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:326 %sub77_i_2 = fsub i32 %a_load_2, i32 %mul76_i_2

]]></Node>
<StgValue><ssdm name="sub77_i_2"/></StgValue>
</operation>

<operation id="1598" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:329 %sub77_i_3 = fsub i32 %a_load_3, i32 %mul76_i_3

]]></Node>
<StgValue><ssdm name="sub77_i_3"/></StgValue>
</operation>

<operation id="1599" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:332 %sub77_i_4 = fsub i32 %a_load_4, i32 %mul76_i_4

]]></Node>
<StgValue><ssdm name="sub77_i_4"/></StgValue>
</operation>

<operation id="1600" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:335 %sub77_i_5 = fsub i32 %a_load_5, i32 %mul76_i_5

]]></Node>
<StgValue><ssdm name="sub77_i_5"/></StgValue>
</operation>

<operation id="1601" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:338 %sub77_i_6 = fsub i32 %a_load_6, i32 %mul76_i_6

]]></Node>
<StgValue><ssdm name="sub77_i_6"/></StgValue>
</operation>

<operation id="1602" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:341 %sub77_i_7 = fsub i32 %a_load_7, i32 %mul76_i_7

]]></Node>
<StgValue><ssdm name="sub77_i_7"/></StgValue>
</operation>

<operation id="1603" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:344 %sub77_i_8 = fsub i32 %a_load_8, i32 %mul76_i_8

]]></Node>
<StgValue><ssdm name="sub77_i_8"/></StgValue>
</operation>

<operation id="1604" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:347 %sub77_i_9 = fsub i32 %a_load_9, i32 %mul76_i_9

]]></Node>
<StgValue><ssdm name="sub77_i_9"/></StgValue>
</operation>

<operation id="1605" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:350 %sub77_i_s = fsub i32 %a_load_10, i32 %mul76_i_s

]]></Node>
<StgValue><ssdm name="sub77_i_s"/></StgValue>
</operation>

<operation id="1606" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:353 %sub77_i_10 = fsub i32 %a_load_11, i32 %mul76_i_10

]]></Node>
<StgValue><ssdm name="sub77_i_10"/></StgValue>
</operation>

<operation id="1607" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:356 %sub77_i_11 = fsub i32 %a_load_12, i32 %mul76_i_11

]]></Node>
<StgValue><ssdm name="sub77_i_11"/></StgValue>
</operation>

<operation id="1608" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:359 %sub77_i_12 = fsub i32 %a_load_13, i32 %mul76_i_12

]]></Node>
<StgValue><ssdm name="sub77_i_12"/></StgValue>
</operation>

<operation id="1609" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:362 %sub77_i_13 = fsub i32 %a_load_14, i32 %mul76_i_13

]]></Node>
<StgValue><ssdm name="sub77_i_13"/></StgValue>
</operation>

<operation id="1610" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:365 %sub77_i_14 = fsub i32 %a_load_15, i32 %mul76_i_14

]]></Node>
<StgValue><ssdm name="sub77_i_14"/></StgValue>
</operation>

<operation id="1611" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:368 %sub77_i_15 = fsub i32 %a_load_16, i32 %mul76_i_15

]]></Node>
<StgValue><ssdm name="sub77_i_15"/></StgValue>
</operation>

<operation id="1612" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:371 %sub77_i_16 = fsub i32 %a_load_17, i32 %mul76_i_16

]]></Node>
<StgValue><ssdm name="sub77_i_16"/></StgValue>
</operation>

<operation id="1613" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:374 %sub77_i_17 = fsub i32 %a_load_18, i32 %mul76_i_17

]]></Node>
<StgValue><ssdm name="sub77_i_17"/></StgValue>
</operation>

<operation id="1614" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:377 %sub77_i_18 = fsub i32 %a_load_19, i32 %mul76_i_18

]]></Node>
<StgValue><ssdm name="sub77_i_18"/></StgValue>
</operation>

<operation id="1615" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:380 %sub77_i_19 = fsub i32 %a_load_20, i32 %mul76_i_19

]]></Node>
<StgValue><ssdm name="sub77_i_19"/></StgValue>
</operation>

<operation id="1616" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:383 %sub77_i_20 = fsub i32 %a_load_21, i32 %mul76_i_20

]]></Node>
<StgValue><ssdm name="sub77_i_20"/></StgValue>
</operation>

<operation id="1617" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:386 %sub77_i_21 = fsub i32 %a_load_22, i32 %mul76_i_21

]]></Node>
<StgValue><ssdm name="sub77_i_21"/></StgValue>
</operation>

<operation id="1618" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:389 %sub77_i_22 = fsub i32 %a_load_23, i32 %mul76_i_22

]]></Node>
<StgValue><ssdm name="sub77_i_22"/></StgValue>
</operation>

<operation id="1619" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:392 %sub77_i_23 = fsub i32 %a_load_24, i32 %mul76_i_23

]]></Node>
<StgValue><ssdm name="sub77_i_23"/></StgValue>
</operation>

<operation id="1620" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:395 %sub77_i_24 = fsub i32 %a_load_25, i32 %mul76_i_24

]]></Node>
<StgValue><ssdm name="sub77_i_24"/></StgValue>
</operation>

<operation id="1621" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:398 %sub77_i_25 = fsub i32 %a_load_26, i32 %mul76_i_25

]]></Node>
<StgValue><ssdm name="sub77_i_25"/></StgValue>
</operation>

<operation id="1622" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:401 %sub77_i_26 = fsub i32 %a_load_27, i32 %mul76_i_26

]]></Node>
<StgValue><ssdm name="sub77_i_26"/></StgValue>
</operation>

<operation id="1623" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:404 %sub77_i_27 = fsub i32 %a_load_28, i32 %mul76_i_27

]]></Node>
<StgValue><ssdm name="sub77_i_27"/></StgValue>
</operation>

<operation id="1624" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:407 %sub77_i_28 = fsub i32 %a_load_29, i32 %mul76_i_28

]]></Node>
<StgValue><ssdm name="sub77_i_28"/></StgValue>
</operation>

<operation id="1625" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:410 %sub77_i_29 = fsub i32 %a_load_30, i32 %mul76_i_29

]]></Node>
<StgValue><ssdm name="sub77_i_29"/></StgValue>
</operation>

<operation id="1626" st_id="342" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:413 %sub77_i_30 = fsub i32 %a_load_31, i32 %mul76_i_30

]]></Node>
<StgValue><ssdm name="sub77_i_30"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1627" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:320 %sub77_i = fsub i32 %a_load, i32 %mul76_i

]]></Node>
<StgValue><ssdm name="sub77_i"/></StgValue>
</operation>

<operation id="1628" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:323 %sub77_i_1 = fsub i32 %a_load_1, i32 %mul76_i_1

]]></Node>
<StgValue><ssdm name="sub77_i_1"/></StgValue>
</operation>

<operation id="1629" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:326 %sub77_i_2 = fsub i32 %a_load_2, i32 %mul76_i_2

]]></Node>
<StgValue><ssdm name="sub77_i_2"/></StgValue>
</operation>

<operation id="1630" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:329 %sub77_i_3 = fsub i32 %a_load_3, i32 %mul76_i_3

]]></Node>
<StgValue><ssdm name="sub77_i_3"/></StgValue>
</operation>

<operation id="1631" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:332 %sub77_i_4 = fsub i32 %a_load_4, i32 %mul76_i_4

]]></Node>
<StgValue><ssdm name="sub77_i_4"/></StgValue>
</operation>

<operation id="1632" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:335 %sub77_i_5 = fsub i32 %a_load_5, i32 %mul76_i_5

]]></Node>
<StgValue><ssdm name="sub77_i_5"/></StgValue>
</operation>

<operation id="1633" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:338 %sub77_i_6 = fsub i32 %a_load_6, i32 %mul76_i_6

]]></Node>
<StgValue><ssdm name="sub77_i_6"/></StgValue>
</operation>

<operation id="1634" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:341 %sub77_i_7 = fsub i32 %a_load_7, i32 %mul76_i_7

]]></Node>
<StgValue><ssdm name="sub77_i_7"/></StgValue>
</operation>

<operation id="1635" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:344 %sub77_i_8 = fsub i32 %a_load_8, i32 %mul76_i_8

]]></Node>
<StgValue><ssdm name="sub77_i_8"/></StgValue>
</operation>

<operation id="1636" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:347 %sub77_i_9 = fsub i32 %a_load_9, i32 %mul76_i_9

]]></Node>
<StgValue><ssdm name="sub77_i_9"/></StgValue>
</operation>

<operation id="1637" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:350 %sub77_i_s = fsub i32 %a_load_10, i32 %mul76_i_s

]]></Node>
<StgValue><ssdm name="sub77_i_s"/></StgValue>
</operation>

<operation id="1638" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:353 %sub77_i_10 = fsub i32 %a_load_11, i32 %mul76_i_10

]]></Node>
<StgValue><ssdm name="sub77_i_10"/></StgValue>
</operation>

<operation id="1639" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:356 %sub77_i_11 = fsub i32 %a_load_12, i32 %mul76_i_11

]]></Node>
<StgValue><ssdm name="sub77_i_11"/></StgValue>
</operation>

<operation id="1640" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:359 %sub77_i_12 = fsub i32 %a_load_13, i32 %mul76_i_12

]]></Node>
<StgValue><ssdm name="sub77_i_12"/></StgValue>
</operation>

<operation id="1641" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:362 %sub77_i_13 = fsub i32 %a_load_14, i32 %mul76_i_13

]]></Node>
<StgValue><ssdm name="sub77_i_13"/></StgValue>
</operation>

<operation id="1642" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:365 %sub77_i_14 = fsub i32 %a_load_15, i32 %mul76_i_14

]]></Node>
<StgValue><ssdm name="sub77_i_14"/></StgValue>
</operation>

<operation id="1643" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:368 %sub77_i_15 = fsub i32 %a_load_16, i32 %mul76_i_15

]]></Node>
<StgValue><ssdm name="sub77_i_15"/></StgValue>
</operation>

<operation id="1644" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:371 %sub77_i_16 = fsub i32 %a_load_17, i32 %mul76_i_16

]]></Node>
<StgValue><ssdm name="sub77_i_16"/></StgValue>
</operation>

<operation id="1645" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:374 %sub77_i_17 = fsub i32 %a_load_18, i32 %mul76_i_17

]]></Node>
<StgValue><ssdm name="sub77_i_17"/></StgValue>
</operation>

<operation id="1646" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:377 %sub77_i_18 = fsub i32 %a_load_19, i32 %mul76_i_18

]]></Node>
<StgValue><ssdm name="sub77_i_18"/></StgValue>
</operation>

<operation id="1647" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:380 %sub77_i_19 = fsub i32 %a_load_20, i32 %mul76_i_19

]]></Node>
<StgValue><ssdm name="sub77_i_19"/></StgValue>
</operation>

<operation id="1648" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:383 %sub77_i_20 = fsub i32 %a_load_21, i32 %mul76_i_20

]]></Node>
<StgValue><ssdm name="sub77_i_20"/></StgValue>
</operation>

<operation id="1649" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:386 %sub77_i_21 = fsub i32 %a_load_22, i32 %mul76_i_21

]]></Node>
<StgValue><ssdm name="sub77_i_21"/></StgValue>
</operation>

<operation id="1650" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:389 %sub77_i_22 = fsub i32 %a_load_23, i32 %mul76_i_22

]]></Node>
<StgValue><ssdm name="sub77_i_22"/></StgValue>
</operation>

<operation id="1651" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:392 %sub77_i_23 = fsub i32 %a_load_24, i32 %mul76_i_23

]]></Node>
<StgValue><ssdm name="sub77_i_23"/></StgValue>
</operation>

<operation id="1652" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:395 %sub77_i_24 = fsub i32 %a_load_25, i32 %mul76_i_24

]]></Node>
<StgValue><ssdm name="sub77_i_24"/></StgValue>
</operation>

<operation id="1653" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:398 %sub77_i_25 = fsub i32 %a_load_26, i32 %mul76_i_25

]]></Node>
<StgValue><ssdm name="sub77_i_25"/></StgValue>
</operation>

<operation id="1654" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:401 %sub77_i_26 = fsub i32 %a_load_27, i32 %mul76_i_26

]]></Node>
<StgValue><ssdm name="sub77_i_26"/></StgValue>
</operation>

<operation id="1655" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:404 %sub77_i_27 = fsub i32 %a_load_28, i32 %mul76_i_27

]]></Node>
<StgValue><ssdm name="sub77_i_27"/></StgValue>
</operation>

<operation id="1656" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:407 %sub77_i_28 = fsub i32 %a_load_29, i32 %mul76_i_28

]]></Node>
<StgValue><ssdm name="sub77_i_28"/></StgValue>
</operation>

<operation id="1657" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:410 %sub77_i_29 = fsub i32 %a_load_30, i32 %mul76_i_29

]]></Node>
<StgValue><ssdm name="sub77_i_29"/></StgValue>
</operation>

<operation id="1658" st_id="343" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:413 %sub77_i_30 = fsub i32 %a_load_31, i32 %mul76_i_30

]]></Node>
<StgValue><ssdm name="sub77_i_30"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1659" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:320 %sub77_i = fsub i32 %a_load, i32 %mul76_i

]]></Node>
<StgValue><ssdm name="sub77_i"/></StgValue>
</operation>

<operation id="1660" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:323 %sub77_i_1 = fsub i32 %a_load_1, i32 %mul76_i_1

]]></Node>
<StgValue><ssdm name="sub77_i_1"/></StgValue>
</operation>

<operation id="1661" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:326 %sub77_i_2 = fsub i32 %a_load_2, i32 %mul76_i_2

]]></Node>
<StgValue><ssdm name="sub77_i_2"/></StgValue>
</operation>

<operation id="1662" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:329 %sub77_i_3 = fsub i32 %a_load_3, i32 %mul76_i_3

]]></Node>
<StgValue><ssdm name="sub77_i_3"/></StgValue>
</operation>

<operation id="1663" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:332 %sub77_i_4 = fsub i32 %a_load_4, i32 %mul76_i_4

]]></Node>
<StgValue><ssdm name="sub77_i_4"/></StgValue>
</operation>

<operation id="1664" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:335 %sub77_i_5 = fsub i32 %a_load_5, i32 %mul76_i_5

]]></Node>
<StgValue><ssdm name="sub77_i_5"/></StgValue>
</operation>

<operation id="1665" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:338 %sub77_i_6 = fsub i32 %a_load_6, i32 %mul76_i_6

]]></Node>
<StgValue><ssdm name="sub77_i_6"/></StgValue>
</operation>

<operation id="1666" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:341 %sub77_i_7 = fsub i32 %a_load_7, i32 %mul76_i_7

]]></Node>
<StgValue><ssdm name="sub77_i_7"/></StgValue>
</operation>

<operation id="1667" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:344 %sub77_i_8 = fsub i32 %a_load_8, i32 %mul76_i_8

]]></Node>
<StgValue><ssdm name="sub77_i_8"/></StgValue>
</operation>

<operation id="1668" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:347 %sub77_i_9 = fsub i32 %a_load_9, i32 %mul76_i_9

]]></Node>
<StgValue><ssdm name="sub77_i_9"/></StgValue>
</operation>

<operation id="1669" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:350 %sub77_i_s = fsub i32 %a_load_10, i32 %mul76_i_s

]]></Node>
<StgValue><ssdm name="sub77_i_s"/></StgValue>
</operation>

<operation id="1670" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:353 %sub77_i_10 = fsub i32 %a_load_11, i32 %mul76_i_10

]]></Node>
<StgValue><ssdm name="sub77_i_10"/></StgValue>
</operation>

<operation id="1671" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:356 %sub77_i_11 = fsub i32 %a_load_12, i32 %mul76_i_11

]]></Node>
<StgValue><ssdm name="sub77_i_11"/></StgValue>
</operation>

<operation id="1672" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:359 %sub77_i_12 = fsub i32 %a_load_13, i32 %mul76_i_12

]]></Node>
<StgValue><ssdm name="sub77_i_12"/></StgValue>
</operation>

<operation id="1673" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:362 %sub77_i_13 = fsub i32 %a_load_14, i32 %mul76_i_13

]]></Node>
<StgValue><ssdm name="sub77_i_13"/></StgValue>
</operation>

<operation id="1674" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:365 %sub77_i_14 = fsub i32 %a_load_15, i32 %mul76_i_14

]]></Node>
<StgValue><ssdm name="sub77_i_14"/></StgValue>
</operation>

<operation id="1675" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:368 %sub77_i_15 = fsub i32 %a_load_16, i32 %mul76_i_15

]]></Node>
<StgValue><ssdm name="sub77_i_15"/></StgValue>
</operation>

<operation id="1676" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:371 %sub77_i_16 = fsub i32 %a_load_17, i32 %mul76_i_16

]]></Node>
<StgValue><ssdm name="sub77_i_16"/></StgValue>
</operation>

<operation id="1677" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:374 %sub77_i_17 = fsub i32 %a_load_18, i32 %mul76_i_17

]]></Node>
<StgValue><ssdm name="sub77_i_17"/></StgValue>
</operation>

<operation id="1678" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:377 %sub77_i_18 = fsub i32 %a_load_19, i32 %mul76_i_18

]]></Node>
<StgValue><ssdm name="sub77_i_18"/></StgValue>
</operation>

<operation id="1679" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:380 %sub77_i_19 = fsub i32 %a_load_20, i32 %mul76_i_19

]]></Node>
<StgValue><ssdm name="sub77_i_19"/></StgValue>
</operation>

<operation id="1680" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:383 %sub77_i_20 = fsub i32 %a_load_21, i32 %mul76_i_20

]]></Node>
<StgValue><ssdm name="sub77_i_20"/></StgValue>
</operation>

<operation id="1681" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:386 %sub77_i_21 = fsub i32 %a_load_22, i32 %mul76_i_21

]]></Node>
<StgValue><ssdm name="sub77_i_21"/></StgValue>
</operation>

<operation id="1682" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:389 %sub77_i_22 = fsub i32 %a_load_23, i32 %mul76_i_22

]]></Node>
<StgValue><ssdm name="sub77_i_22"/></StgValue>
</operation>

<operation id="1683" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:392 %sub77_i_23 = fsub i32 %a_load_24, i32 %mul76_i_23

]]></Node>
<StgValue><ssdm name="sub77_i_23"/></StgValue>
</operation>

<operation id="1684" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:395 %sub77_i_24 = fsub i32 %a_load_25, i32 %mul76_i_24

]]></Node>
<StgValue><ssdm name="sub77_i_24"/></StgValue>
</operation>

<operation id="1685" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:398 %sub77_i_25 = fsub i32 %a_load_26, i32 %mul76_i_25

]]></Node>
<StgValue><ssdm name="sub77_i_25"/></StgValue>
</operation>

<operation id="1686" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:401 %sub77_i_26 = fsub i32 %a_load_27, i32 %mul76_i_26

]]></Node>
<StgValue><ssdm name="sub77_i_26"/></StgValue>
</operation>

<operation id="1687" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:404 %sub77_i_27 = fsub i32 %a_load_28, i32 %mul76_i_27

]]></Node>
<StgValue><ssdm name="sub77_i_27"/></StgValue>
</operation>

<operation id="1688" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:407 %sub77_i_28 = fsub i32 %a_load_29, i32 %mul76_i_28

]]></Node>
<StgValue><ssdm name="sub77_i_28"/></StgValue>
</operation>

<operation id="1689" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:410 %sub77_i_29 = fsub i32 %a_load_30, i32 %mul76_i_29

]]></Node>
<StgValue><ssdm name="sub77_i_29"/></StgValue>
</operation>

<operation id="1690" st_id="344" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:413 %sub77_i_30 = fsub i32 %a_load_31, i32 %mul76_i_30

]]></Node>
<StgValue><ssdm name="sub77_i_30"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1691" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:320 %sub77_i = fsub i32 %a_load, i32 %mul76_i

]]></Node>
<StgValue><ssdm name="sub77_i"/></StgValue>
</operation>

<operation id="1692" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:323 %sub77_i_1 = fsub i32 %a_load_1, i32 %mul76_i_1

]]></Node>
<StgValue><ssdm name="sub77_i_1"/></StgValue>
</operation>

<operation id="1693" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:326 %sub77_i_2 = fsub i32 %a_load_2, i32 %mul76_i_2

]]></Node>
<StgValue><ssdm name="sub77_i_2"/></StgValue>
</operation>

<operation id="1694" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:329 %sub77_i_3 = fsub i32 %a_load_3, i32 %mul76_i_3

]]></Node>
<StgValue><ssdm name="sub77_i_3"/></StgValue>
</operation>

<operation id="1695" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:332 %sub77_i_4 = fsub i32 %a_load_4, i32 %mul76_i_4

]]></Node>
<StgValue><ssdm name="sub77_i_4"/></StgValue>
</operation>

<operation id="1696" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:335 %sub77_i_5 = fsub i32 %a_load_5, i32 %mul76_i_5

]]></Node>
<StgValue><ssdm name="sub77_i_5"/></StgValue>
</operation>

<operation id="1697" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:338 %sub77_i_6 = fsub i32 %a_load_6, i32 %mul76_i_6

]]></Node>
<StgValue><ssdm name="sub77_i_6"/></StgValue>
</operation>

<operation id="1698" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:341 %sub77_i_7 = fsub i32 %a_load_7, i32 %mul76_i_7

]]></Node>
<StgValue><ssdm name="sub77_i_7"/></StgValue>
</operation>

<operation id="1699" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:344 %sub77_i_8 = fsub i32 %a_load_8, i32 %mul76_i_8

]]></Node>
<StgValue><ssdm name="sub77_i_8"/></StgValue>
</operation>

<operation id="1700" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:347 %sub77_i_9 = fsub i32 %a_load_9, i32 %mul76_i_9

]]></Node>
<StgValue><ssdm name="sub77_i_9"/></StgValue>
</operation>

<operation id="1701" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:350 %sub77_i_s = fsub i32 %a_load_10, i32 %mul76_i_s

]]></Node>
<StgValue><ssdm name="sub77_i_s"/></StgValue>
</operation>

<operation id="1702" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:353 %sub77_i_10 = fsub i32 %a_load_11, i32 %mul76_i_10

]]></Node>
<StgValue><ssdm name="sub77_i_10"/></StgValue>
</operation>

<operation id="1703" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:356 %sub77_i_11 = fsub i32 %a_load_12, i32 %mul76_i_11

]]></Node>
<StgValue><ssdm name="sub77_i_11"/></StgValue>
</operation>

<operation id="1704" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:359 %sub77_i_12 = fsub i32 %a_load_13, i32 %mul76_i_12

]]></Node>
<StgValue><ssdm name="sub77_i_12"/></StgValue>
</operation>

<operation id="1705" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:362 %sub77_i_13 = fsub i32 %a_load_14, i32 %mul76_i_13

]]></Node>
<StgValue><ssdm name="sub77_i_13"/></StgValue>
</operation>

<operation id="1706" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:365 %sub77_i_14 = fsub i32 %a_load_15, i32 %mul76_i_14

]]></Node>
<StgValue><ssdm name="sub77_i_14"/></StgValue>
</operation>

<operation id="1707" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:368 %sub77_i_15 = fsub i32 %a_load_16, i32 %mul76_i_15

]]></Node>
<StgValue><ssdm name="sub77_i_15"/></StgValue>
</operation>

<operation id="1708" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:371 %sub77_i_16 = fsub i32 %a_load_17, i32 %mul76_i_16

]]></Node>
<StgValue><ssdm name="sub77_i_16"/></StgValue>
</operation>

<operation id="1709" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:374 %sub77_i_17 = fsub i32 %a_load_18, i32 %mul76_i_17

]]></Node>
<StgValue><ssdm name="sub77_i_17"/></StgValue>
</operation>

<operation id="1710" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:377 %sub77_i_18 = fsub i32 %a_load_19, i32 %mul76_i_18

]]></Node>
<StgValue><ssdm name="sub77_i_18"/></StgValue>
</operation>

<operation id="1711" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:380 %sub77_i_19 = fsub i32 %a_load_20, i32 %mul76_i_19

]]></Node>
<StgValue><ssdm name="sub77_i_19"/></StgValue>
</operation>

<operation id="1712" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:383 %sub77_i_20 = fsub i32 %a_load_21, i32 %mul76_i_20

]]></Node>
<StgValue><ssdm name="sub77_i_20"/></StgValue>
</operation>

<operation id="1713" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:386 %sub77_i_21 = fsub i32 %a_load_22, i32 %mul76_i_21

]]></Node>
<StgValue><ssdm name="sub77_i_21"/></StgValue>
</operation>

<operation id="1714" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:389 %sub77_i_22 = fsub i32 %a_load_23, i32 %mul76_i_22

]]></Node>
<StgValue><ssdm name="sub77_i_22"/></StgValue>
</operation>

<operation id="1715" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:392 %sub77_i_23 = fsub i32 %a_load_24, i32 %mul76_i_23

]]></Node>
<StgValue><ssdm name="sub77_i_23"/></StgValue>
</operation>

<operation id="1716" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:395 %sub77_i_24 = fsub i32 %a_load_25, i32 %mul76_i_24

]]></Node>
<StgValue><ssdm name="sub77_i_24"/></StgValue>
</operation>

<operation id="1717" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:398 %sub77_i_25 = fsub i32 %a_load_26, i32 %mul76_i_25

]]></Node>
<StgValue><ssdm name="sub77_i_25"/></StgValue>
</operation>

<operation id="1718" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:401 %sub77_i_26 = fsub i32 %a_load_27, i32 %mul76_i_26

]]></Node>
<StgValue><ssdm name="sub77_i_26"/></StgValue>
</operation>

<operation id="1719" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:404 %sub77_i_27 = fsub i32 %a_load_28, i32 %mul76_i_27

]]></Node>
<StgValue><ssdm name="sub77_i_27"/></StgValue>
</operation>

<operation id="1720" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:407 %sub77_i_28 = fsub i32 %a_load_29, i32 %mul76_i_28

]]></Node>
<StgValue><ssdm name="sub77_i_28"/></StgValue>
</operation>

<operation id="1721" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:410 %sub77_i_29 = fsub i32 %a_load_30, i32 %mul76_i_29

]]></Node>
<StgValue><ssdm name="sub77_i_29"/></StgValue>
</operation>

<operation id="1722" st_id="345" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:413 %sub77_i_30 = fsub i32 %a_load_31, i32 %mul76_i_30

]]></Node>
<StgValue><ssdm name="sub77_i_30"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1723" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:320 %sub77_i = fsub i32 %a_load, i32 %mul76_i

]]></Node>
<StgValue><ssdm name="sub77_i"/></StgValue>
</operation>

<operation id="1724" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:323 %sub77_i_1 = fsub i32 %a_load_1, i32 %mul76_i_1

]]></Node>
<StgValue><ssdm name="sub77_i_1"/></StgValue>
</operation>

<operation id="1725" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:326 %sub77_i_2 = fsub i32 %a_load_2, i32 %mul76_i_2

]]></Node>
<StgValue><ssdm name="sub77_i_2"/></StgValue>
</operation>

<operation id="1726" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:329 %sub77_i_3 = fsub i32 %a_load_3, i32 %mul76_i_3

]]></Node>
<StgValue><ssdm name="sub77_i_3"/></StgValue>
</operation>

<operation id="1727" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:332 %sub77_i_4 = fsub i32 %a_load_4, i32 %mul76_i_4

]]></Node>
<StgValue><ssdm name="sub77_i_4"/></StgValue>
</operation>

<operation id="1728" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:335 %sub77_i_5 = fsub i32 %a_load_5, i32 %mul76_i_5

]]></Node>
<StgValue><ssdm name="sub77_i_5"/></StgValue>
</operation>

<operation id="1729" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:338 %sub77_i_6 = fsub i32 %a_load_6, i32 %mul76_i_6

]]></Node>
<StgValue><ssdm name="sub77_i_6"/></StgValue>
</operation>

<operation id="1730" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:341 %sub77_i_7 = fsub i32 %a_load_7, i32 %mul76_i_7

]]></Node>
<StgValue><ssdm name="sub77_i_7"/></StgValue>
</operation>

<operation id="1731" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:344 %sub77_i_8 = fsub i32 %a_load_8, i32 %mul76_i_8

]]></Node>
<StgValue><ssdm name="sub77_i_8"/></StgValue>
</operation>

<operation id="1732" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:347 %sub77_i_9 = fsub i32 %a_load_9, i32 %mul76_i_9

]]></Node>
<StgValue><ssdm name="sub77_i_9"/></StgValue>
</operation>

<operation id="1733" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:350 %sub77_i_s = fsub i32 %a_load_10, i32 %mul76_i_s

]]></Node>
<StgValue><ssdm name="sub77_i_s"/></StgValue>
</operation>

<operation id="1734" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:353 %sub77_i_10 = fsub i32 %a_load_11, i32 %mul76_i_10

]]></Node>
<StgValue><ssdm name="sub77_i_10"/></StgValue>
</operation>

<operation id="1735" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:356 %sub77_i_11 = fsub i32 %a_load_12, i32 %mul76_i_11

]]></Node>
<StgValue><ssdm name="sub77_i_11"/></StgValue>
</operation>

<operation id="1736" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:359 %sub77_i_12 = fsub i32 %a_load_13, i32 %mul76_i_12

]]></Node>
<StgValue><ssdm name="sub77_i_12"/></StgValue>
</operation>

<operation id="1737" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:362 %sub77_i_13 = fsub i32 %a_load_14, i32 %mul76_i_13

]]></Node>
<StgValue><ssdm name="sub77_i_13"/></StgValue>
</operation>

<operation id="1738" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:365 %sub77_i_14 = fsub i32 %a_load_15, i32 %mul76_i_14

]]></Node>
<StgValue><ssdm name="sub77_i_14"/></StgValue>
</operation>

<operation id="1739" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:368 %sub77_i_15 = fsub i32 %a_load_16, i32 %mul76_i_15

]]></Node>
<StgValue><ssdm name="sub77_i_15"/></StgValue>
</operation>

<operation id="1740" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:371 %sub77_i_16 = fsub i32 %a_load_17, i32 %mul76_i_16

]]></Node>
<StgValue><ssdm name="sub77_i_16"/></StgValue>
</operation>

<operation id="1741" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:374 %sub77_i_17 = fsub i32 %a_load_18, i32 %mul76_i_17

]]></Node>
<StgValue><ssdm name="sub77_i_17"/></StgValue>
</operation>

<operation id="1742" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:377 %sub77_i_18 = fsub i32 %a_load_19, i32 %mul76_i_18

]]></Node>
<StgValue><ssdm name="sub77_i_18"/></StgValue>
</operation>

<operation id="1743" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:380 %sub77_i_19 = fsub i32 %a_load_20, i32 %mul76_i_19

]]></Node>
<StgValue><ssdm name="sub77_i_19"/></StgValue>
</operation>

<operation id="1744" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:383 %sub77_i_20 = fsub i32 %a_load_21, i32 %mul76_i_20

]]></Node>
<StgValue><ssdm name="sub77_i_20"/></StgValue>
</operation>

<operation id="1745" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:386 %sub77_i_21 = fsub i32 %a_load_22, i32 %mul76_i_21

]]></Node>
<StgValue><ssdm name="sub77_i_21"/></StgValue>
</operation>

<operation id="1746" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:389 %sub77_i_22 = fsub i32 %a_load_23, i32 %mul76_i_22

]]></Node>
<StgValue><ssdm name="sub77_i_22"/></StgValue>
</operation>

<operation id="1747" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:392 %sub77_i_23 = fsub i32 %a_load_24, i32 %mul76_i_23

]]></Node>
<StgValue><ssdm name="sub77_i_23"/></StgValue>
</operation>

<operation id="1748" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:395 %sub77_i_24 = fsub i32 %a_load_25, i32 %mul76_i_24

]]></Node>
<StgValue><ssdm name="sub77_i_24"/></StgValue>
</operation>

<operation id="1749" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:398 %sub77_i_25 = fsub i32 %a_load_26, i32 %mul76_i_25

]]></Node>
<StgValue><ssdm name="sub77_i_25"/></StgValue>
</operation>

<operation id="1750" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:401 %sub77_i_26 = fsub i32 %a_load_27, i32 %mul76_i_26

]]></Node>
<StgValue><ssdm name="sub77_i_26"/></StgValue>
</operation>

<operation id="1751" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:404 %sub77_i_27 = fsub i32 %a_load_28, i32 %mul76_i_27

]]></Node>
<StgValue><ssdm name="sub77_i_27"/></StgValue>
</operation>

<operation id="1752" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:407 %sub77_i_28 = fsub i32 %a_load_29, i32 %mul76_i_28

]]></Node>
<StgValue><ssdm name="sub77_i_28"/></StgValue>
</operation>

<operation id="1753" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:410 %sub77_i_29 = fsub i32 %a_load_30, i32 %mul76_i_29

]]></Node>
<StgValue><ssdm name="sub77_i_29"/></StgValue>
</operation>

<operation id="1754" st_id="346" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:413 %sub77_i_30 = fsub i32 %a_load_31, i32 %mul76_i_30

]]></Node>
<StgValue><ssdm name="sub77_i_30"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1755" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:320 %sub77_i = fsub i32 %a_load, i32 %mul76_i

]]></Node>
<StgValue><ssdm name="sub77_i"/></StgValue>
</operation>

<operation id="1756" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:323 %sub77_i_1 = fsub i32 %a_load_1, i32 %mul76_i_1

]]></Node>
<StgValue><ssdm name="sub77_i_1"/></StgValue>
</operation>

<operation id="1757" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:326 %sub77_i_2 = fsub i32 %a_load_2, i32 %mul76_i_2

]]></Node>
<StgValue><ssdm name="sub77_i_2"/></StgValue>
</operation>

<operation id="1758" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:329 %sub77_i_3 = fsub i32 %a_load_3, i32 %mul76_i_3

]]></Node>
<StgValue><ssdm name="sub77_i_3"/></StgValue>
</operation>

<operation id="1759" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:332 %sub77_i_4 = fsub i32 %a_load_4, i32 %mul76_i_4

]]></Node>
<StgValue><ssdm name="sub77_i_4"/></StgValue>
</operation>

<operation id="1760" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:335 %sub77_i_5 = fsub i32 %a_load_5, i32 %mul76_i_5

]]></Node>
<StgValue><ssdm name="sub77_i_5"/></StgValue>
</operation>

<operation id="1761" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:338 %sub77_i_6 = fsub i32 %a_load_6, i32 %mul76_i_6

]]></Node>
<StgValue><ssdm name="sub77_i_6"/></StgValue>
</operation>

<operation id="1762" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:341 %sub77_i_7 = fsub i32 %a_load_7, i32 %mul76_i_7

]]></Node>
<StgValue><ssdm name="sub77_i_7"/></StgValue>
</operation>

<operation id="1763" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:344 %sub77_i_8 = fsub i32 %a_load_8, i32 %mul76_i_8

]]></Node>
<StgValue><ssdm name="sub77_i_8"/></StgValue>
</operation>

<operation id="1764" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:347 %sub77_i_9 = fsub i32 %a_load_9, i32 %mul76_i_9

]]></Node>
<StgValue><ssdm name="sub77_i_9"/></StgValue>
</operation>

<operation id="1765" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:350 %sub77_i_s = fsub i32 %a_load_10, i32 %mul76_i_s

]]></Node>
<StgValue><ssdm name="sub77_i_s"/></StgValue>
</operation>

<operation id="1766" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:353 %sub77_i_10 = fsub i32 %a_load_11, i32 %mul76_i_10

]]></Node>
<StgValue><ssdm name="sub77_i_10"/></StgValue>
</operation>

<operation id="1767" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:356 %sub77_i_11 = fsub i32 %a_load_12, i32 %mul76_i_11

]]></Node>
<StgValue><ssdm name="sub77_i_11"/></StgValue>
</operation>

<operation id="1768" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:359 %sub77_i_12 = fsub i32 %a_load_13, i32 %mul76_i_12

]]></Node>
<StgValue><ssdm name="sub77_i_12"/></StgValue>
</operation>

<operation id="1769" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:362 %sub77_i_13 = fsub i32 %a_load_14, i32 %mul76_i_13

]]></Node>
<StgValue><ssdm name="sub77_i_13"/></StgValue>
</operation>

<operation id="1770" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:365 %sub77_i_14 = fsub i32 %a_load_15, i32 %mul76_i_14

]]></Node>
<StgValue><ssdm name="sub77_i_14"/></StgValue>
</operation>

<operation id="1771" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:368 %sub77_i_15 = fsub i32 %a_load_16, i32 %mul76_i_15

]]></Node>
<StgValue><ssdm name="sub77_i_15"/></StgValue>
</operation>

<operation id="1772" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:371 %sub77_i_16 = fsub i32 %a_load_17, i32 %mul76_i_16

]]></Node>
<StgValue><ssdm name="sub77_i_16"/></StgValue>
</operation>

<operation id="1773" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:374 %sub77_i_17 = fsub i32 %a_load_18, i32 %mul76_i_17

]]></Node>
<StgValue><ssdm name="sub77_i_17"/></StgValue>
</operation>

<operation id="1774" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:377 %sub77_i_18 = fsub i32 %a_load_19, i32 %mul76_i_18

]]></Node>
<StgValue><ssdm name="sub77_i_18"/></StgValue>
</operation>

<operation id="1775" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:380 %sub77_i_19 = fsub i32 %a_load_20, i32 %mul76_i_19

]]></Node>
<StgValue><ssdm name="sub77_i_19"/></StgValue>
</operation>

<operation id="1776" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:383 %sub77_i_20 = fsub i32 %a_load_21, i32 %mul76_i_20

]]></Node>
<StgValue><ssdm name="sub77_i_20"/></StgValue>
</operation>

<operation id="1777" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:386 %sub77_i_21 = fsub i32 %a_load_22, i32 %mul76_i_21

]]></Node>
<StgValue><ssdm name="sub77_i_21"/></StgValue>
</operation>

<operation id="1778" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:389 %sub77_i_22 = fsub i32 %a_load_23, i32 %mul76_i_22

]]></Node>
<StgValue><ssdm name="sub77_i_22"/></StgValue>
</operation>

<operation id="1779" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:392 %sub77_i_23 = fsub i32 %a_load_24, i32 %mul76_i_23

]]></Node>
<StgValue><ssdm name="sub77_i_23"/></StgValue>
</operation>

<operation id="1780" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:395 %sub77_i_24 = fsub i32 %a_load_25, i32 %mul76_i_24

]]></Node>
<StgValue><ssdm name="sub77_i_24"/></StgValue>
</operation>

<operation id="1781" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:398 %sub77_i_25 = fsub i32 %a_load_26, i32 %mul76_i_25

]]></Node>
<StgValue><ssdm name="sub77_i_25"/></StgValue>
</operation>

<operation id="1782" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:401 %sub77_i_26 = fsub i32 %a_load_27, i32 %mul76_i_26

]]></Node>
<StgValue><ssdm name="sub77_i_26"/></StgValue>
</operation>

<operation id="1783" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:404 %sub77_i_27 = fsub i32 %a_load_28, i32 %mul76_i_27

]]></Node>
<StgValue><ssdm name="sub77_i_27"/></StgValue>
</operation>

<operation id="1784" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:407 %sub77_i_28 = fsub i32 %a_load_29, i32 %mul76_i_28

]]></Node>
<StgValue><ssdm name="sub77_i_28"/></StgValue>
</operation>

<operation id="1785" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:410 %sub77_i_29 = fsub i32 %a_load_30, i32 %mul76_i_29

]]></Node>
<StgValue><ssdm name="sub77_i_29"/></StgValue>
</operation>

<operation id="1786" st_id="347" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:413 %sub77_i_30 = fsub i32 %a_load_31, i32 %mul76_i_30

]]></Node>
<StgValue><ssdm name="sub77_i_30"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1787" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:320 %sub77_i = fsub i32 %a_load, i32 %mul76_i

]]></Node>
<StgValue><ssdm name="sub77_i"/></StgValue>
</operation>

<operation id="1788" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:323 %sub77_i_1 = fsub i32 %a_load_1, i32 %mul76_i_1

]]></Node>
<StgValue><ssdm name="sub77_i_1"/></StgValue>
</operation>

<operation id="1789" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:326 %sub77_i_2 = fsub i32 %a_load_2, i32 %mul76_i_2

]]></Node>
<StgValue><ssdm name="sub77_i_2"/></StgValue>
</operation>

<operation id="1790" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:329 %sub77_i_3 = fsub i32 %a_load_3, i32 %mul76_i_3

]]></Node>
<StgValue><ssdm name="sub77_i_3"/></StgValue>
</operation>

<operation id="1791" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:332 %sub77_i_4 = fsub i32 %a_load_4, i32 %mul76_i_4

]]></Node>
<StgValue><ssdm name="sub77_i_4"/></StgValue>
</operation>

<operation id="1792" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:335 %sub77_i_5 = fsub i32 %a_load_5, i32 %mul76_i_5

]]></Node>
<StgValue><ssdm name="sub77_i_5"/></StgValue>
</operation>

<operation id="1793" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:338 %sub77_i_6 = fsub i32 %a_load_6, i32 %mul76_i_6

]]></Node>
<StgValue><ssdm name="sub77_i_6"/></StgValue>
</operation>

<operation id="1794" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:341 %sub77_i_7 = fsub i32 %a_load_7, i32 %mul76_i_7

]]></Node>
<StgValue><ssdm name="sub77_i_7"/></StgValue>
</operation>

<operation id="1795" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:344 %sub77_i_8 = fsub i32 %a_load_8, i32 %mul76_i_8

]]></Node>
<StgValue><ssdm name="sub77_i_8"/></StgValue>
</operation>

<operation id="1796" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:347 %sub77_i_9 = fsub i32 %a_load_9, i32 %mul76_i_9

]]></Node>
<StgValue><ssdm name="sub77_i_9"/></StgValue>
</operation>

<operation id="1797" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:350 %sub77_i_s = fsub i32 %a_load_10, i32 %mul76_i_s

]]></Node>
<StgValue><ssdm name="sub77_i_s"/></StgValue>
</operation>

<operation id="1798" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:353 %sub77_i_10 = fsub i32 %a_load_11, i32 %mul76_i_10

]]></Node>
<StgValue><ssdm name="sub77_i_10"/></StgValue>
</operation>

<operation id="1799" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:356 %sub77_i_11 = fsub i32 %a_load_12, i32 %mul76_i_11

]]></Node>
<StgValue><ssdm name="sub77_i_11"/></StgValue>
</operation>

<operation id="1800" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:359 %sub77_i_12 = fsub i32 %a_load_13, i32 %mul76_i_12

]]></Node>
<StgValue><ssdm name="sub77_i_12"/></StgValue>
</operation>

<operation id="1801" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:362 %sub77_i_13 = fsub i32 %a_load_14, i32 %mul76_i_13

]]></Node>
<StgValue><ssdm name="sub77_i_13"/></StgValue>
</operation>

<operation id="1802" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:365 %sub77_i_14 = fsub i32 %a_load_15, i32 %mul76_i_14

]]></Node>
<StgValue><ssdm name="sub77_i_14"/></StgValue>
</operation>

<operation id="1803" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:368 %sub77_i_15 = fsub i32 %a_load_16, i32 %mul76_i_15

]]></Node>
<StgValue><ssdm name="sub77_i_15"/></StgValue>
</operation>

<operation id="1804" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:371 %sub77_i_16 = fsub i32 %a_load_17, i32 %mul76_i_16

]]></Node>
<StgValue><ssdm name="sub77_i_16"/></StgValue>
</operation>

<operation id="1805" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:374 %sub77_i_17 = fsub i32 %a_load_18, i32 %mul76_i_17

]]></Node>
<StgValue><ssdm name="sub77_i_17"/></StgValue>
</operation>

<operation id="1806" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:377 %sub77_i_18 = fsub i32 %a_load_19, i32 %mul76_i_18

]]></Node>
<StgValue><ssdm name="sub77_i_18"/></StgValue>
</operation>

<operation id="1807" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:380 %sub77_i_19 = fsub i32 %a_load_20, i32 %mul76_i_19

]]></Node>
<StgValue><ssdm name="sub77_i_19"/></StgValue>
</operation>

<operation id="1808" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:383 %sub77_i_20 = fsub i32 %a_load_21, i32 %mul76_i_20

]]></Node>
<StgValue><ssdm name="sub77_i_20"/></StgValue>
</operation>

<operation id="1809" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:386 %sub77_i_21 = fsub i32 %a_load_22, i32 %mul76_i_21

]]></Node>
<StgValue><ssdm name="sub77_i_21"/></StgValue>
</operation>

<operation id="1810" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:389 %sub77_i_22 = fsub i32 %a_load_23, i32 %mul76_i_22

]]></Node>
<StgValue><ssdm name="sub77_i_22"/></StgValue>
</operation>

<operation id="1811" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:392 %sub77_i_23 = fsub i32 %a_load_24, i32 %mul76_i_23

]]></Node>
<StgValue><ssdm name="sub77_i_23"/></StgValue>
</operation>

<operation id="1812" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:395 %sub77_i_24 = fsub i32 %a_load_25, i32 %mul76_i_24

]]></Node>
<StgValue><ssdm name="sub77_i_24"/></StgValue>
</operation>

<operation id="1813" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:398 %sub77_i_25 = fsub i32 %a_load_26, i32 %mul76_i_25

]]></Node>
<StgValue><ssdm name="sub77_i_25"/></StgValue>
</operation>

<operation id="1814" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:401 %sub77_i_26 = fsub i32 %a_load_27, i32 %mul76_i_26

]]></Node>
<StgValue><ssdm name="sub77_i_26"/></StgValue>
</operation>

<operation id="1815" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:404 %sub77_i_27 = fsub i32 %a_load_28, i32 %mul76_i_27

]]></Node>
<StgValue><ssdm name="sub77_i_27"/></StgValue>
</operation>

<operation id="1816" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:407 %sub77_i_28 = fsub i32 %a_load_29, i32 %mul76_i_28

]]></Node>
<StgValue><ssdm name="sub77_i_28"/></StgValue>
</operation>

<operation id="1817" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:410 %sub77_i_29 = fsub i32 %a_load_30, i32 %mul76_i_29

]]></Node>
<StgValue><ssdm name="sub77_i_29"/></StgValue>
</operation>

<operation id="1818" st_id="348" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:413 %sub77_i_30 = fsub i32 %a_load_31, i32 %mul76_i_30

]]></Node>
<StgValue><ssdm name="sub77_i_30"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1819" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:320 %sub77_i = fsub i32 %a_load, i32 %mul76_i

]]></Node>
<StgValue><ssdm name="sub77_i"/></StgValue>
</operation>

<operation id="1820" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:323 %sub77_i_1 = fsub i32 %a_load_1, i32 %mul76_i_1

]]></Node>
<StgValue><ssdm name="sub77_i_1"/></StgValue>
</operation>

<operation id="1821" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:326 %sub77_i_2 = fsub i32 %a_load_2, i32 %mul76_i_2

]]></Node>
<StgValue><ssdm name="sub77_i_2"/></StgValue>
</operation>

<operation id="1822" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:329 %sub77_i_3 = fsub i32 %a_load_3, i32 %mul76_i_3

]]></Node>
<StgValue><ssdm name="sub77_i_3"/></StgValue>
</operation>

<operation id="1823" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:332 %sub77_i_4 = fsub i32 %a_load_4, i32 %mul76_i_4

]]></Node>
<StgValue><ssdm name="sub77_i_4"/></StgValue>
</operation>

<operation id="1824" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:335 %sub77_i_5 = fsub i32 %a_load_5, i32 %mul76_i_5

]]></Node>
<StgValue><ssdm name="sub77_i_5"/></StgValue>
</operation>

<operation id="1825" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:338 %sub77_i_6 = fsub i32 %a_load_6, i32 %mul76_i_6

]]></Node>
<StgValue><ssdm name="sub77_i_6"/></StgValue>
</operation>

<operation id="1826" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:341 %sub77_i_7 = fsub i32 %a_load_7, i32 %mul76_i_7

]]></Node>
<StgValue><ssdm name="sub77_i_7"/></StgValue>
</operation>

<operation id="1827" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:344 %sub77_i_8 = fsub i32 %a_load_8, i32 %mul76_i_8

]]></Node>
<StgValue><ssdm name="sub77_i_8"/></StgValue>
</operation>

<operation id="1828" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:347 %sub77_i_9 = fsub i32 %a_load_9, i32 %mul76_i_9

]]></Node>
<StgValue><ssdm name="sub77_i_9"/></StgValue>
</operation>

<operation id="1829" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:350 %sub77_i_s = fsub i32 %a_load_10, i32 %mul76_i_s

]]></Node>
<StgValue><ssdm name="sub77_i_s"/></StgValue>
</operation>

<operation id="1830" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:353 %sub77_i_10 = fsub i32 %a_load_11, i32 %mul76_i_10

]]></Node>
<StgValue><ssdm name="sub77_i_10"/></StgValue>
</operation>

<operation id="1831" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:356 %sub77_i_11 = fsub i32 %a_load_12, i32 %mul76_i_11

]]></Node>
<StgValue><ssdm name="sub77_i_11"/></StgValue>
</operation>

<operation id="1832" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:359 %sub77_i_12 = fsub i32 %a_load_13, i32 %mul76_i_12

]]></Node>
<StgValue><ssdm name="sub77_i_12"/></StgValue>
</operation>

<operation id="1833" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:362 %sub77_i_13 = fsub i32 %a_load_14, i32 %mul76_i_13

]]></Node>
<StgValue><ssdm name="sub77_i_13"/></StgValue>
</operation>

<operation id="1834" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:365 %sub77_i_14 = fsub i32 %a_load_15, i32 %mul76_i_14

]]></Node>
<StgValue><ssdm name="sub77_i_14"/></StgValue>
</operation>

<operation id="1835" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:368 %sub77_i_15 = fsub i32 %a_load_16, i32 %mul76_i_15

]]></Node>
<StgValue><ssdm name="sub77_i_15"/></StgValue>
</operation>

<operation id="1836" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:371 %sub77_i_16 = fsub i32 %a_load_17, i32 %mul76_i_16

]]></Node>
<StgValue><ssdm name="sub77_i_16"/></StgValue>
</operation>

<operation id="1837" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:374 %sub77_i_17 = fsub i32 %a_load_18, i32 %mul76_i_17

]]></Node>
<StgValue><ssdm name="sub77_i_17"/></StgValue>
</operation>

<operation id="1838" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:377 %sub77_i_18 = fsub i32 %a_load_19, i32 %mul76_i_18

]]></Node>
<StgValue><ssdm name="sub77_i_18"/></StgValue>
</operation>

<operation id="1839" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:380 %sub77_i_19 = fsub i32 %a_load_20, i32 %mul76_i_19

]]></Node>
<StgValue><ssdm name="sub77_i_19"/></StgValue>
</operation>

<operation id="1840" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:383 %sub77_i_20 = fsub i32 %a_load_21, i32 %mul76_i_20

]]></Node>
<StgValue><ssdm name="sub77_i_20"/></StgValue>
</operation>

<operation id="1841" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:386 %sub77_i_21 = fsub i32 %a_load_22, i32 %mul76_i_21

]]></Node>
<StgValue><ssdm name="sub77_i_21"/></StgValue>
</operation>

<operation id="1842" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:389 %sub77_i_22 = fsub i32 %a_load_23, i32 %mul76_i_22

]]></Node>
<StgValue><ssdm name="sub77_i_22"/></StgValue>
</operation>

<operation id="1843" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:392 %sub77_i_23 = fsub i32 %a_load_24, i32 %mul76_i_23

]]></Node>
<StgValue><ssdm name="sub77_i_23"/></StgValue>
</operation>

<operation id="1844" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:395 %sub77_i_24 = fsub i32 %a_load_25, i32 %mul76_i_24

]]></Node>
<StgValue><ssdm name="sub77_i_24"/></StgValue>
</operation>

<operation id="1845" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:398 %sub77_i_25 = fsub i32 %a_load_26, i32 %mul76_i_25

]]></Node>
<StgValue><ssdm name="sub77_i_25"/></StgValue>
</operation>

<operation id="1846" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:401 %sub77_i_26 = fsub i32 %a_load_27, i32 %mul76_i_26

]]></Node>
<StgValue><ssdm name="sub77_i_26"/></StgValue>
</operation>

<operation id="1847" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:404 %sub77_i_27 = fsub i32 %a_load_28, i32 %mul76_i_27

]]></Node>
<StgValue><ssdm name="sub77_i_27"/></StgValue>
</operation>

<operation id="1848" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:407 %sub77_i_28 = fsub i32 %a_load_29, i32 %mul76_i_28

]]></Node>
<StgValue><ssdm name="sub77_i_28"/></StgValue>
</operation>

<operation id="1849" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:410 %sub77_i_29 = fsub i32 %a_load_30, i32 %mul76_i_29

]]></Node>
<StgValue><ssdm name="sub77_i_29"/></StgValue>
</operation>

<operation id="1850" st_id="349" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_5.i.split:413 %sub77_i_30 = fsub i32 %a_load_31, i32 %mul76_i_30

]]></Node>
<StgValue><ssdm name="sub77_i_30"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1851" st_id="350" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:321 %store_ln57 = store i32 %sub77_i, i10 %a_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1852" st_id="350" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:324 %store_ln57 = store i32 %sub77_i_1, i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1853" st_id="351" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:327 %store_ln57 = store i32 %sub77_i_2, i10 %a_addr_2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1854" st_id="351" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:330 %store_ln57 = store i32 %sub77_i_3, i10 %a_addr_3

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="1855" st_id="352" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:333 %store_ln57 = store i32 %sub77_i_4, i10 %a_addr_4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1856" st_id="352" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:336 %store_ln57 = store i32 %sub77_i_5, i10 %a_addr_5

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="1857" st_id="353" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:339 %store_ln57 = store i32 %sub77_i_6, i10 %a_addr_6

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1858" st_id="353" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:342 %store_ln57 = store i32 %sub77_i_7, i10 %a_addr_7

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="1859" st_id="354" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:345 %store_ln57 = store i32 %sub77_i_8, i10 %a_addr_8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1860" st_id="354" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:348 %store_ln57 = store i32 %sub77_i_9, i10 %a_addr_9

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="1861" st_id="355" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:351 %store_ln57 = store i32 %sub77_i_s, i10 %a_addr_10

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1862" st_id="355" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:354 %store_ln57 = store i32 %sub77_i_10, i10 %a_addr_11

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="1863" st_id="356" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:357 %store_ln57 = store i32 %sub77_i_11, i10 %a_addr_12

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1864" st_id="356" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:360 %store_ln57 = store i32 %sub77_i_12, i10 %a_addr_13

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="1865" st_id="357" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:363 %store_ln57 = store i32 %sub77_i_13, i10 %a_addr_14

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1866" st_id="357" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:366 %store_ln57 = store i32 %sub77_i_14, i10 %a_addr_15

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="1867" st_id="358" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:369 %store_ln57 = store i32 %sub77_i_15, i10 %a_addr_16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1868" st_id="358" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:372 %store_ln57 = store i32 %sub77_i_16, i10 %a_addr_17

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="1869" st_id="359" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:375 %store_ln57 = store i32 %sub77_i_17, i10 %a_addr_18

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1870" st_id="359" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:378 %store_ln57 = store i32 %sub77_i_18, i10 %a_addr_19

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="1871" st_id="360" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:381 %store_ln57 = store i32 %sub77_i_19, i10 %a_addr_20

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1872" st_id="360" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:384 %store_ln57 = store i32 %sub77_i_20, i10 %a_addr_21

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="1873" st_id="361" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:387 %store_ln57 = store i32 %sub77_i_21, i10 %a_addr_22

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1874" st_id="361" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:390 %store_ln57 = store i32 %sub77_i_22, i10 %a_addr_23

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="1875" st_id="362" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:393 %store_ln57 = store i32 %sub77_i_23, i10 %a_addr_24

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1876" st_id="362" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:396 %store_ln57 = store i32 %sub77_i_24, i10 %a_addr_25

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="1877" st_id="363" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:399 %store_ln57 = store i32 %sub77_i_25, i10 %a_addr_26

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1878" st_id="363" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:402 %store_ln57 = store i32 %sub77_i_26, i10 %a_addr_27

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="1879" st_id="364" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:405 %store_ln57 = store i32 %sub77_i_27, i10 %a_addr_28

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1880" st_id="364" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:408 %store_ln57 = store i32 %sub77_i_28, i10 %a_addr_29

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="1881" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:2 %specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln52"/></StgValue>
</operation>

<operation id="1882" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_54_5.i.split:3 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 31, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="1883" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:4 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="1884" st_id="365" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:411 %store_ln57 = store i32 %sub77_i_29, i10 %a_addr_30

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1885" st_id="365" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:414 %store_ln57 = store i32 %sub77_i_30, i10 %a_addr_31

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1886" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_54_5.i.split:417 %br_ln52 = br void %VITIS_LOOP_54_5.i

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
