Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jul  5 15:29:45 2023
| Host         : xjh-main-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             123 |           43 |
| No           | No                    | Yes                    |              60 |           21 |
| No           | Yes                   | No                     |              34 |           11 |
| Yes          | No                    | No                     |              43 |           10 |
| Yes          | No                    | Yes                    |             136 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                     Enable Signal                     |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                                                       | led_inst/AN[3]_i_1_n_0                      |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                       | led_inst/counter_AN_reg__0[3]               |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                                       | LELBC_Test_decrypt_inst/keyres[48]_i_1_n_0  |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | led_inst/one_ms                                       |                                             |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/uart_recv_inst/rx_cnt[3]_i_1__0_n_0 | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/rx_cnt[3]_i_1_n_0                   | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                       | result0                                     |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG | led_inst/__0/i__n_0                                   |                                             |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[55]_i_1_n_0            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[63]_i_1_n_0            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[7]_i_1_n_0             | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[31]_i_1_n_0            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[39]_i_1_n_0            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[47]_i_1_n_0            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[15]_i_1_n_0            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[23]_i_1_n_0            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG |                                                       | led_inst/counter[0]_i_1__0_n_0              |                5 |             17 |         3.40 |
|  CLK100MHZ_IBUF_BUFG | tempOut[31]_i_1_n_0                                   |                                             |                7 |             32 |         4.57 |
|  result0             |                                                       |                                             |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG |                                                       | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |               21 |             60 |         2.86 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/uart_data[63]_i_1_n_0               | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                9 |             64 |         7.11 |
|  CLK100MHZ_IBUF_BUFG |                                                       |                                             |               34 |             91 |         2.68 |
+----------------------+-------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


