Source Block: oh/emmu/hdl/emmu.v@92:102@HdlIdDef
   reg [1:0] 	    emesh_datamode_out;
   reg [3:0] 	    emesh_ctrlmode_out;
   reg [AW-1:0]     emesh_srcaddr_out;
   reg [DW-1:0]	    emesh_data_out; 
   reg [MW-1:0]     emmu_mem_array[MD-1:0];  
   reg [63:0] 	    emmu_table_data_out;
   reg [AW-1:0]     emesh_dstaddr_reg;
   
   /*****************************/
   /*WRITE LOGIC                */
   /*****************************/

Diff Content:
- 97    reg [63:0] 	    emmu_table_data_out;

Clone Blocks:
Clone Blocks 1:
oh/e_mmu/dv/dv_emmu.v@117:127
   wire [3:0]		emesh_ctrlmode_out;	// From emmu of emmu.v
   wire [DW-1:0]	emesh_data_out;		// From emmu of emmu.v
   wire [1:0]		emesh_datamode_out;	// From emmu of emmu.v
   wire [PAW-1:0]	emesh_dstaddr_out;	// From emmu of emmu.v
   wire [AW-1:0]	emesh_srcaddr_out;	// From emmu of emmu.v
   wire			emesh_write_out;	// From emmu of emmu.v
   wire [DW-1:0]	mi_data_out;		// From emmu of emmu.v
   // End of automatics
   /*AUTOWIRE*/
   
   //DUT

Clone Blocks 2:
oh/e_mmu/hdl/e_mmu.v@92:102
   reg [1:0] 	      emesh_datamode_out;
   reg [3:0] 	      emesh_ctrlmode_out;
   reg [AW-1:0]       emesh_srcaddr_out;
   reg [DW-1:0]	      emesh_data_out; 
   reg [MW-1:0]       emmu_mem_array[MD-1:0];  
   reg [63:0] 	      emmu_table_data_out;
   reg [AW-1:0]       emesh_dstaddr_reg;
   
   /*****************************/
   /*WRITE LOGIC                */
   /*****************************/

Clone Blocks 3:
oh/e_mmu/hdl/e_mmu.v@93:103
   reg [3:0] 	      emesh_ctrlmode_out;
   reg [AW-1:0]       emesh_srcaddr_out;
   reg [DW-1:0]	      emesh_data_out; 
   reg [MW-1:0]       emmu_mem_array[MD-1:0];  
   reg [63:0] 	      emmu_table_data_out;
   reg [AW-1:0]       emesh_dstaddr_reg;
   
   /*****************************/
   /*WRITE LOGIC                */
   /*****************************/


Clone Blocks 4:
oh/emmu/dv/dv_emmu.v@117:127
   wire [3:0]		emesh_ctrlmode_out;	// From emmu of emmu.v
   wire [DW-1:0]	emesh_data_out;		// From emmu of emmu.v
   wire [1:0]		emesh_datamode_out;	// From emmu of emmu.v
   wire [PAW-1:0]	emesh_dstaddr_out;	// From emmu of emmu.v
   wire [AW-1:0]	emesh_srcaddr_out;	// From emmu of emmu.v
   wire			emesh_write_out;	// From emmu of emmu.v
   wire [DW-1:0]	mi_data_out;		// From emmu of emmu.v
   // End of automatics
   /*AUTOWIRE*/
   
   //DUT

Clone Blocks 5:
oh/emmu/hdl/emmu.v@91:101
   reg 		    emesh_write_out;
   reg [1:0] 	    emesh_datamode_out;
   reg [3:0] 	    emesh_ctrlmode_out;
   reg [AW-1:0]     emesh_srcaddr_out;
   reg [DW-1:0]	    emesh_data_out; 
   reg [MW-1:0]     emmu_mem_array[MD-1:0];  
   reg [63:0] 	    emmu_table_data_out;
   reg [AW-1:0]     emesh_dstaddr_reg;
   
   /*****************************/
   /*WRITE LOGIC                */

Clone Blocks 6:
oh/emmu/hdl/emmu.v@93:103
   reg [3:0] 	    emesh_ctrlmode_out;
   reg [AW-1:0]     emesh_srcaddr_out;
   reg [DW-1:0]	    emesh_data_out; 
   reg [MW-1:0]     emmu_mem_array[MD-1:0];  
   reg [63:0] 	    emmu_table_data_out;
   reg [AW-1:0]     emesh_dstaddr_reg;
   
   /*****************************/
   /*WRITE LOGIC                */
   /*****************************/


Clone Blocks 7:
oh/e_mmu/hdl/e_mmu.v@91:101
   reg 		      emesh_write_out;
   reg [1:0] 	      emesh_datamode_out;
   reg [3:0] 	      emesh_ctrlmode_out;
   reg [AW-1:0]       emesh_srcaddr_out;
   reg [DW-1:0]	      emesh_data_out; 
   reg [MW-1:0]       emmu_mem_array[MD-1:0];  
   reg [63:0] 	      emmu_table_data_out;
   reg [AW-1:0]       emesh_dstaddr_reg;
   
   /*****************************/
   /*WRITE LOGIC                */

