Active-HDL 9.3.2744.sp1.09.4995  2020-04-08 16:10:29

Elaboration top modules:
Architecture                  RTL(adder)


-------------------------------------------------------------------------------------------------
Entity   | Architecture | Library | Info | Compiler Version                | Compilation Options
-------------------------------------------------------------------------------------------------
adder    | RTL          | work    |      | 9.3.2744.sp1.09.4995  (Windows) | -dbg
-------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------
VHDL Package            | Library | Info | Compiler Version                | Compilation Options
-------------------------------------------------------------------------------------------------
standard                | std     |      |                                 | 
TEXTIO                  | std     |      | 9.3.2744.sp1.09.4995  (Windows) |  -2008
std_logic_1164          | ieee    |      | 9.3.2744.sp1.09.4995  (Windows) |  -2008
NUMERIC_STD             | ieee    |      | 9.3.2744.sp1.09.4995  (Windows) |  -2008
-------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------------
ieee                    | Standard IEEE packages library
std                     | Standard VHDL library
work                    | None
-------------------------------------------------------------------------------------------------


Simulation Options: asim   +access +w -interceptcoutput -O2 -dbg -loadvhpi "C:/temp/cocotb/cocotb/libs/libcocotbvhpi_aldec:vhpi_startup_routines_bootstrap" adder


The performance of simulation is reduced. Version PE
