static const char * HSimCopyRightNotice = "Copyright 2004-2005, Xilinx Inc. All rights reserved.";
#ifdef __MINGW32__
#include "xsimMinGW.h"
#else
#include "xsim.h"
#endif
#include "C:/xilinx/92i/vhdl/hdp/nt/ieee/std_logic_1164/std_logic_1164.h"
#include "C:/xilinx/92i/vhdl/hdp/nt/std/textio/textio.h"
#include "C:/xilinx/92i/vhdl/hdp/nt/ieee/std_logic_arith/std_logic_arith.h"
#include "C:/xilinx/92i/vhdl/hdp/nt/ieee/std_logic_textio/std_logic_textio.h"
#include "C:/xilinx/92i/vhdl/hdp/nt/ieee/std_logic_unsigned/std_logic_unsigned.h"


static HSim__s6* IF0(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_a_n_d2(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_a_n_d2(label); 
    return blk;
}


static HSim__s6* IF1(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_a_n_d3(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_a_n_d3(label); 
    return blk;
}


static HSim__s6* IF2(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_a_n_d4(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_a_n_d4(label); 
    return blk;
}


static HSim__s6* IF3(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_f_d(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_f_d(label); 
    return blk;
}


static HSim__s6* IF4(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_i_n_v(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_i_n_v(label); 
    return blk;
}


static HSim__s6* IF5(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_o_r3(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_o_r3(label); 
    return blk;
}


static HSim__s6* IF6(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_o_r4(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_o_r4(label); 
    return blk;
}


static HSim__s6* IF7(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_o_r5(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_o_r5(label); 
    return blk;
}


static HSim__s6* IF8(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_o_r5(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_o_r5(label); 
    return blk;
}


static HSim__s6* IF9(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_o_r4(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_o_r4(label); 
    return blk;
}


static HSim__s6* IF10(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_o_r3(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_o_r3(label); 
    return blk;
}


static HSim__s6* IF11(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_i_n_v(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_i_n_v(label); 
    return blk;
}


static HSim__s6* IF12(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_f_d(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_f_d(label); 
    return blk;
}


static HSim__s6* IF13(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_a_n_d4(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_a_n_d4(label); 
    return blk;
}


static HSim__s6* IF14(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_a_n_d3(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_a_n_d3(label); 
    return blk;
}


static HSim__s6* IF15(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createunisim_ver_auxlibM_a_n_d2(const char*);
    HSim__s6 *blk = createunisim_ver_auxlibM_a_n_d2(label); 
    return blk;
}


static HSim__s6* IF16(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createworkM_lab__8__crazy__counter__mealy__machine(const char*);
    HSim__s6 *blk = createworkM_lab__8__crazy__counter__mealy__machine(label); 
    return blk;
}


static HSim__s6* IF17(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    extern HSim__s6 * createworkMglbl(const char*);
    HSim__s6 *blk = createworkMglbl(label); 
    return blk;
}

class _top : public HSim__s6 {
public:
    _top() : HSim__s6(false, "_top", "_top", 0, 0, HSim::VerilogModule) {}
    HSimConfigDecl * topModuleInstantiate() {
        HSimConfigDecl * cfgvh = 0;
        cfgvh = new HSimConfigDecl("default");
        (*cfgvh).registerFuseLibList("unisims_ver;xilinxcorelib_ver");

        (*cfgvh).addVlogModule("unisims_ver","AND2", (HSimInstFactoryPtr)IF0);
        (*cfgvh).addVlogModule("unisims_ver","AND3", (HSimInstFactoryPtr)IF1);
        (*cfgvh).addVlogModule("unisims_ver","AND4", (HSimInstFactoryPtr)IF2);
        (*cfgvh).addVlogModule("unisims_ver","FD", (HSimInstFactoryPtr)IF3);
        (*cfgvh).addVlogModule("unisims_ver","INV", (HSimInstFactoryPtr)IF4);
        (*cfgvh).addVlogModule("unisims_ver","OR3", (HSimInstFactoryPtr)IF5);
        (*cfgvh).addVlogModule("unisims_ver","OR4", (HSimInstFactoryPtr)IF6);
        (*cfgvh).addVlogModule("unisims_ver","OR5", (HSimInstFactoryPtr)IF7);
        (*cfgvh).addVlogModule("unisims_ver","OR5", (HSimInstFactoryPtr)IF8);
        (*cfgvh).addVlogModule("unisims_ver","OR4", (HSimInstFactoryPtr)IF9);
        (*cfgvh).addVlogModule("unisims_ver","OR3", (HSimInstFactoryPtr)IF10);
        (*cfgvh).addVlogModule("unisims_ver","INV", (HSimInstFactoryPtr)IF11);
        (*cfgvh).addVlogModule("unisims_ver","FD", (HSimInstFactoryPtr)IF12);
        (*cfgvh).addVlogModule("unisims_ver","AND4", (HSimInstFactoryPtr)IF13);
        (*cfgvh).addVlogModule("unisims_ver","AND3", (HSimInstFactoryPtr)IF14);
        (*cfgvh).addVlogModule("unisims_ver","AND2", (HSimInstFactoryPtr)IF15);
        (*cfgvh).addVlogModule("work","Lab_8_crazy_counter_mealy_machine", (HSimInstFactoryPtr)IF16);
        (*cfgvh).addVlogModule("work","glbl", (HSimInstFactoryPtr)IF17);
        HSim__s6 * topvh = 0;
        extern HSim__s6 * createWork_tb_10000_testbench_arch(const char*);
        topvh = createWork_tb_10000_testbench_arch("TB_10000");
        addChild(topvh);
        HSim__s5 * topvl = 0;
        extern HSim__s6 * createworkMglbl(const char*);
        topvl = (HSim__s5*)createworkMglbl("glbl");
        topvl->moduleInstantiate(cfgvh);
        addChild(topvl);
        return cfgvh;
}
};

main(int argc, char **argv) {
  HSimDesign::initDesign();
  globalKernel->getOptions(argc,argv);
  HSim__s6 * _top_i = 0;
  try {
    IeeeStd_logic_1164=new Ieee_std_logic_1164("std_logic_1164");
    StdTextio=new Std_textio("TEXTIO");
    IeeeStd_logic_arith=new Ieee_std_logic_arith("std_logic_arith");
    IeeeStd_logic_textio=new Ieee_std_logic_textio("STD_LOGIC_TEXTIO");
    IeeeStd_logic_unsigned=new Ieee_std_logic_unsigned("STD_LOGIC_UNSIGNED");
    HSimConfigDecl *cfg;
 _top_i = new _top();
  cfg =  _top_i->topModuleInstantiate();
    return globalKernel->runTcl(cfg, _top_i, "_top", argc, argv);
  }
  catch (HSimError& msg){
    try {
      globalKernel->error(msg.ErrMsg);
      return 1;
    }
    catch(...) {}
      return 1;
  }
  catch (...){
    globalKernel->fatalError();
    return 1;
  }
}
