

================================================================
== Vivado HLS Report for 'dut_pad'
================================================================
* Date:           Sat Oct 29 16:06:41 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11604|  88738|  11604|  88738|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+-------------+-----------+-----------+--------+----------+
        |                 |    Latency    |  Iteration  |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min  |  max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-----------------+-------+-------+-------------+-----------+-----------+--------+----------+
        |- LOOP_PAD_0     |  10368|  10368|            2|          -|          -|    5184|    no    |
        |- LOOP_PAD_1     |   1234|  78368| 1234 ~ 4898 |          -|          -| 1 ~ 16 |    no    |
        | + LOOP_PAD_2    |   1232|   4896|  154 ~ 306  |          -|          -| 8 ~ 16 |    no    |
        |  ++ LOOP_PAD_3  |    152|    304|           19|          -|          -| 8 ~ 16 |    no    |
        +-----------------+-------+-------+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      3|       0|    160|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     200|    241|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    257|
|Register         |        -|      -|     256|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     456|    658|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-------+-----+-----+
    |             Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+------------------------------+---------+-------+-----+-----+
    |dut_mux_16to1_sel32_1_1_U3       |dut_mux_16to1_sel32_1_1       |        0|      0|    0|    4|
    |dut_urem_12ns_10ns_12_16_seq_U1  |dut_urem_12ns_10ns_12_16_seq  |        0|      0|   96|  114|
    |dut_urem_13ns_10ns_13_17_seq_U2  |dut_urem_13ns_10ns_13_17_seq  |        0|      0|  104|  123|
    +---------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                            |                              |        0|      0|  200|  241|
    +---------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------------+----------------------------+-----------+
    |            Instance           |           Module           | Expression|
    +-------------------------------+----------------------------+-----------+
    |dut_mul_mul_12ns_14ns_26_1_U5  |dut_mul_mul_12ns_14ns_26_1  |  i0 * i1  |
    |dut_mul_mul_13ns_15ns_28_1_U4  |dut_mul_mul_13ns_15ns_28_1  |  i0 * i1  |
    +-------------------------------+----------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_1010_p2      |     *    |      1|  0|   0|           5|           9|
    |tmp2_fu_989_p2       |     *    |      1|  0|   0|           6|           8|
    |tmp_4_fu_932_p2      |     *    |      1|  0|   5|           5|           5|
    |i_1_fu_837_p2        |     +    |      0|  0|  13|          13|           1|
    |i_index_fu_1003_p2   |     +    |      0|  0|  12|          12|          12|
    |m_1_fu_926_p2        |     +    |      0|  0|   5|           5|           1|
    |next_mul8_fu_908_p2  |     +    |      0|  0|   8|           8|           8|
    |next_mul_fu_843_p2   |     +    |      0|  0|  27|          27|          14|
    |next_urem_fu_888_p2  |     +    |      0|  0|  13|          13|           1|
    |o_index_fu_1015_p2   |     +    |      0|  0|  13|          13|          13|
    |tmp9_fu_998_p2       |     +    |      0|  0|   9|           9|           9|
    |tmp_fu_979_p2        |     +    |      0|  0|   8|           8|           8|
    |tmp_s_fu_817_p2      |     +    |      0|  0|   5|           2|           5|
    |x_1_fu_950_p2        |     +    |      0|  0|   5|           5|           1|
    |y_1_fu_973_p2        |     +    |      0|  0|   5|           5|           1|
    |exitcond1_fu_831_p2  |   icmp   |      0|  0|   5|          13|          13|
    |exitcond_fu_968_p2   |   icmp   |      0|  0|   3|           6|           6|
    |tmp_10_fu_894_p2     |   icmp   |      0|  0|   5|          13|           9|
    |tmp_2_fu_921_p2      |   icmp   |      0|  0|   3|           6|           6|
    |tmp_5_fu_945_p2      |   icmp   |      0|  0|   3|           6|           6|
    |idx_urem_fu_900_p3   |  select  |      0|  0|  13|           1|          13|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 160|         181|         149|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  21|         25|    1|         25|
    |i_reg_734           |  13|          2|   13|         26|
    |m_reg_768           |   5|          2|    5|         10|
    |output_0_address0   |   9|          3|    9|         27|
    |output_0_d0         |   1|          3|    1|          3|
    |output_10_address0  |   9|          3|    9|         27|
    |output_10_d0        |   1|          3|    1|          3|
    |output_11_address0  |   9|          3|    9|         27|
    |output_11_d0        |   1|          3|    1|          3|
    |output_12_address0  |   9|          3|    9|         27|
    |output_12_d0        |   1|          3|    1|          3|
    |output_13_address0  |   9|          3|    9|         27|
    |output_13_d0        |   1|          3|    1|          3|
    |output_14_address0  |   9|          3|    9|         27|
    |output_14_d0        |   1|          3|    1|          3|
    |output_15_address0  |   9|          3|    9|         27|
    |output_15_d0        |   1|          3|    1|          3|
    |output_1_address0   |   9|          3|    9|         27|
    |output_1_d0         |   1|          3|    1|          3|
    |output_2_address0   |   9|          3|    9|         27|
    |output_2_d0         |   1|          3|    1|          3|
    |output_3_address0   |   9|          3|    9|         27|
    |output_3_d0         |   1|          3|    1|          3|
    |output_4_address0   |   9|          3|    9|         27|
    |output_4_d0         |   1|          3|    1|          3|
    |output_5_address0   |   9|          3|    9|         27|
    |output_5_d0         |   1|          3|    1|          3|
    |output_6_address0   |   9|          3|    9|         27|
    |output_6_d0         |   1|          3|    1|          3|
    |output_7_address0   |   9|          3|    9|         27|
    |output_7_d0         |   1|          3|    1|          3|
    |output_8_address0   |   9|          3|    9|         27|
    |output_8_d0         |   1|          3|    1|          3|
    |output_9_address0   |   9|          3|    9|         27|
    |output_9_d0         |   1|          3|    1|          3|
    |phi_mul7_reg_779    |   8|          2|    8|         16|
    |phi_mul_reg_745     |  27|          2|   27|         54|
    |phi_urem_reg_756    |  13|          2|   13|         26|
    |x_reg_791           |   5|          2|    5|         10|
    |y_reg_802           |   5|          2|    5|         10|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 257|        135|  237|        657|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |I_cast6_reg_1202         |   6|   0|    8|          2|
    |I_cast_reg_1207          |   6|   0|   12|          6|
    |ap_CS_fsm                |  24|   0|   24|          0|
    |i_1_reg_1184             |  13|   0|   13|          0|
    |i_reg_734                |  13|   0|   13|          0|
    |m_1_reg_1225             |   5|   0|    5|          0|
    |m_reg_768                |   5|   0|    5|          0|
    |next_mul8_reg_1217       |   8|   0|    8|          0|
    |next_mul_reg_1189        |  27|   0|   27|          0|
    |o_index_reg_1276         |  13|   0|   13|          0|
    |phi_mul7_reg_779         |   8|   0|    8|          0|
    |phi_mul_reg_745          |  27|   0|   27|          0|
    |phi_urem_reg_756         |  13|   0|   13|          0|
    |tmp2_reg_1261            |  12|   0|   12|          0|
    |tmp9_reg_1266            |   9|   0|    9|          0|
    |tmp_11_reg_1282          |   5|   0|    5|          0|
    |tmp_12_reg_1287          |   6|   0|    6|          0|
    |tmp_4_reg_1230           |   9|   0|    9|          0|
    |tmp_6_cast_reg_1248      |   5|   0|   13|          8|
    |tmp_6_reg_1372           |   1|   0|    1|          0|
    |tmp_8_reg_1197           |   6|   0|    6|          0|
    |tmp_cast5_cast_reg_1171  |   5|   0|   13|          8|
    |tmp_cast_cast_reg_1176   |   5|   0|    9|          4|
    |x_1_reg_1243             |   5|   0|    5|          0|
    |x_cast2_reg_1235         |   5|   0|   12|          7|
    |x_reg_791                |   5|   0|    5|          0|
    |y_1_reg_1256             |   5|   0|    5|          0|
    |y_reg_802                |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 256|   0|  291|         35|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_done             | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|input_0_address0    | out |    9|  ap_memory |    input_0   |     array    |
|input_0_ce0         | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0          |  in |    1|  ap_memory |    input_0   |     array    |
|input_1_address0    | out |    9|  ap_memory |    input_1   |     array    |
|input_1_ce0         | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0          |  in |    1|  ap_memory |    input_1   |     array    |
|input_2_address0    | out |    9|  ap_memory |    input_2   |     array    |
|input_2_ce0         | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0          |  in |    1|  ap_memory |    input_2   |     array    |
|input_3_address0    | out |    9|  ap_memory |    input_3   |     array    |
|input_3_ce0         | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0          |  in |    1|  ap_memory |    input_3   |     array    |
|input_4_address0    | out |    9|  ap_memory |    input_4   |     array    |
|input_4_ce0         | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q0          |  in |    1|  ap_memory |    input_4   |     array    |
|input_5_address0    | out |    9|  ap_memory |    input_5   |     array    |
|input_5_ce0         | out |    1|  ap_memory |    input_5   |     array    |
|input_5_q0          |  in |    1|  ap_memory |    input_5   |     array    |
|input_6_address0    | out |    9|  ap_memory |    input_6   |     array    |
|input_6_ce0         | out |    1|  ap_memory |    input_6   |     array    |
|input_6_q0          |  in |    1|  ap_memory |    input_6   |     array    |
|input_7_address0    | out |    9|  ap_memory |    input_7   |     array    |
|input_7_ce0         | out |    1|  ap_memory |    input_7   |     array    |
|input_7_q0          |  in |    1|  ap_memory |    input_7   |     array    |
|input_8_address0    | out |    9|  ap_memory |    input_8   |     array    |
|input_8_ce0         | out |    1|  ap_memory |    input_8   |     array    |
|input_8_q0          |  in |    1|  ap_memory |    input_8   |     array    |
|input_9_address0    | out |    9|  ap_memory |    input_9   |     array    |
|input_9_ce0         | out |    1|  ap_memory |    input_9   |     array    |
|input_9_q0          |  in |    1|  ap_memory |    input_9   |     array    |
|input_10_address0   | out |    9|  ap_memory |   input_10   |     array    |
|input_10_ce0        | out |    1|  ap_memory |   input_10   |     array    |
|input_10_q0         |  in |    1|  ap_memory |   input_10   |     array    |
|input_11_address0   | out |    9|  ap_memory |   input_11   |     array    |
|input_11_ce0        | out |    1|  ap_memory |   input_11   |     array    |
|input_11_q0         |  in |    1|  ap_memory |   input_11   |     array    |
|input_12_address0   | out |    9|  ap_memory |   input_12   |     array    |
|input_12_ce0        | out |    1|  ap_memory |   input_12   |     array    |
|input_12_q0         |  in |    1|  ap_memory |   input_12   |     array    |
|input_13_address0   | out |    9|  ap_memory |   input_13   |     array    |
|input_13_ce0        | out |    1|  ap_memory |   input_13   |     array    |
|input_13_q0         |  in |    1|  ap_memory |   input_13   |     array    |
|input_14_address0   | out |    9|  ap_memory |   input_14   |     array    |
|input_14_ce0        | out |    1|  ap_memory |   input_14   |     array    |
|input_14_q0         |  in |    1|  ap_memory |   input_14   |     array    |
|input_15_address0   | out |    9|  ap_memory |   input_15   |     array    |
|input_15_ce0        | out |    1|  ap_memory |   input_15   |     array    |
|input_15_q0         |  in |    1|  ap_memory |   input_15   |     array    |
|output_0_address0   | out |    9|  ap_memory |   output_0   |     array    |
|output_0_ce0        | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we0        | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d0         | out |    1|  ap_memory |   output_0   |     array    |
|output_1_address0   | out |    9|  ap_memory |   output_1   |     array    |
|output_1_ce0        | out |    1|  ap_memory |   output_1   |     array    |
|output_1_we0        | out |    1|  ap_memory |   output_1   |     array    |
|output_1_d0         | out |    1|  ap_memory |   output_1   |     array    |
|output_2_address0   | out |    9|  ap_memory |   output_2   |     array    |
|output_2_ce0        | out |    1|  ap_memory |   output_2   |     array    |
|output_2_we0        | out |    1|  ap_memory |   output_2   |     array    |
|output_2_d0         | out |    1|  ap_memory |   output_2   |     array    |
|output_3_address0   | out |    9|  ap_memory |   output_3   |     array    |
|output_3_ce0        | out |    1|  ap_memory |   output_3   |     array    |
|output_3_we0        | out |    1|  ap_memory |   output_3   |     array    |
|output_3_d0         | out |    1|  ap_memory |   output_3   |     array    |
|output_4_address0   | out |    9|  ap_memory |   output_4   |     array    |
|output_4_ce0        | out |    1|  ap_memory |   output_4   |     array    |
|output_4_we0        | out |    1|  ap_memory |   output_4   |     array    |
|output_4_d0         | out |    1|  ap_memory |   output_4   |     array    |
|output_5_address0   | out |    9|  ap_memory |   output_5   |     array    |
|output_5_ce0        | out |    1|  ap_memory |   output_5   |     array    |
|output_5_we0        | out |    1|  ap_memory |   output_5   |     array    |
|output_5_d0         | out |    1|  ap_memory |   output_5   |     array    |
|output_6_address0   | out |    9|  ap_memory |   output_6   |     array    |
|output_6_ce0        | out |    1|  ap_memory |   output_6   |     array    |
|output_6_we0        | out |    1|  ap_memory |   output_6   |     array    |
|output_6_d0         | out |    1|  ap_memory |   output_6   |     array    |
|output_7_address0   | out |    9|  ap_memory |   output_7   |     array    |
|output_7_ce0        | out |    1|  ap_memory |   output_7   |     array    |
|output_7_we0        | out |    1|  ap_memory |   output_7   |     array    |
|output_7_d0         | out |    1|  ap_memory |   output_7   |     array    |
|output_8_address0   | out |    9|  ap_memory |   output_8   |     array    |
|output_8_ce0        | out |    1|  ap_memory |   output_8   |     array    |
|output_8_we0        | out |    1|  ap_memory |   output_8   |     array    |
|output_8_d0         | out |    1|  ap_memory |   output_8   |     array    |
|output_9_address0   | out |    9|  ap_memory |   output_9   |     array    |
|output_9_ce0        | out |    1|  ap_memory |   output_9   |     array    |
|output_9_we0        | out |    1|  ap_memory |   output_9   |     array    |
|output_9_d0         | out |    1|  ap_memory |   output_9   |     array    |
|output_10_address0  | out |    9|  ap_memory |   output_10  |     array    |
|output_10_ce0       | out |    1|  ap_memory |   output_10  |     array    |
|output_10_we0       | out |    1|  ap_memory |   output_10  |     array    |
|output_10_d0        | out |    1|  ap_memory |   output_10  |     array    |
|output_11_address0  | out |    9|  ap_memory |   output_11  |     array    |
|output_11_ce0       | out |    1|  ap_memory |   output_11  |     array    |
|output_11_we0       | out |    1|  ap_memory |   output_11  |     array    |
|output_11_d0        | out |    1|  ap_memory |   output_11  |     array    |
|output_12_address0  | out |    9|  ap_memory |   output_12  |     array    |
|output_12_ce0       | out |    1|  ap_memory |   output_12  |     array    |
|output_12_we0       | out |    1|  ap_memory |   output_12  |     array    |
|output_12_d0        | out |    1|  ap_memory |   output_12  |     array    |
|output_13_address0  | out |    9|  ap_memory |   output_13  |     array    |
|output_13_ce0       | out |    1|  ap_memory |   output_13  |     array    |
|output_13_we0       | out |    1|  ap_memory |   output_13  |     array    |
|output_13_d0        | out |    1|  ap_memory |   output_13  |     array    |
|output_14_address0  | out |    9|  ap_memory |   output_14  |     array    |
|output_14_ce0       | out |    1|  ap_memory |   output_14  |     array    |
|output_14_we0       | out |    1|  ap_memory |   output_14  |     array    |
|output_14_d0        | out |    1|  ap_memory |   output_14  |     array    |
|output_15_address0  | out |    9|  ap_memory |   output_15  |     array    |
|output_15_ce0       | out |    1|  ap_memory |   output_15  |     array    |
|output_15_we0       | out |    1|  ap_memory |   output_15  |     array    |
|output_15_d0        | out |    1|  ap_memory |   output_15  |     array    |
|M                   |  in |    7|   ap_none  |       M      |    scalar    |
|I                   |  in |    6|   ap_none  |       I      |    scalar    |
+--------------------+-----+-----+------------+--------------+--------------+

