{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567103853093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567103853095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 15:37:32 2019 " "Processing started: Thu Aug 29 15:37:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567103853095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567103853095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Subtrator -c Subtrator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Subtrator -c Subtrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567103853095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567103853365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567103853365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRATOR-Aula10Exercicio1 " "Found design unit 1: SUBTRATOR-Aula10Exercicio1" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567103872102 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRATOR " "Found entity 1: SUBTRATOR" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567103872102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567103872102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PrimeiraColuna.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PrimeiraColuna.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PrimeiraColuna-LOGICA " "Found design unit 1: PrimeiraColuna-LOGICA" {  } { { "PrimeiraColuna.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/PrimeiraColuna.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567103872103 ""} { "Info" "ISGN_ENTITY_NAME" "1 PrimeiraColuna " "Found entity 1: PrimeiraColuna" {  } { { "PrimeiraColuna.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/PrimeiraColuna.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567103872103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567103872103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DemaisColunas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DemaisColunas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DemaisColunas-LOGICA " "Found design unit 1: DemaisColunas-LOGICA" {  } { { "DemaisColunas.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/DemaisColunas.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567103872104 ""} { "Info" "ISGN_ENTITY_NAME" "1 DemaisColunas " "Found entity 1: DemaisColunas" {  } { { "DemaisColunas.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/DemaisColunas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567103872104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567103872104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SOMADOR4BITS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SOMADOR4BITS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADOR4BITS-LOGICA " "Found design unit 1: SOMADOR4BITS-LOGICA" {  } { { "SOMADOR4BITS.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/SOMADOR4BITS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567103872105 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMADOR4BITS " "Found entity 1: SOMADOR4BITS" {  } { { "SOMADOR4BITS.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/SOMADOR4BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567103872105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567103872105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Subtrator " "Elaborating entity \"Subtrator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567103872167 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OVERFLOW Subtrator.vhd(8) " "VHDL Signal Declaration warning at Subtrator.vhd(8): used implicit default value for signal \"OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567103872169 "|Subtrator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AUX0 Subtrator.vhd(23) " "Verilog HDL or VHDL warning at Subtrator.vhd(23): object \"AUX0\" assigned a value but never read" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567103872170 "|Subtrator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMADOR4BITS SOMADOR4BITS:P1 " "Elaborating entity \"SOMADOR4BITS\" for hierarchy \"SOMADOR4BITS:P1\"" {  } { { "Subtrator.vhd" "P1" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567103872181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrimeiraColuna SOMADOR4BITS:P1\|PrimeiraColuna:P1 " "Elaborating entity \"PrimeiraColuna\" for hierarchy \"SOMADOR4BITS:P1\|PrimeiraColuna:P1\"" {  } { { "SOMADOR4BITS.vhd" "P1" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/SOMADOR4BITS.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567103872183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DemaisColunas SOMADOR4BITS:P1\|DemaisColunas:P2 " "Elaborating entity \"DemaisColunas\" for hierarchy \"SOMADOR4BITS:P1\|DemaisColunas:P2\"" {  } { { "SOMADOR4BITS.vhd" "P2" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/SOMADOR4BITS.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567103872184 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[3\] GND " "Pin \"S1\[3\]\" is stuck at GND" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567103872844 "|SUBTRATOR|S1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[2\] GND " "Pin \"S1\[2\]\" is stuck at GND" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567103872844 "|SUBTRATOR|S1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[1\] GND " "Pin \"S1\[1\]\" is stuck at GND" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567103872844 "|SUBTRATOR|S1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[0\] GND " "Pin \"S1\[0\]\" is stuck at GND" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567103872844 "|SUBTRATOR|S1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVERFLOW GND " "Pin \"OVERFLOW\" is stuck at GND" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567103872844 "|SUBTRATOR|OVERFLOW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567103872844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567103872977 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567103872977 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1\[3\] " "No output dependent on input pin \"A1\[3\]\"" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567103873034 "|SUBTRATOR|A1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1\[2\] " "No output dependent on input pin \"A1\[2\]\"" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567103873034 "|SUBTRATOR|A1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1\[1\] " "No output dependent on input pin \"A1\[1\]\"" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567103873034 "|SUBTRATOR|A1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1\[0\] " "No output dependent on input pin \"A1\[0\]\"" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567103873034 "|SUBTRATOR|A1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2\[3\] " "No output dependent on input pin \"A2\[3\]\"" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567103873034 "|SUBTRATOR|A2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2\[2\] " "No output dependent on input pin \"A2\[2\]\"" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567103873034 "|SUBTRATOR|A2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2\[1\] " "No output dependent on input pin \"A2\[1\]\"" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567103873034 "|SUBTRATOR|A2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2\[0\] " "No output dependent on input pin \"A2\[0\]\"" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567103873034 "|SUBTRATOR|A2[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1567103873034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567103873034 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567103873034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567103873034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "975 " "Peak virtual memory: 975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567103873044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 15:37:53 2019 " "Processing ended: Thu Aug 29 15:37:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567103873044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567103873044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567103873044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567103873044 ""}
