// Seed: 2288659634
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    output wire id_6,
    output wand id_7
);
  wand id_9 = id_2 < 1;
  wire id_10;
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    output tri1 id_2,
    input supply0 id_3
);
  uwire id_5;
  assign id_2#(id_5) = 1;
  always @(id_3) begin
    id_1 <= 1;
  end
  module_0(
      id_0, id_3, id_3, id_3, id_3, id_3, id_0, id_0
  );
endmodule
