Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 22:12:07 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     72.771        0.000                      0                 1581        0.086        0.000                      0                 1581       48.750        0.000                       0                   584  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              72.771        0.000                      0                 1577        0.086        0.000                      0                 1577       48.750        0.000                       0                   584  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.008        0.000                      0                    4        1.416        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       72.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.771ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.133ns  (logic 3.642ns (13.423%)  route 23.491ns (86.577%))
  Logic Levels:           22  (LUT2=1 LUT5=2 LUT6=19)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=118, routed)         4.953    10.607    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  sm/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.806    11.538    sm/D_registers_q[7][18]_i_45_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.662 f  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           0.644    12.306    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.430 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=34, routed)          2.625    15.055    sm/M_sm_bsel[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I3_O)        0.124    15.179 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          3.411    18.590    sm/D_states_q_reg[0]_rep__1_0[1]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.152    18.742 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.453    19.195    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.326    19.521 f  sm/D_registers_q[7][3]_i_7/O
                         net (fo=2, routed)           0.682    20.204    sm/D_registers_q[7][3]_i_7_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    20.328 f  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.848    21.176    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.300 f  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.713    22.013    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124    22.137 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.446    22.583    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    22.707 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.303    23.010    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I2_O)        0.124    23.134 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.451    23.585    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    23.709 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.806    24.515    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    24.639 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.426    25.065    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.189 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.598    25.786    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.910 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.162    26.072    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    26.196 f  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.841    27.038    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.162 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.161    27.323    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.447 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.479    27.926    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.050 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.761    29.811    sm/M_alum_out[0]
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.148    29.959 r  sm/D_states_q[2]_i_8/O
                         net (fo=2, routed)           0.455    30.414    sm/D_states_q[2]_i_8_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I2_O)        0.328    30.742 f  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.874    31.616    sm/D_states_q[2]_i_2_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.124    31.740 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.591    32.331    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.296   105.198    
                         clock uncertainty           -0.035   105.163    
    SLICE_X59Y81         FDRE (Setup_fdre_C_D)       -0.061   105.102    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        105.102    
                         arrival time                         -32.331    
  -------------------------------------------------------------------
                         slack                                 72.771    

Slack (MET) :             72.992ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.891ns  (logic 3.642ns (13.543%)  route 23.249ns (86.457%))
  Logic Levels:           22  (LUT2=1 LUT5=2 LUT6=19)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=118, routed)         4.953    10.607    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  sm/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.806    11.538    sm/D_registers_q[7][18]_i_45_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.662 f  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           0.644    12.306    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.430 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=34, routed)          2.625    15.055    sm/M_sm_bsel[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I3_O)        0.124    15.179 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          3.411    18.590    sm/D_states_q_reg[0]_rep__1_0[1]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.152    18.742 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.453    19.195    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.326    19.521 f  sm/D_registers_q[7][3]_i_7/O
                         net (fo=2, routed)           0.682    20.204    sm/D_registers_q[7][3]_i_7_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    20.328 f  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.848    21.176    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.300 f  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.713    22.013    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124    22.137 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.446    22.583    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    22.707 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.303    23.010    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I2_O)        0.124    23.134 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.451    23.585    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    23.709 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.806    24.515    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    24.639 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.426    25.065    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.189 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.598    25.786    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.910 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.162    26.072    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    26.196 f  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.841    27.038    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.162 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.161    27.323    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.447 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.479    27.926    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.050 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.761    29.811    sm/M_alum_out[0]
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.148    29.959 r  sm/D_states_q[2]_i_8/O
                         net (fo=2, routed)           0.455    30.414    sm/D_states_q[2]_i_8_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I2_O)        0.328    30.742 f  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.704    31.446    sm/D_states_q[2]_i_2_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.124    31.570 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.519    32.089    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.296   105.198    
                         clock uncertainty           -0.035   105.163    
    SLICE_X59Y81         FDRE (Setup_fdre_C_D)       -0.081   105.082    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        105.082    
                         arrival time                         -32.089    
  -------------------------------------------------------------------
                         slack                                 72.992    

Slack (MET) :             73.035ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.754ns  (logic 3.650ns (13.643%)  route 23.104ns (86.357%))
  Logic Levels:           22  (LUT4=1 LUT5=2 LUT6=19)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 104.832 - 100.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=118, routed)         4.953    10.607    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  sm/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.806    11.538    sm/D_registers_q[7][18]_i_45_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.662 f  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           0.644    12.306    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.430 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=34, routed)          2.625    15.055    sm/M_sm_bsel[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I3_O)        0.124    15.179 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          3.411    18.590    sm/D_states_q_reg[0]_rep__1_0[1]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.152    18.742 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.453    19.195    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.326    19.521 f  sm/D_registers_q[7][3]_i_7/O
                         net (fo=2, routed)           0.682    20.204    sm/D_registers_q[7][3]_i_7_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    20.328 f  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.848    21.176    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.300 f  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.713    22.013    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124    22.137 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.446    22.583    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    22.707 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.303    23.010    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I2_O)        0.124    23.134 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.451    23.585    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    23.709 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.806    24.515    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    24.639 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.426    25.065    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.189 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.598    25.786    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.910 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.162    26.072    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    26.196 f  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.841    27.038    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.162 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.161    27.323    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.447 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.479    27.926    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.050 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.760    29.810    sm/M_alum_out[0]
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.153    29.963 f  sm/D_states_q[4]_i_9/O
                         net (fo=2, routed)           0.301    30.263    sm/D_states_q[4]_i_9_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I2_O)        0.331    30.594 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.894    31.488    sm/D_states_q[1]_i_6_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I5_O)        0.124    31.612 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.340    31.952    sm/D_states_d__0[1]
    SLICE_X55Y77         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.428   104.832    sm/clk_IBUF_BUFG
    SLICE_X55Y77         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258   105.090    
                         clock uncertainty           -0.035   105.055    
    SLICE_X55Y77         FDSE (Setup_fdse_C_D)       -0.067   104.988    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.988    
                         arrival time                         -31.952    
  -------------------------------------------------------------------
                         slack                                 73.035    

Slack (MET) :             73.039ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.858ns  (logic 3.642ns (13.560%)  route 23.216ns (86.440%))
  Logic Levels:           22  (LUT2=1 LUT5=2 LUT6=19)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=118, routed)         4.953    10.607    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  sm/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.806    11.538    sm/D_registers_q[7][18]_i_45_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.662 f  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           0.644    12.306    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.430 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=34, routed)          2.625    15.055    sm/M_sm_bsel[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I3_O)        0.124    15.179 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          3.411    18.590    sm/D_states_q_reg[0]_rep__1_0[1]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.152    18.742 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.453    19.195    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.326    19.521 f  sm/D_registers_q[7][3]_i_7/O
                         net (fo=2, routed)           0.682    20.204    sm/D_registers_q[7][3]_i_7_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    20.328 f  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.848    21.176    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.300 f  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.713    22.013    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124    22.137 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.446    22.583    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    22.707 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.303    23.010    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I2_O)        0.124    23.134 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.451    23.585    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    23.709 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.806    24.515    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    24.639 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.426    25.065    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.189 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.598    25.786    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.910 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.162    26.072    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    26.196 f  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.841    27.038    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.162 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.161    27.323    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.447 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.479    27.926    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.050 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.761    29.811    sm/M_alum_out[0]
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.148    29.959 r  sm/D_states_q[2]_i_8/O
                         net (fo=2, routed)           0.455    30.414    sm/D_states_q[2]_i_8_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I2_O)        0.328    30.742 f  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.850    31.592    sm/D_states_q[2]_i_2_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.124    31.716 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.340    32.056    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.296   105.198    
                         clock uncertainty           -0.035   105.163    
    SLICE_X59Y81         FDRE (Setup_fdre_C_D)       -0.067   105.096    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.096    
                         arrival time                         -32.056    
  -------------------------------------------------------------------
                         slack                                 73.039    

Slack (MET) :             73.205ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.478ns  (logic 3.743ns (14.136%)  route 22.735ns (85.864%))
  Logic Levels:           22  (LUT4=1 LUT5=2 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=118, routed)         4.953    10.607    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  sm/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.806    11.538    sm/D_registers_q[7][18]_i_45_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.662 f  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           0.644    12.306    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.430 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=34, routed)          2.625    15.055    sm/M_sm_bsel[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I3_O)        0.124    15.179 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          3.411    18.590    sm/D_states_q_reg[0]_rep__1_0[1]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.152    18.742 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.453    19.195    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.326    19.521 r  sm/D_registers_q[7][3]_i_7/O
                         net (fo=2, routed)           0.682    20.204    sm/D_registers_q[7][3]_i_7_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    20.328 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.848    21.176    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.300 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.713    22.013    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124    22.137 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.446    22.583    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    22.707 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.303    23.010    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I2_O)        0.124    23.134 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.451    23.585    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    23.709 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.806    24.515    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    24.639 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.426    25.065    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.189 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.598    25.786    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.910 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.162    26.072    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    26.196 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.841    27.038    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.162 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.161    27.323    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.447 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.479    27.926    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.050 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.760    29.810    sm/M_alum_out[0]
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.153    29.963 r  sm/D_states_q[4]_i_9/O
                         net (fo=2, routed)           0.580    30.542    sm/D_states_q[4]_i_9_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I3_O)        0.331    30.873 r  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.000    30.873    sm/D_states_q[4]_i_3_n_0
    SLICE_X59Y78         MUXF7 (Prop_muxf7_I1_O)      0.217    31.090 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=4, routed)           0.586    31.676    sm/D_states_d__0[4]
    SLICE_X58Y78         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.496   104.900    sm/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.272   105.172    
                         clock uncertainty           -0.035   105.137    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)       -0.256   104.881    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        104.881    
                         arrival time                         -31.676    
  -------------------------------------------------------------------
                         slack                                 73.205    

Slack (MET) :             73.324ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.411ns  (logic 3.642ns (13.790%)  route 22.769ns (86.210%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=118, routed)         4.953    10.607    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  sm/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.806    11.538    sm/D_registers_q[7][18]_i_45_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.662 f  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           0.644    12.306    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.430 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=34, routed)          2.625    15.055    sm/M_sm_bsel[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I3_O)        0.124    15.179 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          3.411    18.590    sm/D_states_q_reg[0]_rep__1_0[1]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.152    18.742 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.496    19.239    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.326    19.565 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.282    19.847    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124    19.971 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.416    20.387    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124    20.511 f  sm/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.263    20.774    sm/D_registers_q[7][17]_i_28_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I1_O)        0.124    20.898 r  sm/D_registers_q[7][17]_i_26/O
                         net (fo=2, routed)           0.450    21.348    sm/D_registers_q[7][17]_i_26_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.472 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.151    21.623    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124    21.747 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.640    22.387    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.124    22.511 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.302    22.813    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.937 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.851    23.788    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.150    23.938 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=4, routed)           0.405    24.343    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.326    24.669 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=3, routed)           0.585    25.254    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.124    25.378 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.301    25.679    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.803 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.752    26.555    sm/M_alum_out[25]
    SLICE_X48Y64         LUT5 (Prop_lut5_I0_O)        0.124    26.679 f  sm/D_states_q[7]_i_54/O
                         net (fo=1, routed)           0.578    27.257    sm/D_states_q[7]_i_54_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124    27.381 f  sm/D_states_q[7]_i_34/O
                         net (fo=2, routed)           0.645    28.025    sm/D_states_q[7]_i_34_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.149 r  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           0.864    29.013    sm/D_states_q[7]_i_20_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I2_O)        0.124    29.137 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.760    29.897    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.021 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=25, routed)          1.588    31.609    sm/accel_edge_n_0
    SLICE_X59Y79         FDRE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.272   105.173    
                         clock uncertainty           -0.035   105.138    
    SLICE_X59Y79         FDRE (Setup_fdre_C_CE)      -0.205   104.933    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.933    
                         arrival time                         -31.609    
  -------------------------------------------------------------------
                         slack                                 73.324    

Slack (MET) :             73.377ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.382ns  (logic 3.642ns (13.805%)  route 22.740ns (86.195%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=16)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=118, routed)         4.953    10.607    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  sm/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.806    11.538    sm/D_registers_q[7][18]_i_45_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.662 f  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           0.644    12.306    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.430 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=34, routed)          2.625    15.055    sm/M_sm_bsel[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I3_O)        0.124    15.179 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          3.411    18.590    sm/D_states_q_reg[0]_rep__1_0[1]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.152    18.742 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.496    19.239    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.326    19.565 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.282    19.847    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124    19.971 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.416    20.387    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124    20.511 f  sm/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.263    20.774    sm/D_registers_q[7][17]_i_28_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I1_O)        0.124    20.898 r  sm/D_registers_q[7][17]_i_26/O
                         net (fo=2, routed)           0.450    21.348    sm/D_registers_q[7][17]_i_26_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.472 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.151    21.623    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124    21.747 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.640    22.387    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.124    22.511 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.302    22.813    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.937 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.851    23.788    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.150    23.938 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=4, routed)           0.405    24.343    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.326    24.669 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=3, routed)           0.585    25.254    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.124    25.378 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.301    25.679    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.803 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.752    26.555    sm/M_alum_out[25]
    SLICE_X48Y64         LUT5 (Prop_lut5_I0_O)        0.124    26.679 f  sm/D_states_q[7]_i_54/O
                         net (fo=1, routed)           0.578    27.257    sm/D_states_q[7]_i_54_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124    27.381 f  sm/D_states_q[7]_i_34/O
                         net (fo=2, routed)           0.645    28.025    sm/D_states_q[7]_i_34_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.149 r  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           0.864    29.013    sm/D_states_q[7]_i_20_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I2_O)        0.124    29.137 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.760    29.897    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.021 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=25, routed)          1.559    31.580    sm/accel_edge_n_0
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.296   105.198    
                         clock uncertainty           -0.035   105.163    
    SLICE_X59Y81         FDRE (Setup_fdre_C_CE)      -0.205   104.958    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.958    
                         arrival time                         -31.580    
  -------------------------------------------------------------------
                         slack                                 73.377    

Slack (MET) :             73.377ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.382ns  (logic 3.642ns (13.805%)  route 22.740ns (86.195%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=16)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=118, routed)         4.953    10.607    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  sm/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.806    11.538    sm/D_registers_q[7][18]_i_45_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.662 f  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           0.644    12.306    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.430 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=34, routed)          2.625    15.055    sm/M_sm_bsel[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I3_O)        0.124    15.179 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          3.411    18.590    sm/D_states_q_reg[0]_rep__1_0[1]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.152    18.742 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.496    19.239    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.326    19.565 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.282    19.847    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124    19.971 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.416    20.387    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124    20.511 f  sm/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.263    20.774    sm/D_registers_q[7][17]_i_28_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I1_O)        0.124    20.898 r  sm/D_registers_q[7][17]_i_26/O
                         net (fo=2, routed)           0.450    21.348    sm/D_registers_q[7][17]_i_26_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.472 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.151    21.623    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124    21.747 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.640    22.387    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.124    22.511 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.302    22.813    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.937 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.851    23.788    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.150    23.938 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=4, routed)           0.405    24.343    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.326    24.669 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=3, routed)           0.585    25.254    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.124    25.378 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.301    25.679    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.803 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.752    26.555    sm/M_alum_out[25]
    SLICE_X48Y64         LUT5 (Prop_lut5_I0_O)        0.124    26.679 f  sm/D_states_q[7]_i_54/O
                         net (fo=1, routed)           0.578    27.257    sm/D_states_q[7]_i_54_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124    27.381 f  sm/D_states_q[7]_i_34/O
                         net (fo=2, routed)           0.645    28.025    sm/D_states_q[7]_i_34_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.149 r  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           0.864    29.013    sm/D_states_q[7]_i_20_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I2_O)        0.124    29.137 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.760    29.897    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.021 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=25, routed)          1.559    31.580    sm/accel_edge_n_0
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.296   105.198    
                         clock uncertainty           -0.035   105.163    
    SLICE_X59Y81         FDRE (Setup_fdre_C_CE)      -0.205   104.958    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        104.958    
                         arrival time                         -31.580    
  -------------------------------------------------------------------
                         slack                                 73.377    

Slack (MET) :             73.377ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.382ns  (logic 3.642ns (13.805%)  route 22.740ns (86.195%))
  Logic Levels:           22  (LUT3=1 LUT5=5 LUT6=16)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=118, routed)         4.953    10.607    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  sm/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.806    11.538    sm/D_registers_q[7][18]_i_45_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.662 f  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           0.644    12.306    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.430 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=34, routed)          2.625    15.055    sm/M_sm_bsel[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I3_O)        0.124    15.179 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          3.411    18.590    sm/D_states_q_reg[0]_rep__1_0[1]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.152    18.742 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.496    19.239    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.326    19.565 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.282    19.847    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124    19.971 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.416    20.387    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124    20.511 f  sm/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.263    20.774    sm/D_registers_q[7][17]_i_28_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I1_O)        0.124    20.898 r  sm/D_registers_q[7][17]_i_26/O
                         net (fo=2, routed)           0.450    21.348    sm/D_registers_q[7][17]_i_26_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.472 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.151    21.623    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124    21.747 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.640    22.387    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.124    22.511 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.302    22.813    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.937 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.851    23.788    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.150    23.938 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=4, routed)           0.405    24.343    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.326    24.669 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=3, routed)           0.585    25.254    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.124    25.378 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.301    25.679    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.803 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.752    26.555    sm/M_alum_out[25]
    SLICE_X48Y64         LUT5 (Prop_lut5_I0_O)        0.124    26.679 f  sm/D_states_q[7]_i_54/O
                         net (fo=1, routed)           0.578    27.257    sm/D_states_q[7]_i_54_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124    27.381 f  sm/D_states_q[7]_i_34/O
                         net (fo=2, routed)           0.645    28.025    sm/D_states_q[7]_i_34_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.149 r  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           0.864    29.013    sm/D_states_q[7]_i_20_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I2_O)        0.124    29.137 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.760    29.897    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.021 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=25, routed)          1.559    31.580    sm/accel_edge_n_0
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.296   105.198    
                         clock uncertainty           -0.035   105.163    
    SLICE_X59Y81         FDRE (Setup_fdre_C_CE)      -0.205   104.958    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        104.958    
                         arrival time                         -31.580    
  -------------------------------------------------------------------
                         slack                                 73.377    

Slack (MET) :             73.402ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.295ns  (logic 3.743ns (14.235%)  route 22.552ns (85.765%))
  Logic Levels:           22  (LUT4=1 LUT5=2 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=118, routed)         4.953    10.607    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  sm/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.806    11.538    sm/D_registers_q[7][18]_i_45_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.662 f  sm/D_registers_q[7][18]_i_22/O
                         net (fo=1, routed)           0.644    12.306    sm/D_registers_q[7][18]_i_22_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.430 r  sm/D_registers_q[7][18]_i_9/O
                         net (fo=34, routed)          2.625    15.055    sm/M_sm_bsel[0]
    SLICE_X50Y69         LUT5 (Prop_lut5_I3_O)        0.124    15.179 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          3.411    18.590    sm/D_states_q_reg[0]_rep__1_0[1]
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.152    18.742 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.453    19.195    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.326    19.521 r  sm/D_registers_q[7][3]_i_7/O
                         net (fo=2, routed)           0.682    20.204    sm/D_registers_q[7][3]_i_7_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    20.328 r  sm/D_registers_q[7][0]_i_126/O
                         net (fo=1, routed)           0.848    21.176    sm/D_registers_q[7][0]_i_126_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.300 r  sm/D_registers_q[7][0]_i_124/O
                         net (fo=1, routed)           0.713    22.013    sm/D_registers_q[7][0]_i_124_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124    22.137 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.446    22.583    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    22.707 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.303    23.010    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I2_O)        0.124    23.134 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.451    23.585    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    23.709 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.806    24.515    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124    24.639 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.426    25.065    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.189 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.598    25.786    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.910 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.162    26.072    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    26.196 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.841    27.038    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.162 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.161    27.323    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.447 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.479    27.926    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.050 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.760    29.810    sm/M_alum_out[0]
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.153    29.963 r  sm/D_states_q[4]_i_9/O
                         net (fo=2, routed)           0.580    30.542    sm/D_states_q[4]_i_9_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I3_O)        0.331    30.873 r  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.000    30.873    sm/D_states_q[4]_i_3_n_0
    SLICE_X59Y78         MUXF7 (Prop_muxf7_I1_O)      0.217    31.090 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=4, routed)           0.402    31.493    sm/D_states_d__0[4]
    SLICE_X58Y78         FDRE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.496   104.900    sm/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.272   105.172    
                         clock uncertainty           -0.035   105.137    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)       -0.242   104.895    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.895    
                         arrival time                         -31.493    
  -------------------------------------------------------------------
                         slack                                 73.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.377%)  route 0.269ns (65.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.548     1.492    sr2/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.269     1.902    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.816     2.005    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.506    
    SLICE_X42Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.377%)  route 0.269ns (65.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.548     1.492    sr2/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.269     1.902    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.816     2.005    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.506    
    SLICE_X42Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.377%)  route 0.269ns (65.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.548     1.492    sr2/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.269     1.902    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.816     2.005    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.506    
    SLICE_X42Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.377%)  route 0.269ns (65.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.548     1.492    sr2/clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.269     1.902    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.816     2.005    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.506    
    SLICE_X42Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.215%)  route 0.271ns (65.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.555     1.499    sr3/clk_IBUF_BUFG
    SLICE_X40Y82         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.271     1.911    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.822     2.012    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X42Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.215%)  route 0.271ns (65.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.555     1.499    sr3/clk_IBUF_BUFG
    SLICE_X40Y82         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.271     1.911    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.822     2.012    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X42Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.215%)  route 0.271ns (65.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.555     1.499    sr3/clk_IBUF_BUFG
    SLICE_X40Y82         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.271     1.911    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.822     2.012    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X42Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.215%)  route 0.271ns (65.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.555     1.499    sr3/clk_IBUF_BUFG
    SLICE_X40Y82         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.271     1.911    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.822     2.012    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X42Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.970%)  route 0.274ns (66.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X47Y82         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.274     1.915    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.823     2.013    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.513    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.970%)  route 0.274ns (66.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X47Y82         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.274     1.915    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.823     2.013    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.513    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y71   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y63   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y64   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y65   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y64   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y62   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y69   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.008ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 0.940ns (17.133%)  route 4.546ns (82.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=118, routed)         3.026     8.680    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X40Y77         LUT2 (Prop_lut2_I1_O)        0.152     8.832 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           0.745     9.576    sm/D_stage_q[3]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I5_O)        0.332     9.908 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.776    10.684    fifo_reset_cond/AS[0]
    SLICE_X46Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X46Y80         FDPE (Recov_fdpe_C_PRE)     -0.361   104.693    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.693    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                 94.008    

Slack (MET) :             94.008ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 0.940ns (17.133%)  route 4.546ns (82.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=118, routed)         3.026     8.680    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X40Y77         LUT2 (Prop_lut2_I1_O)        0.152     8.832 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           0.745     9.576    sm/D_stage_q[3]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I5_O)        0.332     9.908 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.776    10.684    fifo_reset_cond/AS[0]
    SLICE_X46Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X46Y80         FDPE (Recov_fdpe_C_PRE)     -0.361   104.693    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.693    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                 94.008    

Slack (MET) :             94.008ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 0.940ns (17.133%)  route 4.546ns (82.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=118, routed)         3.026     8.680    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X40Y77         LUT2 (Prop_lut2_I1_O)        0.152     8.832 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           0.745     9.576    sm/D_stage_q[3]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I5_O)        0.332     9.908 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.776    10.684    fifo_reset_cond/AS[0]
    SLICE_X46Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X46Y80         FDPE (Recov_fdpe_C_PRE)     -0.361   104.693    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.693    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                 94.008    

Slack (MET) :             94.008ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 0.940ns (17.133%)  route 4.546ns (82.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.456     5.654 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=118, routed)         3.026     8.680    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X40Y77         LUT2 (Prop_lut2_I1_O)        0.152     8.832 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           0.745     9.576    sm/D_stage_q[3]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I5_O)        0.332     9.908 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.776    10.684    fifo_reset_cond/AS[0]
    SLICE_X46Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X46Y80         FDPE (Recov_fdpe_C_PRE)     -0.361   104.693    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.693    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                 94.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.186ns (13.766%)  route 1.165ns (86.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=94, routed)          0.880     2.547    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I2_O)        0.045     2.592 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.285     2.877    fifo_reset_cond/AS[0]
    SLICE_X46Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.822     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X46Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.461    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.186ns (13.766%)  route 1.165ns (86.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=94, routed)          0.880     2.547    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I2_O)        0.045     2.592 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.285     2.877    fifo_reset_cond/AS[0]
    SLICE_X46Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.822     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X46Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.461    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.186ns (13.766%)  route 1.165ns (86.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=94, routed)          0.880     2.547    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I2_O)        0.045     2.592 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.285     2.877    fifo_reset_cond/AS[0]
    SLICE_X46Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.822     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X46Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.461    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.186ns (13.766%)  route 1.165ns (86.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=94, routed)          0.880     2.547    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I2_O)        0.045     2.592 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.285     2.877    fifo_reset_cond/AS[0]
    SLICE_X46Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.822     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X46Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.461    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.416    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.409ns  (logic 11.321ns (31.972%)  route 24.088ns (68.028%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     5.645 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          2.031     7.676    L_reg/M_sm_pac[4]
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.150     7.826 f  L_reg/L_560c855d_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.707     8.533    L_reg/L_560c855d_remainder0_carry_i_25_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.326     8.859 f  L_reg/L_560c855d_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.816     9.675    L_reg/L_560c855d_remainder0_carry_i_12_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124     9.799 f  L_reg/L_560c855d_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.451    10.249    L_reg/L_560c855d_remainder0_carry_i_20_n_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I4_O)        0.118    10.367 r  L_reg/L_560c855d_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.013    11.380    L_reg/L_560c855d_remainder0_carry_i_10_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.326    11.706 r  L_reg/L_560c855d_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.706    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.239 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.239    aseg_driver/decimal_renderer/L_560c855d_remainder0_carry_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.356 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.356    aseg_driver/decimal_renderer/L_560c855d_remainder0_carry__0_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.595 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.970    13.565    L_reg/L_560c855d_remainder0[10]
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.301    13.866 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.730    14.596    L_reg/i__carry__1_i_10_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124    14.720 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.677    15.396    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I0_O)        0.124    15.520 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.017    16.537    L_reg/i__carry_i_16__0_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.152    16.689 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.974    17.663    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I1_O)        0.350    18.013 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.976    18.989    L_reg/i__carry_i_11_n_0
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.328    19.317 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.530    19.846    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.366 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.366    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.483 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.483    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.722 f  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.821    21.544    L_reg/L_560c855d_remainder0_inferred__1/i__carry__2[2]
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.301    21.845 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    22.656    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.780 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.990    23.770    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_0
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.894 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.854    24.748    L_reg/i__carry_i_13_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I0_O)        0.124    24.872 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.816    25.688    L_reg/i__carry_i_24_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.812 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.591    26.402    L_reg/i__carry_i_13_n_0
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.150    26.552 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    27.409    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.332    27.741 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.741    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.274 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.274    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.391 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.706 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    29.350    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.307    29.657 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.061    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124    30.185 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.959    31.145    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124    31.269 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.808    32.077    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    32.201 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.970    33.170    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.124    33.294 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.674    36.968    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.536 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.536    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.263ns  (logic 11.934ns (33.842%)  route 23.329ns (66.158%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.419     5.552 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.410     6.962    L_reg/M_sm_timer[8]
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.297     7.259 f  L_reg/L_560c855d_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.825     8.083    L_reg/L_560c855d_remainder0_carry_i_24__1_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.207 f  L_reg/L_560c855d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.825     9.032    L_reg/L_560c855d_remainder0_carry_i_12__1_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.184 f  L_reg/L_560c855d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.579     9.763    L_reg/L_560c855d_remainder0_carry_i_20__1_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.358    10.121 r  L_reg/L_560c855d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.723    10.844    L_reg/L_560c855d_remainder0_carry_i_10__1_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I1_O)        0.326    11.170 r  L_reg/L_560c855d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.170    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.703 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.703    timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.026 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.110    13.136    L_reg/L_560c855d_remainder0_3[5]
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.306    13.442 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.131    14.574    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    14.698 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.680    15.378    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.150    15.528 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.323    16.851    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.356    17.207 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.058    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.354    18.412 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.142    19.554    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.332    19.886 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    20.498    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.005 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.005    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.119    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.432 f  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    22.248    L_reg/L_560c855d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y70         LUT5 (Prop_lut5_I0_O)        0.306    22.554 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.951    23.506    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.630 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.962    24.591    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.715 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.880    25.595    L_reg/i__carry_i_13__3_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    25.719 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.667    26.386    L_reg/i__carry_i_24__3_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.510 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.600    27.111    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.150    27.261 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    27.934    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    28.266 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.266    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.799 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.799    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.916 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.916    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.239 f  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    30.052    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y68         LUT6 (Prop_lut6_I3_O)        0.306    30.358 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.791    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.915 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.742    31.657    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.124    31.781 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.821    32.602    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I3_O)        0.124    32.726 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.943    33.669    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y69         LUT4 (Prop_lut4_I2_O)        0.150    33.819 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.816    36.635    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    40.396 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.396    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.249ns  (logic 11.932ns (33.850%)  route 23.317ns (66.150%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.419     5.552 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.410     6.962    L_reg/M_sm_timer[8]
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.297     7.259 f  L_reg/L_560c855d_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.825     8.083    L_reg/L_560c855d_remainder0_carry_i_24__1_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.207 f  L_reg/L_560c855d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.825     9.032    L_reg/L_560c855d_remainder0_carry_i_12__1_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.184 f  L_reg/L_560c855d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.579     9.763    L_reg/L_560c855d_remainder0_carry_i_20__1_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.358    10.121 r  L_reg/L_560c855d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.723    10.844    L_reg/L_560c855d_remainder0_carry_i_10__1_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I1_O)        0.326    11.170 r  L_reg/L_560c855d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.170    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.703 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.703    timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.026 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.110    13.136    L_reg/L_560c855d_remainder0_3[5]
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.306    13.442 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.131    14.574    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    14.698 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.680    15.378    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.150    15.528 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.323    16.851    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.356    17.207 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.058    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.354    18.412 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.142    19.554    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.332    19.886 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    20.498    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.005 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.005    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.119    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.432 f  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    22.248    L_reg/L_560c855d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y70         LUT5 (Prop_lut5_I0_O)        0.306    22.554 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.951    23.506    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.630 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.962    24.591    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.715 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.880    25.595    L_reg/i__carry_i_13__3_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    25.719 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.667    26.386    L_reg/i__carry_i_24__3_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.510 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.600    27.111    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.150    27.261 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    27.934    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    28.266 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.266    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.799 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.799    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.916 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.916    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.239 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    30.052    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y68         LUT6 (Prop_lut6_I3_O)        0.306    30.358 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.791    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.915 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.445    31.360    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    31.484 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.868    32.352    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.124    32.476 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.177    33.653    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y69         LUT4 (Prop_lut4_I3_O)        0.152    33.805 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.820    36.625    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.382 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.382    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.232ns  (logic 11.703ns (33.216%)  route 23.529ns (66.784%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.419     5.552 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.410     6.962    L_reg/M_sm_timer[8]
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.297     7.259 f  L_reg/L_560c855d_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.825     8.083    L_reg/L_560c855d_remainder0_carry_i_24__1_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.207 f  L_reg/L_560c855d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.825     9.032    L_reg/L_560c855d_remainder0_carry_i_12__1_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.184 f  L_reg/L_560c855d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.579     9.763    L_reg/L_560c855d_remainder0_carry_i_20__1_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.358    10.121 r  L_reg/L_560c855d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.723    10.844    L_reg/L_560c855d_remainder0_carry_i_10__1_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I1_O)        0.326    11.170 r  L_reg/L_560c855d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.170    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.703 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.703    timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.026 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.110    13.136    L_reg/L_560c855d_remainder0_3[5]
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.306    13.442 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.131    14.574    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    14.698 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.680    15.378    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.150    15.528 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.323    16.851    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.356    17.207 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.058    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.354    18.412 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.142    19.554    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.332    19.886 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    20.498    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.005 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.005    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.119    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.432 f  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    22.248    L_reg/L_560c855d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y70         LUT5 (Prop_lut5_I0_O)        0.306    22.554 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.951    23.506    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.630 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.962    24.591    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.715 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.880    25.595    L_reg/i__carry_i_13__3_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    25.719 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.667    26.386    L_reg/i__carry_i_24__3_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.510 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.600    27.111    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.150    27.261 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    27.934    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    28.266 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.266    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.799 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.799    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.916 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.916    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.239 f  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    30.052    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y68         LUT6 (Prop_lut6_I3_O)        0.306    30.358 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.791    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.915 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.742    31.657    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.124    31.781 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.821    32.602    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I3_O)        0.124    32.726 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.116    33.842    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y69         LUT4 (Prop_lut4_I2_O)        0.124    33.966 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.843    36.809    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.365 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.365    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.133ns  (logic 11.927ns (33.949%)  route 23.206ns (66.051%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.419     5.552 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.410     6.962    L_reg/M_sm_timer[8]
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.297     7.259 f  L_reg/L_560c855d_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.825     8.083    L_reg/L_560c855d_remainder0_carry_i_24__1_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.207 f  L_reg/L_560c855d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.825     9.032    L_reg/L_560c855d_remainder0_carry_i_12__1_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.184 f  L_reg/L_560c855d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.579     9.763    L_reg/L_560c855d_remainder0_carry_i_20__1_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.358    10.121 r  L_reg/L_560c855d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.723    10.844    L_reg/L_560c855d_remainder0_carry_i_10__1_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I1_O)        0.326    11.170 r  L_reg/L_560c855d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.170    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.703 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.703    timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.026 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.110    13.136    L_reg/L_560c855d_remainder0_3[5]
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.306    13.442 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.131    14.574    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    14.698 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.680    15.378    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.150    15.528 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.323    16.851    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.356    17.207 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.058    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.354    18.412 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.142    19.554    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.332    19.886 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    20.498    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.005 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.005    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.119    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.432 f  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    22.248    L_reg/L_560c855d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y70         LUT5 (Prop_lut5_I0_O)        0.306    22.554 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.951    23.506    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.630 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.962    24.591    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.715 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.880    25.595    L_reg/i__carry_i_13__3_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    25.719 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.667    26.386    L_reg/i__carry_i_24__3_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.510 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.600    27.111    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.150    27.261 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    27.934    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    28.266 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.266    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.799 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.799    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.916 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.916    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.239 f  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    30.052    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y68         LUT6 (Prop_lut6_I3_O)        0.306    30.358 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.791    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.915 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.742    31.657    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.124    31.781 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.821    32.602    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I3_O)        0.124    32.726 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.116    33.842    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y69         LUT4 (Prop_lut4_I2_O)        0.154    33.996 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.520    36.516    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.266 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.266    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.100ns  (logic 11.581ns (32.993%)  route 23.519ns (67.007%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     5.645 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          2.031     7.676    L_reg/M_sm_pac[4]
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.150     7.826 f  L_reg/L_560c855d_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.707     8.533    L_reg/L_560c855d_remainder0_carry_i_25_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.326     8.859 f  L_reg/L_560c855d_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.816     9.675    L_reg/L_560c855d_remainder0_carry_i_12_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124     9.799 f  L_reg/L_560c855d_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.451    10.249    L_reg/L_560c855d_remainder0_carry_i_20_n_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I4_O)        0.118    10.367 r  L_reg/L_560c855d_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.013    11.380    L_reg/L_560c855d_remainder0_carry_i_10_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.326    11.706 r  L_reg/L_560c855d_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.706    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.239 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.239    aseg_driver/decimal_renderer/L_560c855d_remainder0_carry_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.356 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.356    aseg_driver/decimal_renderer/L_560c855d_remainder0_carry__0_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.595 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.970    13.565    L_reg/L_560c855d_remainder0[10]
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.301    13.866 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.730    14.596    L_reg/i__carry__1_i_10_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124    14.720 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.677    15.396    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I0_O)        0.124    15.520 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.017    16.537    L_reg/i__carry_i_16__0_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.152    16.689 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.974    17.663    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I1_O)        0.350    18.013 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.976    18.989    L_reg/i__carry_i_11_n_0
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.328    19.317 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.530    19.846    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.366 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.366    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.483 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.483    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.722 f  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.821    21.544    L_reg/L_560c855d_remainder0_inferred__1/i__carry__2[2]
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.301    21.845 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    22.656    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.780 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.990    23.770    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_0
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.894 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.854    24.748    L_reg/i__carry_i_13_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I0_O)        0.124    24.872 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.816    25.688    L_reg/i__carry_i_24_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.812 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.591    26.402    L_reg/i__carry_i_13_n_0
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.150    26.552 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    27.409    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.332    27.741 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.741    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.274 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.274    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.391 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.706 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    29.350    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.307    29.657 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.061    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124    30.185 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.959    31.145    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124    31.269 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.808    32.077    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    32.201 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.970    33.170    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.152    33.322 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.105    36.427    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.800    40.227 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.227    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.844ns  (logic 11.698ns (33.572%)  route 23.146ns (66.428%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.419     5.552 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.410     6.962    L_reg/M_sm_timer[8]
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.297     7.259 f  L_reg/L_560c855d_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.825     8.083    L_reg/L_560c855d_remainder0_carry_i_24__1_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.207 f  L_reg/L_560c855d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.825     9.032    L_reg/L_560c855d_remainder0_carry_i_12__1_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.184 f  L_reg/L_560c855d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.579     9.763    L_reg/L_560c855d_remainder0_carry_i_20__1_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.358    10.121 r  L_reg/L_560c855d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.723    10.844    L_reg/L_560c855d_remainder0_carry_i_10__1_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I1_O)        0.326    11.170 r  L_reg/L_560c855d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.170    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.703 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.703    timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.026 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.110    13.136    L_reg/L_560c855d_remainder0_3[5]
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.306    13.442 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.131    14.574    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    14.698 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.680    15.378    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.150    15.528 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.323    16.851    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.356    17.207 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.058    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.354    18.412 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.142    19.554    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.332    19.886 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    20.498    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.005 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.005    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.119    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.432 f  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    22.248    L_reg/L_560c855d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y70         LUT5 (Prop_lut5_I0_O)        0.306    22.554 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.951    23.506    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.630 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.962    24.591    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.715 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.880    25.595    L_reg/i__carry_i_13__3_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    25.719 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.667    26.386    L_reg/i__carry_i_24__3_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.510 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.600    27.111    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.150    27.261 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    27.934    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    28.266 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.266    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.799 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.799    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.916 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.916    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.239 f  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    30.052    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y68         LUT6 (Prop_lut6_I3_O)        0.306    30.358 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.791    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.915 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.742    31.657    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.124    31.781 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.821    32.602    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I3_O)        0.124    32.726 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.943    33.669    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y69         LUT4 (Prop_lut4_I3_O)        0.124    33.793 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.633    36.426    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    39.977 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.977    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.841ns  (logic 11.691ns (33.555%)  route 23.150ns (66.445%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.419     5.552 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.410     6.962    L_reg/M_sm_timer[8]
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.297     7.259 f  L_reg/L_560c855d_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.825     8.083    L_reg/L_560c855d_remainder0_carry_i_24__1_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.207 f  L_reg/L_560c855d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.825     9.032    L_reg/L_560c855d_remainder0_carry_i_12__1_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.184 f  L_reg/L_560c855d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.579     9.763    L_reg/L_560c855d_remainder0_carry_i_20__1_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.358    10.121 r  L_reg/L_560c855d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.723    10.844    L_reg/L_560c855d_remainder0_carry_i_10__1_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I1_O)        0.326    11.170 r  L_reg/L_560c855d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.170    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.703 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.703    timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.026 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.110    13.136    L_reg/L_560c855d_remainder0_3[5]
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.306    13.442 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.131    14.574    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    14.698 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.680    15.378    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.150    15.528 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.323    16.851    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.356    17.207 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.058    L_reg/i__carry_i_19__3_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.354    18.412 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.142    19.554    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.332    19.886 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    20.498    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.005 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.005    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.119    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.432 f  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    22.248    L_reg/L_560c855d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y70         LUT5 (Prop_lut5_I0_O)        0.306    22.554 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.951    23.506    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.630 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.962    24.591    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.715 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.880    25.595    L_reg/i__carry_i_13__3_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    25.719 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.667    26.386    L_reg/i__carry_i_24__3_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.510 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.600    27.111    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.150    27.261 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    27.934    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    28.266 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.266    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.799 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.799    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.916 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.916    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.239 r  timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    30.052    timerseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y68         LUT6 (Prop_lut6_I3_O)        0.306    30.358 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.791    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.915 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.445    31.360    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    31.484 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.868    32.352    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.124    32.476 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.177    33.653    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y69         LUT4 (Prop_lut4_I3_O)        0.124    33.777 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.653    36.430    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    39.974 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.974    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.839ns  (logic 11.326ns (32.510%)  route 23.513ns (67.490%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     5.645 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          2.031     7.676    L_reg/M_sm_pac[4]
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.150     7.826 f  L_reg/L_560c855d_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.707     8.533    L_reg/L_560c855d_remainder0_carry_i_25_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.326     8.859 f  L_reg/L_560c855d_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.816     9.675    L_reg/L_560c855d_remainder0_carry_i_12_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124     9.799 f  L_reg/L_560c855d_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.451    10.249    L_reg/L_560c855d_remainder0_carry_i_20_n_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I4_O)        0.118    10.367 r  L_reg/L_560c855d_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.013    11.380    L_reg/L_560c855d_remainder0_carry_i_10_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.326    11.706 r  L_reg/L_560c855d_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.706    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.239 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.239    aseg_driver/decimal_renderer/L_560c855d_remainder0_carry_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.356 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.356    aseg_driver/decimal_renderer/L_560c855d_remainder0_carry__0_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.595 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.970    13.565    L_reg/L_560c855d_remainder0[10]
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.301    13.866 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.730    14.596    L_reg/i__carry__1_i_10_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124    14.720 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.677    15.396    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I0_O)        0.124    15.520 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.017    16.537    L_reg/i__carry_i_16__0_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.152    16.689 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.974    17.663    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I1_O)        0.350    18.013 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.976    18.989    L_reg/i__carry_i_11_n_0
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.328    19.317 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.530    19.846    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.366 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.366    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.483 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.483    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.722 f  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.821    21.544    L_reg/L_560c855d_remainder0_inferred__1/i__carry__2[2]
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.301    21.845 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    22.656    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.780 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.990    23.770    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_0
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.894 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.854    24.748    L_reg/i__carry_i_13_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I0_O)        0.124    24.872 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.816    25.688    L_reg/i__carry_i_24_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.812 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.591    26.402    L_reg/i__carry_i_13_n_0
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.150    26.552 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    27.409    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.332    27.741 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.741    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.274 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.274    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.391 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.706 f  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    29.350    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.307    29.657 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.061    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124    30.185 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.959    31.145    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124    31.269 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.808    32.077    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    32.201 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.488    32.688    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I2_O)        0.124    32.812 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.581    36.393    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    39.967 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.967    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.777ns  (logic 11.518ns (33.119%)  route 23.259ns (66.881%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     5.645 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          2.031     7.676    L_reg/M_sm_pac[4]
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.150     7.826 f  L_reg/L_560c855d_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.707     8.533    L_reg/L_560c855d_remainder0_carry_i_25_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.326     8.859 f  L_reg/L_560c855d_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.816     9.675    L_reg/L_560c855d_remainder0_carry_i_12_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124     9.799 f  L_reg/L_560c855d_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.451    10.249    L_reg/L_560c855d_remainder0_carry_i_20_n_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I4_O)        0.118    10.367 r  L_reg/L_560c855d_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.013    11.380    L_reg/L_560c855d_remainder0_carry_i_10_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.326    11.706 r  L_reg/L_560c855d_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.706    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.239 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.239    aseg_driver/decimal_renderer/L_560c855d_remainder0_carry_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.356 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.356    aseg_driver/decimal_renderer/L_560c855d_remainder0_carry__0_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.595 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.970    13.565    L_reg/L_560c855d_remainder0[10]
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.301    13.866 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.730    14.596    L_reg/i__carry__1_i_10_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I0_O)        0.124    14.720 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.677    15.396    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I0_O)        0.124    15.520 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.017    16.537    L_reg/i__carry_i_16__0_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.152    16.689 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.974    17.663    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I1_O)        0.350    18.013 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.976    18.989    L_reg/i__carry_i_11_n_0
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.328    19.317 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.530    19.846    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.366 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.366    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.483 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.483    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.722 f  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.821    21.544    L_reg/L_560c855d_remainder0_inferred__1/i__carry__2[2]
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.301    21.845 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    22.656    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.780 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.990    23.770    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__0/i__carry__0_0
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.894 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.854    24.748    L_reg/i__carry_i_13_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I0_O)        0.124    24.872 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.816    25.688    L_reg/i__carry_i_24_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.812 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.591    26.402    L_reg/i__carry_i_13_n_0
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.150    26.552 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    27.409    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.332    27.741 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.741    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.274 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.274    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.391 r  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.706 f  aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    29.350    aseg_driver/decimal_renderer/L_560c855d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.307    29.657 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.061    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124    30.185 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.959    31.145    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124    31.269 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.808    32.077    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    32.201 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.023    33.224    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.153    33.377 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.791    36.168    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    39.904 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.904    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.414ns (79.976%)  route 0.354ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDPE (Prop_fdpe_C_Q)         0.128     1.665 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.354     2.019    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.305 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.305    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.350ns (70.273%)  route 0.571ns (29.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.571     2.221    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.429 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.429    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1558886189[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.489ns (74.922%)  route 0.498ns (25.078%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.593     1.537    forLoop_idx_0_1558886189[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1558886189[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1558886189[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.106     1.807    forLoop_idx_0_1558886189[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.852 r  forLoop_idx_0_1558886189[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.904    forLoop_idx_0_1558886189[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.949 r  forLoop_idx_0_1558886189[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=19, routed)          0.340     2.289    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.524 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.524    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_598233867[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.458ns (72.467%)  route 0.554ns (27.533%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.586     1.530    forLoop_idx_0_598233867[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y68         FDRE                                         r  forLoop_idx_0_598233867[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  forLoop_idx_0_598233867[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.750    forLoop_idx_0_598233867[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  forLoop_idx_0_598233867[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.855    forLoop_idx_0_598233867[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.900 r  forLoop_idx_0_598233867[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=13, routed)          0.415     2.315    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.541 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.541    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1558886189[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.415ns (69.945%)  route 0.608ns (30.055%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.593     1.537    forLoop_idx_0_1558886189[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  forLoop_idx_0_1558886189[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1558886189[1].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.220     1.898    forLoop_idx_0_1558886189[1].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X63Y55         LUT4 (Prop_lut4_I1_O)        0.045     1.943 r  forLoop_idx_0_1558886189[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=13, routed)          0.388     2.331    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.560 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.560    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_598233867[2].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.453ns (71.191%)  route 0.588ns (28.809%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.591     1.535    forLoop_idx_0_598233867[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  forLoop_idx_0_598233867[2].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_598233867[2].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.135     1.810    forLoop_idx_0_598233867[2].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X60Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.855 r  forLoop_idx_0_598233867[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.907    forLoop_idx_0_598233867[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.952 r  forLoop_idx_0_598233867[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=17, routed)          0.402     2.354    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.576 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.576    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.383ns (65.845%)  route 0.717ns (34.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.717     2.366    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.608 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.608    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.373ns (63.951%)  route 0.774ns (36.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X53Y53         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.774     2.423    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.655 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.655    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.544ns (70.179%)  route 0.656ns (29.821%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X54Y55         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=10, routed)          0.144     1.800    display/D_pixel_idx_q_reg_n_0_[8]
    SLICE_X54Y55         LUT5 (Prop_lut5_I4_O)        0.103     1.903 r  display/mataddr_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.512     2.415    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.293     3.709 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.709    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_598233867[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.454ns (66.225%)  route 0.742ns (33.775%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.580     1.524    forLoop_idx_0_598233867[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  forLoop_idx_0_598233867[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  forLoop_idx_0_598233867[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.741    forLoop_idx_0_598233867[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X63Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.786 r  forLoop_idx_0_598233867[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.838    forLoop_idx_0_598233867[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y75         LUT4 (Prop_lut4_I3_O)        0.045     1.883 r  forLoop_idx_0_598233867[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=17, routed)          0.613     2.496    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.720 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.720    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_598233867[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.605ns  (logic 1.502ns (26.803%)  route 4.103ns (73.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           4.103     5.605    forLoop_idx_0_598233867[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y82         FDRE                                         r  forLoop_idx_0_598233867[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.500     4.904    forLoop_idx_0_598233867[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  forLoop_idx_0_598233867[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_598233867[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 1.500ns (28.545%)  route 3.755ns (71.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.755     5.255    forLoop_idx_0_598233867[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y68         FDRE                                         r  forLoop_idx_0_598233867[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.498     4.902    forLoop_idx_0_598233867[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  forLoop_idx_0_598233867[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_598233867[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.088ns  (logic 1.488ns (29.234%)  route 3.601ns (70.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.601     5.088    forLoop_idx_0_598233867[3].cond_butt_dirs/sync/D[0]
    SLICE_X59Y72         FDRE                                         r  forLoop_idx_0_598233867[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.494     4.898    forLoop_idx_0_598233867[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  forLoop_idx_0_598233867[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_598233867[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.577ns  (logic 1.490ns (32.550%)  route 3.087ns (67.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.087     4.577    forLoop_idx_0_598233867[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y55         FDRE                                         r  forLoop_idx_0_598233867[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.508     4.912    forLoop_idx_0_598233867[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  forLoop_idx_0_598233867[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 1.496ns (39.390%)  route 2.301ns (60.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.301     3.797    reset_cond/AS[0]
    SLICE_X63Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 1.496ns (39.390%)  route 2.301ns (60.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.301     3.797    reset_cond/AS[0]
    SLICE_X63Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 1.496ns (39.390%)  route 2.301ns (60.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.301     3.797    reset_cond/AS[0]
    SLICE_X63Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 1.496ns (39.390%)  route 2.301ns (60.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.301     3.797    reset_cond/AS[0]
    SLICE_X63Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 1.496ns (39.390%)  route 2.301ns (60.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.301     3.797    reset_cond/AS[0]
    SLICE_X63Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.840ns  (logic 1.493ns (52.574%)  route 1.347ns (47.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.347     2.840    cond_butt_next_play/sync/D[0]
    SLICE_X63Y76         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.494     4.898    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1558886189[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.236ns (33.929%)  route 0.459ns (66.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.459     0.695    forLoop_idx_0_1558886189[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1558886189[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.862     2.052    forLoop_idx_0_1558886189[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1558886189[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1558886189[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.230ns (31.743%)  route 0.494ns (68.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.494     0.724    forLoop_idx_0_1558886189[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1558886189[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.862     2.052    forLoop_idx_0_1558886189[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1558886189[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.261ns (32.465%)  route 0.543ns (67.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.543     0.804    cond_butt_next_play/sync/D[0]
    SLICE_X63Y76         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.848     2.038    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.263ns (21.982%)  route 0.934ns (78.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.934     1.197    reset_cond/AS[0]
    SLICE_X63Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.263ns (21.982%)  route 0.934ns (78.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.934     1.197    reset_cond/AS[0]
    SLICE_X63Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.263ns (21.982%)  route 0.934ns (78.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.934     1.197    reset_cond/AS[0]
    SLICE_X63Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.263ns (21.982%)  route 0.934ns (78.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.934     1.197    reset_cond/AS[0]
    SLICE_X63Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.263ns (21.982%)  route 0.934ns (78.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.934     1.197    reset_cond/AS[0]
    SLICE_X63Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_598233867[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.257ns (15.330%)  route 1.422ns (84.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.422     1.679    forLoop_idx_0_598233867[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y55         FDRE                                         r  forLoop_idx_0_598233867[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.861     2.051    forLoop_idx_0_598233867[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  forLoop_idx_0_598233867[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_598233867[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.940ns  (logic 0.255ns (13.159%)  route 1.685ns (86.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.685     1.940    forLoop_idx_0_598233867[3].cond_butt_dirs/sync/D[0]
    SLICE_X59Y72         FDRE                                         r  forLoop_idx_0_598233867[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.849     2.038    forLoop_idx_0_598233867[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  forLoop_idx_0_598233867[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





