/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = celloutsig_0_1z | ~(celloutsig_0_12z);
  assign celloutsig_1_10z = celloutsig_1_8z | ~(celloutsig_1_8z);
  assign celloutsig_1_11z = celloutsig_1_8z | ~(celloutsig_1_3z);
  assign celloutsig_1_13z = celloutsig_1_6z | ~(celloutsig_1_8z);
  assign celloutsig_0_12z = ~(in_data[70] ^ in_data[12]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z ^ in_data[181]);
  reg [11:0] _06_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 12'h000;
    else _06_ <= { celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_9z };
  assign out_data[107:96] = _06_;
  reg [28:0] _07_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 29'h00000000;
    else _07_ <= { in_data[60:33], celloutsig_0_1z };
  assign out_data[28:0] = _07_;
  assign celloutsig_1_5z = { in_data[168:151], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } === in_data[134:114];
  assign celloutsig_1_6z = { in_data[117:107], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z } === { in_data[158:145], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z } >= { in_data[147:146], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_0z = ! in_data[158:153];
  assign celloutsig_1_14z = ! { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_0_1z = celloutsig_0_0z & in_data[20];
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[153:149] };
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_0z, in_data[158:157], in_data[153:149] };
  assign celloutsig_1_4z = | { celloutsig_1_2z, celloutsig_1_0z, in_data[158:157], in_data[153:149], in_data[111:106] };
  assign celloutsig_1_18z = ~^ { in_data[106:104], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_8z = ~^ { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_0z = ^ in_data[86:84];
  assign celloutsig_1_15z = ^ { in_data[110:105], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_1_9z = ^ { in_data[126:116], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z };
  assign { out_data[128], out_data[32] } = { celloutsig_1_18z, celloutsig_0_16z };
endmodule
