$comment
	File created using the following command:
		vcd file Relogio.msim.vcd -direction
$end
$date
	Sat Oct 07 19:28:42 2017
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module relogio_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " enbteste [5] $end
$var wire 1 # enbteste [4] $end
$var wire 1 $ enbteste [3] $end
$var wire 1 % enbteste [2] $end
$var wire 1 & enbteste [1] $end
$var wire 1 ' enbteste [0] $end
$var wire 1 ( HEX0 [6] $end
$var wire 1 ) HEX0 [5] $end
$var wire 1 * HEX0 [4] $end
$var wire 1 + HEX0 [3] $end
$var wire 1 , HEX0 [2] $end
$var wire 1 - HEX0 [1] $end
$var wire 1 . HEX0 [0] $end
$var wire 1 / HEX1 [6] $end
$var wire 1 0 HEX1 [5] $end
$var wire 1 1 HEX1 [4] $end
$var wire 1 2 HEX1 [3] $end
$var wire 1 3 HEX1 [2] $end
$var wire 1 4 HEX1 [1] $end
$var wire 1 5 HEX1 [0] $end
$var wire 1 6 HEX2 [6] $end
$var wire 1 7 HEX2 [5] $end
$var wire 1 8 HEX2 [4] $end
$var wire 1 9 HEX2 [3] $end
$var wire 1 : HEX2 [2] $end
$var wire 1 ; HEX2 [1] $end
$var wire 1 < HEX2 [0] $end
$var wire 1 = HEX3 [6] $end
$var wire 1 > HEX3 [5] $end
$var wire 1 ? HEX3 [4] $end
$var wire 1 @ HEX3 [3] $end
$var wire 1 A HEX3 [2] $end
$var wire 1 B HEX3 [1] $end
$var wire 1 C HEX3 [0] $end
$var wire 1 D HEX4 [6] $end
$var wire 1 E HEX4 [5] $end
$var wire 1 F HEX4 [4] $end
$var wire 1 G HEX4 [3] $end
$var wire 1 H HEX4 [2] $end
$var wire 1 I HEX4 [1] $end
$var wire 1 J HEX4 [0] $end
$var wire 1 K HEX5 [6] $end
$var wire 1 L HEX5 [5] $end
$var wire 1 M HEX5 [4] $end
$var wire 1 N HEX5 [3] $end
$var wire 1 O HEX5 [2] $end
$var wire 1 P HEX5 [1] $end
$var wire 1 Q HEX5 [0] $end
$var wire 1 R HEX6 [6] $end
$var wire 1 S HEX6 [5] $end
$var wire 1 T HEX6 [4] $end
$var wire 1 U HEX6 [3] $end
$var wire 1 V HEX6 [2] $end
$var wire 1 W HEX6 [1] $end
$var wire 1 X HEX6 [0] $end
$var wire 1 Y HEX7 [6] $end
$var wire 1 Z HEX7 [5] $end
$var wire 1 [ HEX7 [4] $end
$var wire 1 \ HEX7 [3] $end
$var wire 1 ] HEX7 [2] $end
$var wire 1 ^ HEX7 [1] $end
$var wire 1 _ HEX7 [0] $end
$var wire 1 ` KEY [3] $end
$var wire 1 a KEY [2] $end
$var wire 1 b KEY [1] $end
$var wire 1 c KEY [0] $end
$var wire 1 d muxteste [2] $end
$var wire 1 e muxteste [1] $end
$var wire 1 f muxteste [0] $end
$var wire 1 g rstteste [5] $end
$var wire 1 h rstteste [4] $end
$var wire 1 i rstteste [3] $end
$var wire 1 j rstteste [2] $end
$var wire 1 k rstteste [1] $end
$var wire 1 l rstteste [0] $end
$var wire 1 m TESTE [3] $end
$var wire 1 n TESTE [2] $end
$var wire 1 o TESTE [1] $end
$var wire 1 p TESTE [0] $end

$scope module i1 $end
$var wire 1 q gnd $end
$var wire 1 r vcc $end
$var wire 1 s unknown $end
$var wire 1 t devoe $end
$var wire 1 u devclrn $end
$var wire 1 v devpor $end
$var wire 1 w ww_devoe $end
$var wire 1 x ww_devclrn $end
$var wire 1 y ww_devpor $end
$var wire 1 z ww_CLOCK_50 $end
$var wire 1 { ww_KEY [3] $end
$var wire 1 | ww_KEY [2] $end
$var wire 1 } ww_KEY [1] $end
$var wire 1 ~ ww_KEY [0] $end
$var wire 1 !! ww_HEX0 [6] $end
$var wire 1 "! ww_HEX0 [5] $end
$var wire 1 #! ww_HEX0 [4] $end
$var wire 1 $! ww_HEX0 [3] $end
$var wire 1 %! ww_HEX0 [2] $end
$var wire 1 &! ww_HEX0 [1] $end
$var wire 1 '! ww_HEX0 [0] $end
$var wire 1 (! ww_HEX1 [6] $end
$var wire 1 )! ww_HEX1 [5] $end
$var wire 1 *! ww_HEX1 [4] $end
$var wire 1 +! ww_HEX1 [3] $end
$var wire 1 ,! ww_HEX1 [2] $end
$var wire 1 -! ww_HEX1 [1] $end
$var wire 1 .! ww_HEX1 [0] $end
$var wire 1 /! ww_HEX2 [6] $end
$var wire 1 0! ww_HEX2 [5] $end
$var wire 1 1! ww_HEX2 [4] $end
$var wire 1 2! ww_HEX2 [3] $end
$var wire 1 3! ww_HEX2 [2] $end
$var wire 1 4! ww_HEX2 [1] $end
$var wire 1 5! ww_HEX2 [0] $end
$var wire 1 6! ww_HEX3 [6] $end
$var wire 1 7! ww_HEX3 [5] $end
$var wire 1 8! ww_HEX3 [4] $end
$var wire 1 9! ww_HEX3 [3] $end
$var wire 1 :! ww_HEX3 [2] $end
$var wire 1 ;! ww_HEX3 [1] $end
$var wire 1 <! ww_HEX3 [0] $end
$var wire 1 =! ww_HEX4 [6] $end
$var wire 1 >! ww_HEX4 [5] $end
$var wire 1 ?! ww_HEX4 [4] $end
$var wire 1 @! ww_HEX4 [3] $end
$var wire 1 A! ww_HEX4 [2] $end
$var wire 1 B! ww_HEX4 [1] $end
$var wire 1 C! ww_HEX4 [0] $end
$var wire 1 D! ww_HEX5 [6] $end
$var wire 1 E! ww_HEX5 [5] $end
$var wire 1 F! ww_HEX5 [4] $end
$var wire 1 G! ww_HEX5 [3] $end
$var wire 1 H! ww_HEX5 [2] $end
$var wire 1 I! ww_HEX5 [1] $end
$var wire 1 J! ww_HEX5 [0] $end
$var wire 1 K! ww_HEX6 [6] $end
$var wire 1 L! ww_HEX6 [5] $end
$var wire 1 M! ww_HEX6 [4] $end
$var wire 1 N! ww_HEX6 [3] $end
$var wire 1 O! ww_HEX6 [2] $end
$var wire 1 P! ww_HEX6 [1] $end
$var wire 1 Q! ww_HEX6 [0] $end
$var wire 1 R! ww_HEX7 [6] $end
$var wire 1 S! ww_HEX7 [5] $end
$var wire 1 T! ww_HEX7 [4] $end
$var wire 1 U! ww_HEX7 [3] $end
$var wire 1 V! ww_HEX7 [2] $end
$var wire 1 W! ww_HEX7 [1] $end
$var wire 1 X! ww_HEX7 [0] $end
$var wire 1 Y! ww_TESTE [3] $end
$var wire 1 Z! ww_TESTE [2] $end
$var wire 1 [! ww_TESTE [1] $end
$var wire 1 \! ww_TESTE [0] $end
$var wire 1 ]! ww_muxteste [2] $end
$var wire 1 ^! ww_muxteste [1] $end
$var wire 1 _! ww_muxteste [0] $end
$var wire 1 `! ww_enbteste [5] $end
$var wire 1 a! ww_enbteste [4] $end
$var wire 1 b! ww_enbteste [3] $end
$var wire 1 c! ww_enbteste [2] $end
$var wire 1 d! ww_enbteste [1] $end
$var wire 1 e! ww_enbteste [0] $end
$var wire 1 f! ww_rstteste [5] $end
$var wire 1 g! ww_rstteste [4] $end
$var wire 1 h! ww_rstteste [3] $end
$var wire 1 i! ww_rstteste [2] $end
$var wire 1 j! ww_rstteste [1] $end
$var wire 1 k! ww_rstteste [0] $end
$var wire 1 l! \KEY[0]~input_o\ $end
$var wire 1 m! \KEY[1]~input_o\ $end
$var wire 1 n! \KEY[2]~input_o\ $end
$var wire 1 o! \KEY[3]~input_o\ $end
$var wire 1 p! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 q! \CLOCK_50~input_o\ $end
$var wire 1 r! \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 s! \FD|ULA|Add0~2_combout\ $end
$var wire 1 t! \FD|REG_H_D|DOUT[1]~feeder_combout\ $end
$var wire 1 u! \FD|ULA|Add0~0_combout\ $end
$var wire 1 v! \relogio|Selector0~0_combout\ $end
$var wire 1 w! \relogio|LessThan1~0_combout\ $end
$var wire 1 x! \relogio|Selector1~1_combout\ $end
$var wire 1 y! \relogio|Selector3~0_combout\ $end
$var wire 1 z! \relogio|fstate.state4~q\ $end
$var wire 1 {! \relogio|Selector0~1_combout\ $end
$var wire 1 |! \relogio|Selector0~2_combout\ $end
$var wire 1 }! \relogio|fstate.state1~q\ $end
$var wire 1 ~! \relogio|Selector1~0_combout\ $end
$var wire 1 !" \relogio|fstate.state2~q\ $end
$var wire 1 "" \relogio|mux~0_combout\ $end
$var wire 1 #" \FD|REG_SEC_D|DOUT[3]~feeder_combout\ $end
$var wire 1 $" \relogio|WideOr5~combout\ $end
$var wire 1 %" \FD|MUX6|SAIDA[3]~4_combout\ $end
$var wire 1 &" \relogio|mux~1_combout\ $end
$var wire 1 '" \FD|MUX6|SAIDA[3]~5_combout\ $end
$var wire 1 (" \relogio|reg_fstate~0_combout\ $end
$var wire 1 )" \relogio|fstate.state7~q\ $end
$var wire 1 *" \FD|MUX6|SAIDA[1]~8_combout\ $end
$var wire 1 +" \FD|MUX6|SAIDA[1]~9_combout\ $end
$var wire 1 ," \relogio|Selector4~0_combout\ $end
$var wire 1 -" \relogio|fstate.state5~q\ $end
$var wire 1 ." \relogio|Selector5~0_combout\ $end
$var wire 1 /" \relogio|fstate.state6~q\ $end
$var wire 1 0" \FD|MUX6|SAIDA[3]~3_combout\ $end
$var wire 1 1" \FD|MUX6|SAIDA[2]~6_combout\ $end
$var wire 1 2" \FD|MUX6|SAIDA[2]~7_combout\ $end
$var wire 1 3" \relogio|Selector2~0_combout\ $end
$var wire 1 4" \relogio|fstate.state3~q\ $end
$var wire 1 5" \FD|MUX6|SAIDA[3]~1_combout\ $end
$var wire 1 6" \FD|REG_MIN_D|DOUT[0]~0_combout\ $end
$var wire 1 7" \FD|REG_MIN_U|DOUT[0]~0_combout\ $end
$var wire 1 8" \FD|REG_SEC_U|DOUT[0]~0_combout\ $end
$var wire 1 9" \FD|REG_SEC_D|DOUT[0]~0_combout\ $end
$var wire 1 :" \FD|MUX6|SAIDA[0]~0_combout\ $end
$var wire 1 ;" \FD|REG_H_D|DOUT[0]~0_combout\ $end
$var wire 1 <" \FD|REG_H_U|DOUT[0]~0_combout\ $end
$var wire 1 =" \FD|MUX6|SAIDA[0]~2_combout\ $end
$var wire 1 >" \FD|ULA|Add0~1_combout\ $end
$var wire 1 ?" \display0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 @" \display0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 A" \display0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 B" \display0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 C" \display0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 D" \display0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 E" \display0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 F" \display1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 G" \display1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 H" \display1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 I" \display1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 J" \display1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 K" \display1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 L" \display1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 M" \display2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 N" \display2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 O" \display2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 P" \display2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 Q" \display2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 R" \display2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 S" \display2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 T" \display3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 U" \display3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 V" \display3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 W" \display3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 X" \display3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 Y" \display3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 Z" \display3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 [" \display4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 \" \display4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 ]" \display4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ^" \display4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 _" \display4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 `" \display4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 a" \display4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 b" \display5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 c" \display5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 d" \display5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 e" \display5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 f" \display5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 g" \display5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 h" \display5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 i" \FD|REG_H_U|DOUT\ [3] $end
$var wire 1 j" \FD|REG_H_U|DOUT\ [2] $end
$var wire 1 k" \FD|REG_H_U|DOUT\ [1] $end
$var wire 1 l" \FD|REG_H_U|DOUT\ [0] $end
$var wire 1 m" \FD|REG_SEC_U|DOUT\ [3] $end
$var wire 1 n" \FD|REG_SEC_U|DOUT\ [2] $end
$var wire 1 o" \FD|REG_SEC_U|DOUT\ [1] $end
$var wire 1 p" \FD|REG_SEC_U|DOUT\ [0] $end
$var wire 1 q" \FD|REG_SEC_D|DOUT\ [3] $end
$var wire 1 r" \FD|REG_SEC_D|DOUT\ [2] $end
$var wire 1 s" \FD|REG_SEC_D|DOUT\ [1] $end
$var wire 1 t" \FD|REG_SEC_D|DOUT\ [0] $end
$var wire 1 u" \FD|REG_MIN_U|DOUT\ [3] $end
$var wire 1 v" \FD|REG_MIN_U|DOUT\ [2] $end
$var wire 1 w" \FD|REG_MIN_U|DOUT\ [1] $end
$var wire 1 x" \FD|REG_MIN_U|DOUT\ [0] $end
$var wire 1 y" \FD|REG_MIN_D|DOUT\ [3] $end
$var wire 1 z" \FD|REG_MIN_D|DOUT\ [2] $end
$var wire 1 {" \FD|REG_MIN_D|DOUT\ [1] $end
$var wire 1 |" \FD|REG_MIN_D|DOUT\ [0] $end
$var wire 1 }" \FD|REG_H_D|DOUT\ [3] $end
$var wire 1 ~" \FD|REG_H_D|DOUT\ [2] $end
$var wire 1 !# \FD|REG_H_D|DOUT\ [1] $end
$var wire 1 "# \FD|REG_H_D|DOUT\ [0] $end
$var wire 1 ## \FD|MUX6|SAIDA\ [3] $end
$var wire 1 $# \FD|MUX6|SAIDA\ [2] $end
$var wire 1 %# \FD|MUX6|SAIDA\ [1] $end
$var wire 1 &# \FD|MUX6|SAIDA\ [0] $end
$var wire 1 '# \FD|MUX6|ALT_INV_SAIDA[1]~9_combout\ $end
$var wire 1 (# \FD|MUX6|ALT_INV_SAIDA[1]~8_combout\ $end
$var wire 1 )# \FD|MUX6|ALT_INV_SAIDA[2]~7_combout\ $end
$var wire 1 *# \FD|MUX6|ALT_INV_SAIDA[2]~6_combout\ $end
$var wire 1 +# \FD|MUX6|ALT_INV_SAIDA[3]~5_combout\ $end
$var wire 1 ,# \FD|MUX6|ALT_INV_SAIDA[3]~4_combout\ $end
$var wire 1 -# \FD|MUX6|ALT_INV_SAIDA[3]~3_combout\ $end
$var wire 1 .# \FD|MUX6|ALT_INV_SAIDA[0]~2_combout\ $end
$var wire 1 /# \FD|MUX6|ALT_INV_SAIDA[3]~1_combout\ $end
$var wire 1 0# \FD|MUX6|ALT_INV_SAIDA[0]~0_combout\ $end
$var wire 1 1# \relogio|ALT_INV_Selector0~1_combout\ $end
$var wire 1 2# \relogio|ALT_INV_Selector0~0_combout\ $end
$var wire 1 3# \relogio|ALT_INV_Selector1~1_combout\ $end
$var wire 1 4# \relogio|ALT_INV_LessThan1~0_combout\ $end
$var wire 1 5# \FD|ULA|ALT_INV_Add0~2_combout\ $end
$var wire 1 6# \FD|ULA|ALT_INV_Add0~0_combout\ $end
$var wire 1 7# \relogio|ALT_INV_fstate.state7~q\ $end
$var wire 1 8# \relogio|ALT_INV_fstate.state1~q\ $end
$var wire 1 9# \relogio|ALT_INV_mux~1_combout\ $end
$var wire 1 :# \relogio|ALT_INV_fstate.state5~q\ $end
$var wire 1 ;# \relogio|ALT_INV_mux~0_combout\ $end
$var wire 1 <# \relogio|ALT_INV_fstate.state3~q\ $end
$var wire 1 =# \relogio|ALT_INV_WideOr5~combout\ $end
$var wire 1 ># \relogio|ALT_INV_fstate.state4~q\ $end
$var wire 1 ?# \relogio|ALT_INV_fstate.state2~q\ $end
$var wire 1 @# \relogio|ALT_INV_fstate.state6~q\ $end
$var wire 1 A# \FD|REG_H_D|ALT_INV_DOUT\ [3] $end
$var wire 1 B# \FD|REG_H_D|ALT_INV_DOUT\ [2] $end
$var wire 1 C# \FD|REG_H_D|ALT_INV_DOUT\ [1] $end
$var wire 1 D# \FD|REG_H_D|ALT_INV_DOUT\ [0] $end
$var wire 1 E# \FD|REG_H_U|ALT_INV_DOUT\ [3] $end
$var wire 1 F# \FD|REG_H_U|ALT_INV_DOUT\ [2] $end
$var wire 1 G# \FD|REG_H_U|ALT_INV_DOUT\ [1] $end
$var wire 1 H# \FD|REG_H_U|ALT_INV_DOUT\ [0] $end
$var wire 1 I# \FD|REG_MIN_D|ALT_INV_DOUT\ [3] $end
$var wire 1 J# \FD|REG_MIN_D|ALT_INV_DOUT\ [2] $end
$var wire 1 K# \FD|REG_MIN_D|ALT_INV_DOUT\ [1] $end
$var wire 1 L# \FD|REG_MIN_D|ALT_INV_DOUT\ [0] $end
$var wire 1 M# \FD|REG_MIN_U|ALT_INV_DOUT\ [3] $end
$var wire 1 N# \FD|REG_MIN_U|ALT_INV_DOUT\ [2] $end
$var wire 1 O# \FD|REG_MIN_U|ALT_INV_DOUT\ [1] $end
$var wire 1 P# \FD|REG_MIN_U|ALT_INV_DOUT\ [0] $end
$var wire 1 Q# \FD|REG_SEC_D|ALT_INV_DOUT\ [3] $end
$var wire 1 R# \FD|REG_SEC_D|ALT_INV_DOUT\ [2] $end
$var wire 1 S# \FD|REG_SEC_D|ALT_INV_DOUT\ [1] $end
$var wire 1 T# \FD|REG_SEC_D|ALT_INV_DOUT\ [0] $end
$var wire 1 U# \FD|REG_SEC_U|ALT_INV_DOUT\ [3] $end
$var wire 1 V# \FD|REG_SEC_U|ALT_INV_DOUT\ [2] $end
$var wire 1 W# \FD|REG_SEC_U|ALT_INV_DOUT\ [1] $end
$var wire 1 X# \FD|REG_SEC_U|ALT_INV_DOUT\ [0] $end
$var wire 1 Y# \FD|MUX6|ALT_INV_SAIDA\ [3] $end
$var wire 1 Z# \FD|MUX6|ALT_INV_SAIDA\ [2] $end
$var wire 1 [# \FD|MUX6|ALT_INV_SAIDA\ [1] $end
$var wire 1 \# \FD|MUX6|ALT_INV_SAIDA\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0q
1r
xs
1t
1u
1v
1w
1x
1y
0z
0l!
0m!
0n!
0o!
xp!
0q!
0r!
0s!
0t!
0u!
1v!
1w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
10"
01"
02"
03"
04"
15"
16"
17"
18"
19"
0:"
1;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
1E"
0F"
0G"
0H"
0I"
0J"
0K"
1L"
0M"
0N"
0O"
0P"
0Q"
0R"
1S"
0T"
0U"
0V"
0W"
0X"
0Y"
1Z"
0["
0\"
0]"
0^"
0_"
0`"
1a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
1'#
1(#
1)#
1*#
1+#
1,#
0-#
1.#
0/#
10#
11#
02#
13#
04#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
0`
0a
0b
0c
0{
0|
0}
0~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
1(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
01!
02!
03!
04!
05!
16!
07!
08!
09!
0:!
0;!
0<!
1=!
0>!
0?!
0@!
0A!
0B!
0C!
1D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
0"
0#
0$
0%
0&
1'
1(
0)
0*
0+
0,
0-
0.
1/
00
01
02
03
04
05
16
07
08
09
0:
0;
0<
1=
0>
0?
0@
0A
0B
0C
1D
0E
0F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
$end
#20000
1!
1z
1q!
1r!
1p"
0X#
1:"
1?"
1B"
1C"
1D"
00#
1\!
1="
1p
0.#
1"!
1#!
1$!
1'!
1&#
1.
1+
1*
1)
0\#
1s!
0w!
06"
07"
08"
09"
0;"
0<"
14#
05#
1t!
#40000
0!
0z
0q!
0r!
#60000
1!
1z
1q!
1r!
1o"
0p"
1X#
0W#
1*"
0:"
0?"
1A"
0B"
0C"
0E"
10#
0(#
0\!
1[!
1+"
0="
0p
1o
1.#
0'#
0!!
0#!
0$!
1%!
0'!
1%#
0&#
0.
1,
0+
0*
0(
1\#
0[#
16"
17"
18"
19"
1;"
1<"
#80000
0!
0z
0q!
0r!
#100000
1!
1z
1q!
1r!
1p"
0X#
1:"
0A"
1C"
00#
1\!
1="
1p
0.#
1#!
0%!
1&#
0,
1*
0\#
0s!
06"
07"
08"
09"
0;"
0<"
1>"
15#
0t!
#120000
0!
0z
0q!
0r!
#140000
1!
1z
1q!
1r!
0o"
0p"
1n"
0V#
1X#
1W#
0*"
0:"
11"
1?"
1B"
0D"
0*#
10#
1(#
1Z!
0\!
0[!
0+"
0="
12"
0p
0o
1n
0)#
1.#
1'#
0"!
1$!
1'!
0%#
0&#
1$#
1.
1+
0)
0Z#
1\#
1[#
16"
17"
18"
19"
1;"
1<"
#160000
0!
0z
0q!
0r!
#180000
1!
1z
1q!
1r!
1p"
0X#
1:"
0?"
1@"
0B"
00#
1\!
1="
1p
0.#
0$!
1&!
0'!
1&#
0.
1-
0+
0\#
1s!
06"
07"
08"
09"
0;"
0<"
05#
1t!
#200000
0!
0z
0q!
0r!
#220000
1!
1z
1q!
1r!
1o"
0p"
1X#
0W#
1*"
0:"
0C"
10#
0(#
0\!
1[!
1+"
0="
0p
1o
1.#
0'#
0#!
1%#
0&#
0*
1\#
0[#
16"
17"
18"
19"
1;"
1<"
#240000
0!
0z
0q!
0r!
#260000
1!
1z
1q!
1r!
1p"
0X#
1:"
0@"
1B"
1C"
1D"
1E"
00#
1\!
1="
1p
0.#
1!!
1"!
1#!
1$!
0&!
1&#
0-
1+
1*
1)
1(
0\#
0s!
1u!
1w!
06"
07"
08"
09"
0;"
0<"
0>"
04#
06#
15#
0t!
1#"
#280000
0!
0z
0q!
0r!
#300000
1!
1z
1q!
1r!
1m"
0o"
0p"
0n"
1V#
1X#
1W#
0U#
1%"
0*"
0:"
01"
0B"
0C"
0D"
0E"
1*#
10#
1(#
0,#
0Z!
0\!
0[!
1Y!
1'"
0+"
0="
02"
0p
0o
0n
1m
1)#
1.#
1'#
0+#
0!!
0"!
0#!
0$!
1##
0%#
0&#
0$#
0+
0*
0)
0(
1Z#
1\#
1[#
0Y#
16"
17"
18"
19"
1;"
1<"
#320000
0!
0z
0q!
0r!
#340000
1!
1z
1q!
1r!
1p"
0X#
1:"
1C"
00#
1\!
1="
1p
0.#
1#!
1&#
1*
0\#
1s!
0w!
1x!
1~!
06"
07"
08"
09"
0;"
0<"
03#
14#
05#
1t!
1|!
#360000
0!
0z
0q!
0r!
#380000
1!
1z
1q!
1r!
1}!
1!"
1o"
0p"
1X#
0W#
0?#
08#
0x!
1{!
0m"
1$"
0o"
05"
1*"
0:"
1B"
0C"
10#
0(#
1/#
1W#
0=#
1U#
01#
13#
0\!
1[!
1d!
1k!
0e!
0%"
0*"
0B"
1E"
1+"
0="
0p
1o
1&
1l
1.#
0'#
1(#
1,#
0'
0#!
1$!
0[!
1_!
0Y!
0'"
0+"
1%#
0&#
1+
0*
0o
0m
1f
1\#
0[#
1'#
1+#
1!!
0$!
0##
0%#
16"
17"
18"
19"
1;"
1<"
0+
1(
1[#
1Y#
0s!
0u!
1w!
0{!
0~!
11#
04#
16#
15#
0t!
0#"
0|!
#400000
0!
0z
0q!
0r!
#420000
1!
1z
1q!
1r!
0}!
0!"
1t"
0T#
1?#
18#
0$"
15"
1:"
1F"
1I"
1J"
1K"
00#
0/#
1=#
0d!
0k!
1e!
0:"
1="
0&
0l
0.#
10#
1'
1)!
1*!
1+!
1.!
0_!
0="
1&#
15
12
11
10
0f
0\#
1.#
1s!
0w!
06"
07"
08"
09"
0;"
0<"
0&#
1\#
14#
05#
1t!
0s!
1w!
16"
17"
18"
19"
1;"
1<"
04#
15#
0t!
#440000
0!
0z
0q!
0r!
#460000
1!
1z
1q!
1r!
1p"
0X#
1:"
1?"
1B"
1C"
1D"
00#
1\!
1="
1p
0.#
1"!
1#!
1$!
1'!
1&#
1.
1+
1*
1)
0\#
1s!
0w!
06"
07"
08"
09"
0;"
0<"
14#
05#
1t!
#480000
0!
0z
0q!
0r!
#500000
1!
1z
1q!
1r!
1o"
0p"
1X#
0W#
1*"
0:"
0?"
1A"
0B"
0C"
0E"
10#
0(#
0\!
1[!
1+"
0="
0p
1o
1.#
0'#
0!!
0#!
0$!
1%!
0'!
1%#
0&#
0.
1,
0+
0*
0(
1\#
0[#
16"
17"
18"
19"
1;"
1<"
#520000
0!
0z
0q!
0r!
#540000
1!
1z
1q!
1r!
1p"
0X#
1:"
0A"
1C"
00#
1\!
1="
1p
0.#
1#!
0%!
1&#
0,
1*
0\#
0s!
06"
07"
08"
09"
0;"
0<"
1>"
15#
0t!
#560000
0!
0z
0q!
0r!
#580000
1!
1z
1q!
1r!
0o"
0p"
1n"
0V#
1X#
1W#
0*"
0:"
11"
1?"
1B"
0D"
0*#
10#
1(#
1Z!
0\!
0[!
0+"
0="
12"
0p
0o
1n
0)#
1.#
1'#
0"!
1$!
1'!
0%#
0&#
1$#
1.
1+
0)
0Z#
1\#
1[#
16"
17"
18"
19"
1;"
1<"
#600000
0!
0z
0q!
0r!
#620000
1!
1z
1q!
1r!
1p"
0X#
1:"
0?"
1@"
0B"
00#
1\!
1="
1p
0.#
0$!
1&!
0'!
1&#
0.
1-
0+
0\#
1s!
06"
07"
08"
09"
0;"
0<"
05#
1t!
#640000
0!
0z
0q!
0r!
#660000
1!
1z
1q!
1r!
1o"
0p"
1X#
0W#
1*"
0:"
0C"
10#
0(#
0\!
1[!
1+"
0="
0p
1o
1.#
0'#
0#!
1%#
0&#
0*
1\#
0[#
16"
17"
18"
19"
1;"
1<"
#680000
0!
0z
0q!
0r!
#700000
1!
1z
1q!
1r!
1p"
0X#
1:"
0@"
1B"
1C"
1D"
1E"
00#
1\!
1="
1p
0.#
1!!
1"!
1#!
1$!
0&!
1&#
0-
1+
1*
1)
1(
0\#
0s!
1u!
1w!
06"
07"
08"
09"
0;"
0<"
0>"
04#
06#
15#
0t!
1#"
#720000
0!
0z
0q!
0r!
#740000
1!
1z
1q!
1r!
1m"
0o"
0p"
0n"
1V#
1X#
1W#
0U#
1%"
0*"
0:"
01"
0B"
0C"
0D"
0E"
1*#
10#
1(#
0,#
0Z!
0\!
0[!
1Y!
1'"
0+"
0="
02"
0p
0o
0n
1m
1)#
1.#
1'#
0+#
0!!
0"!
0#!
0$!
1##
0%#
0&#
0$#
0+
0*
0)
0(
1Z#
1\#
1[#
0Y#
16"
17"
18"
19"
1;"
1<"
#760000
0!
0z
0q!
0r!
#780000
1!
1z
1q!
1r!
1p"
0X#
1:"
1C"
00#
1\!
1="
1p
0.#
1#!
1&#
1*
0\#
1s!
0w!
1x!
1~!
06"
07"
08"
09"
0;"
0<"
03#
14#
05#
1t!
1|!
#800000
0!
0z
0q!
0r!
#820000
1!
1z
1q!
1r!
1}!
1!"
1o"
0p"
1X#
0W#
0?#
08#
0x!
1{!
0m"
1$"
0o"
05"
1*"
0:"
1B"
0C"
10#
0(#
1/#
1W#
0=#
1U#
01#
13#
0\!
1[!
1d!
1k!
0e!
0%"
1:"
0*"
0B"
1E"
1+"
0="
0p
1o
1&
1l
1.#
0'#
1(#
00#
1,#
0'
0#!
1$!
0[!
1_!
0Y!
0'"
1="
0+"
1%#
0&#
1+
0*
0o
0m
1f
1\#
0[#
1'#
0.#
1+#
1!!
0$!
0##
0%#
16"
17"
18"
19"
1;"
1<"
1&#
0+
1(
0\#
1[#
1Y#
0u!
0{!
0~!
06"
07"
08"
09"
0;"
0<"
11#
16#
0#"
0|!
#840000
0!
0z
0q!
0r!
#860000
1!
1z
1q!
1r!
0}!
0!"
1s"
0t"
1T#
0S#
1?#
18#
0$"
15"
1*"
0:"
0F"
1H"
0I"
0J"
0L"
10#
0(#
0/#
1=#
0d!
0k!
1e!
0*"
1+"
0="
0&
0l
1.#
0'#
1(#
1'
0(!
0*!
0+!
1,!
0.!
0_!
0+"
1%#
0&#
05
13
02
01
0/
0f
1\#
0[#
1'#
0%#
16"
17"
18"
19"
1;"
1<"
1[#
0s!
1w!
04#
15#
0t!
#880000
0!
0z
0q!
0r!
#900000
1!
1z
1q!
1r!
1p"
0X#
1:"
1?"
1B"
1C"
1D"
00#
1\!
1="
1p
0.#
1"!
1#!
1$!
1'!
1&#
1.
1+
1*
1)
0\#
1s!
0w!
06"
07"
08"
09"
0;"
0<"
14#
05#
1t!
#920000
0!
0z
0q!
0r!
#940000
1!
1z
1q!
1r!
1o"
0p"
1X#
0W#
1*"
0:"
0?"
1A"
0B"
0C"
0E"
10#
0(#
0\!
1[!
1+"
0="
0p
1o
1.#
0'#
0!!
0#!
0$!
1%!
0'!
1%#
0&#
0.
1,
0+
0*
0(
1\#
0[#
16"
17"
18"
19"
1;"
1<"
#960000
0!
0z
0q!
0r!
#980000
1!
1z
1q!
1r!
1p"
0X#
1:"
0A"
1C"
00#
1\!
1="
1p
0.#
1#!
0%!
1&#
0,
1*
0\#
0s!
06"
07"
08"
09"
0;"
0<"
1>"
15#
0t!
#1000000
