{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1449198859682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1449198859684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  3 21:14:19 2015 " "Processing started: Thu Dec  3 21:14:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1449198859684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1449198859684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file " "Command: quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1449198859685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1449198859988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.bdf" "" { Schematic "/home/liulige/CPRE281/fProj/register_file/register_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449198860059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449198860059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_file " "Elaborating entity \"register_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1449198860126 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4-bit_wide_register.bdf 1 1 " "Using design file 4-bit_wide_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4-bit_wide_register " "Found entity 1: 4-bit_wide_register" {  } { { "4-bit_wide_register.bdf" "" { Schematic "/home/liulige/CPRE281/fProj/register_file/4-bit_wide_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449198860170 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449198860170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4-bit_wide_register 4-bit_wide_register:inst9 " "Elaborating entity \"4-bit_wide_register\" for hierarchy \"4-bit_wide_register:inst9\"" {  } { { "register_file.bdf" "inst9" { Schematic "/home/liulige/CPRE281/fProj/register_file/register_file.bdf" { { -416 496 592 -256 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449198860177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 4-bit_wide_register:inst9\|21mux:inst5 " "Elaborating entity \"21mux\" for hierarchy \"4-bit_wide_register:inst9\|21mux:inst5\"" {  } { { "4-bit_wide_register.bdf" "inst5" { Schematic "/home/liulige/CPRE281/fProj/register_file/4-bit_wide_register.bdf" { { 448 632 752 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449198860196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "4-bit_wide_register:inst9\|21mux:inst5 " "Elaborated megafunction instantiation \"4-bit_wide_register:inst9\|21mux:inst5\"" {  } { { "4-bit_wide_register.bdf" "" { Schematic "/home/liulige/CPRE281/fProj/register_file/4-bit_wide_register.bdf" { { 448 632 752 528 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1449198860198 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2-4_decoder.bdf 1 1 " "Using design file 2-4_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-4_decoder " "Found entity 1: 2-4_decoder" {  } { { "2-4_decoder.bdf" "" { Schematic "/home/liulige/CPRE281/fProj/register_file/2-4_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449198860220 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449198860220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-4_decoder 2-4_decoder:inst4 " "Elaborating entity \"2-4_decoder\" for hierarchy \"2-4_decoder:inst4\"" {  } { { "register_file.bdf" "inst4" { Schematic "/home/liulige/CPRE281/fProj/register_file/register_file.bdf" { { -112 256 352 16 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449198860227 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1449198860818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1449198860818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1449198860879 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1449198860879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1449198860879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1449198860879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1449198860913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  3 21:14:20 2015 " "Processing ended: Thu Dec  3 21:14:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1449198860913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1449198860913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1449198860913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449198860913 ""}
