git clone --depth 1 --no-tags https://github.com/hamza-akhtar-dev/Convolutional-Filters-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/522923183
git clone --depth 1 --no-tags https://github.com/ajavid34/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/519539187
git clone --depth 1 --no-tags https://github.com/likhigowda/verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/519446497
git clone --depth 1 --no-tags https://github.com/Mahmoud-el-sayed/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/519619747
git clone --depth 1 --no-tags https://github.com/jogeshsingh/VGA-Controller-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/519420376
git clone --depth 1 --no-tags https://github.com/v-sekar/caravel1.git f:/verilog_sva_gh_scraper/data/full_repos/520129870
git clone --depth 1 --no-tags https://github.com/iscemy/8-bit-mips-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/519877642
git clone --depth 1 --no-tags https://github.com/faiek-ahsan/caravel_AES.git f:/verilog_sva_gh_scraper/data/full_repos/519897551
git clone --depth 1 --no-tags https://github.com/Gogireddyravikiran/RISCV_32I.git f:/verilog_sva_gh_scraper/data/full_repos/518685803
git clone --depth 1 --no-tags https://github.com/William0908/IC_Contest_2022.git f:/verilog_sva_gh_scraper/data/full_repos/519729253
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Rish-local.git f:/verilog_sva_gh_scraper/data/full_repos/519747115
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Coooolix.git f:/verilog_sva_gh_scraper/data/full_repos/519483563
git clone --depth 1 --no-tags https://github.com/zumahun/traffic_controller.git f:/verilog_sva_gh_scraper/data/full_repos/520716546
git clone --depth 1 --no-tags https://github.com/jason-designer/oscpu_soc.git f:/verilog_sva_gh_scraper/data/full_repos/520419917
git clone --depth 1 --no-tags https://github.com/NaitikSanas/Effinix_MIPI_Streaming_to_RK3399.git f:/verilog_sva_gh_scraper/data/full_repos/520476966
git clone --depth 1 --no-tags https://github.com/glunkad/Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/522123651
git clone --depth 1 --no-tags https://github.com/RazaSaleem/Synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/522669784
git clone --depth 1 --no-tags https://github.com/Savyasachi-Abhijith/RISCV-computerarch.git f:/verilog_sva_gh_scraper/data/full_repos/522659618
git clone --depth 1 --no-tags https://github.com/ozeidan9/Verlog-CPU-with-Automated-Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/523145027
git clone --depth 1 --no-tags https://github.com/Sharmi-Rajakumaran/Router1x3.git f:/verilog_sva_gh_scraper/data/full_repos/523423035
git clone --depth 1 --no-tags https://github.com/youwei0505/2015_M_SET.git f:/verilog_sva_gh_scraper/data/full_repos/522823905
git clone --depth 1 --no-tags https://github.com/muhammadahmedelmahdy/Calculator_Basys3_VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/523470736
git clone --depth 1 --no-tags https://github.com/anushagh/moore_seq_detector.git f:/verilog_sva_gh_scraper/data/full_repos/518809260
git clone --depth 1 --no-tags https://github.com/sky-snow-kong/hello.git f:/verilog_sva_gh_scraper/data/full_repos/519166881
git clone --depth 1 --no-tags https://github.com/v-sekar/caravel_walkthru.git f:/verilog_sva_gh_scraper/data/full_repos/519311103
git clone --depth 1 --no-tags https://github.com/Muhamed-Sayed/UART-Transmitter-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/524527280
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/Clock_Divider.git f:/verilog_sva_gh_scraper/data/full_repos/523704809
git clone --depth 1 --no-tags https://github.com/PrabalMahajan11/iiitb_clockfpga.git f:/verilog_sva_gh_scraper/data/full_repos/523401244
git clone --depth 1 --no-tags https://github.com/qiyj6/risc-v-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/523765017
git clone --depth 1 --no-tags https://github.com/FVeiza/Snooping_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/521429497
git clone --depth 1 --no-tags https://github.com/subha-ratno/clock.git f:/verilog_sva_gh_scraper/data/full_repos/520640861
git clone --depth 1 --no-tags https://github.com/yabbondanza/circuitos-digitais-2022-01.git f:/verilog_sva_gh_scraper/data/full_repos/521385894
git clone --depth 1 --no-tags https://github.com/joennlae/halutmatmul-openroad-reports.git f:/verilog_sva_gh_scraper/data/full_repos/520536453
git clone --depth 1 --no-tags https://github.com/Kevinnnnnn01/CO-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/519787349
git clone --depth 1 --no-tags https://github.com/pransu-shrivastav/dadda-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/518967931
git clone --depth 1 --no-tags https://github.com/Huffer342-WSH/HDLBits-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/519578027
git clone --depth 1 --no-tags https://github.com/shreyachalla/hdl-bits.git f:/verilog_sva_gh_scraper/data/full_repos/519648551
git clone --depth 1 --no-tags https://github.com/XiaBin520/RV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/522867256
git clone --depth 1 --no-tags https://github.com/samet-nalbant/CSE331-Computer-Organization-Homeworks.git f:/verilog_sva_gh_scraper/data/full_repos/520986549
git clone --depth 1 --no-tags https://github.com/stanley108/detail-sta.git f:/verilog_sva_gh_scraper/data/full_repos/522615492
git clone --depth 1 --no-tags https://github.com/RazaSaleem/Dual-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/522692154
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/Vthernet-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/522401967
git clone --depth 1 --no-tags https://github.com/Ayyappa1911/iiitb_sysarray.git f:/verilog_sva_gh_scraper/data/full_repos/522187840
git clone --depth 1 --no-tags https://github.com/GraysonHollaway/FPGA_UART.git f:/verilog_sva_gh_scraper/data/full_repos/522280231
git clone --depth 1 --no-tags https://github.com/natefillups/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/522143258
git clone --depth 1 --no-tags https://github.com/RamyaIIIT/iiitb_4bitrc.git f:/verilog_sva_gh_scraper/data/full_repos/523441219
git clone --depth 1 --no-tags https://github.com/CZX1112/MathLogicCurriDesign.git f:/verilog_sva_gh_scraper/data/full_repos/522901875
git clone --depth 1 --no-tags https://github.com/Rajib-IITB/Dadda-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/523738497
git clone --depth 1 --no-tags https://github.com/zumahun/vga_controller.git f:/verilog_sva_gh_scraper/data/full_repos/520715372
git clone --depth 1 --no-tags https://github.com/PE-611/Many_pixel_test_shift_reg.git f:/verilog_sva_gh_scraper/data/full_repos/521714830
git clone --depth 1 --no-tags https://github.com/mpdg837/BilberryPI.git f:/verilog_sva_gh_scraper/data/full_repos/521337848
git clone --depth 1 --no-tags https://github.com/nerdstv/Analysing-the-register-File-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/521231808
git clone --depth 1 --no-tags https://github.com/A3Dprintedude/efabless_andy.git f:/verilog_sva_gh_scraper/data/full_repos/522008128
git clone --depth 1 --no-tags https://github.com/nirajgandhi/verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/519861922
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/spi-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/522828578
git clone --depth 1 --no-tags https://github.com/Baozixu99/myCPU.git f:/verilog_sva_gh_scraper/data/full_repos/522915801
git clone --depth 1 --no-tags https://github.com/AndyVuLuong/CS-147-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/524000711
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Chameleon_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/524458094
git clone --depth 1 --no-tags https://github.com/savinduwannigama/8-Bit-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/524012040
git clone --depth 1 --no-tags https://github.com/cbatten/csmore-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/519279232
git clone --depth 1 --no-tags https://github.com/hor-ace/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/519508847
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Khoushikh.git f:/verilog_sva_gh_scraper/data/full_repos/519392866
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Arvi3642.git f:/verilog_sva_gh_scraper/data/full_repos/518857437
git clone --depth 1 --no-tags https://github.com/Suhaib033/Parallel-Prefix-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/519004010
git clone --depth 1 --no-tags https://github.com/RaviMugidi/capture-the-bug.git f:/verilog_sva_gh_scraper/data/full_repos/518920446
git clone --depth 1 --no-tags https://github.com/Anarion-zuo/AnBoard.git f:/verilog_sva_gh_scraper/data/full_repos/520805943
git clone --depth 1 --no-tags https://github.com/TangtangSix/AHT10.git f:/verilog_sva_gh_scraper/data/full_repos/520859511
git clone --depth 1 --no-tags https://github.com/hassanelsman/UART.git f:/verilog_sva_gh_scraper/data/full_repos/519729784
git clone --depth 1 --no-tags https://github.com/AhmedSherif-12/Single-cycle-MIPS-.git f:/verilog_sva_gh_scraper/data/full_repos/519814101
git clone --depth 1 --no-tags https://github.com/archandesai/iiitb_wm.git f:/verilog_sva_gh_scraper/data/full_repos/519837059
git clone --depth 1 --no-tags https://github.com/vitorcf10/MIPS_CPU_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/519354449
git clone --depth 1 --no-tags https://github.com/EhabMostafaa/Washing-Machine-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/520101593
git clone --depth 1 --no-tags https://github.com/YousifEsmail/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/519897767
git clone --depth 1 --no-tags https://github.com/sifanlight/CPUPipeline.git f:/verilog_sva_gh_scraper/data/full_repos/521362241
git clone --depth 1 --no-tags https://github.com/FVeiza/Synchronous_Execution.git f:/verilog_sva_gh_scraper/data/full_repos/521431787
git clone --depth 1 --no-tags https://github.com/Madhur-katyayn/FNN_HD.git f:/verilog_sva_gh_scraper/data/full_repos/522050002
git clone --depth 1 --no-tags https://github.com/stanley108/openlane-setting-up.git f:/verilog_sva_gh_scraper/data/full_repos/522600900
git clone --depth 1 --no-tags https://github.com/MadejSzymon/fsm_de10standard.git f:/verilog_sva_gh_scraper/data/full_repos/523055147
git clone --depth 1 --no-tags https://github.com/CyanGuo/MIPS-OoE-32-bit-Tomasulo-CPU-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/522438596
git clone --depth 1 --no-tags https://github.com/GauthamShankar21/Automatic_Solar_Tracking_Using-VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/522546962
git clone --depth 1 --no-tags https://github.com/chankli/modelsim_script_run.git f:/verilog_sva_gh_scraper/data/full_repos/519141655
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-guptayush2112.git f:/verilog_sva_gh_scraper/data/full_repos/519619814
git clone --depth 1 --no-tags https://github.com/inderjit87/sample.git f:/verilog_sva_gh_scraper/data/full_repos/519800379
git clone --depth 1 --no-tags https://github.com/YousifEsmail/UART_TX.git f:/verilog_sva_gh_scraper/data/full_repos/519900311
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-GitNoob2022.git f:/verilog_sva_gh_scraper/data/full_repos/519148938
git clone --depth 1 --no-tags https://github.com/RazaSaleem/Sequence-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/522492877
git clone --depth 1 --no-tags https://github.com/iaakash47/VSDBabySoC.git f:/verilog_sva_gh_scraper/data/full_repos/524367410
git clone --depth 1 --no-tags https://github.com/abhirathsujith/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/523789678
git clone --depth 1 --no-tags https://github.com/Ritvik-02/DuckHunt.git f:/verilog_sva_gh_scraper/data/full_repos/523602576
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/Pulse_Generator.git f:/verilog_sva_gh_scraper/data/full_repos/523705863
git clone --depth 1 --no-tags https://github.com/KashifInayat/digital_design_labs.git f:/verilog_sva_gh_scraper/data/full_repos/523038000
git clone --depth 1 --no-tags https://github.com/Ahmed-El-said/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/521798233
git clone --depth 1 --no-tags https://github.com/Akshay3924/firstrepo.git f:/verilog_sva_gh_scraper/data/full_repos/522855227
git clone --depth 1 --no-tags https://github.com/junejune66/DPA.git f:/verilog_sva_gh_scraper/data/full_repos/522958402
git clone --depth 1 --no-tags https://github.com/ahamzademir/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/522839321
git clone --depth 1 --no-tags https://github.com/somhi/LCD_480x272.git f:/verilog_sva_gh_scraper/data/full_repos/523350593
git clone --depth 1 --no-tags https://github.com/isahilmahajan/iiitb_4bbc.git f:/verilog_sva_gh_scraper/data/full_repos/523366313
git clone --depth 1 --no-tags https://github.com/HamzaKh01/RiscVSingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/523210469
git clone --depth 1 --no-tags https://github.com/codingdud/iverilog_assignment.git f:/verilog_sva_gh_scraper/data/full_repos/523242626
git clone --depth 1 --no-tags https://github.com/jlykhnnw/learn-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/520806443
