// Seed: 3171828235
module module_0 (
    input  tri0 id_0,
    output tri0 id_1,
    output wand id_2
);
  wire id_4;
  parameter id_5 = !1;
  wire id_6 = id_5;
endmodule
module module_0 #(
    parameter id_13 = 32'd73
) (
    input wire id_0,
    input wire id_1,
    output supply0 id_2,
    output tri1 id_3,
    output wand id_4,
    output uwire id_5,
    input tri0 id_6,
    output wor id_7,
    input wire id_8,
    input tri0 id_9,
    output wire id_10,
    input tri0 id_11,
    output wor module_1,
    output tri0 _id_13,
    input supply1 id_14,
    output wor id_15,
    output supply1 id_16,
    output wand id_17,
    input supply1 id_18,
    input wire id_19
    , id_26,
    output wor id_20,
    output supply0 id_21,
    output supply0 id_22,
    input supply1 id_23,
    input supply1 id_24
);
  integer id_27;
  ;
  static logic id_28;
  module_0 modCall_1 (
      id_24,
      id_10,
      id_5
  );
  logic [id_13 : 1] id_29;
  nor primCall (
      id_5,
      id_8,
      id_28,
      id_11,
      id_24,
      id_14,
      id_23,
      id_0,
      id_19,
      id_1,
      id_9,
      id_26,
      id_18,
      id_6,
      id_27
  );
endmodule
