vendor_name = ModelSim
source_file = 1, C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGATB.v
source_file = 1, C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/altera_up_avalon_adv_adc.v
source_file = 1, C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP_Top.v
source_file = 1, C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP.v
source_file = 1, C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/ADDA_IP.v
source_file = 1, C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v
source_file = 1, C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v
source_file = 1, C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Sample_IP.v
source_file = 1, C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/ADA_Generated.v
source_file = 1, C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/SevenSeg_IP.v
source_file = 1, C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v
source_file = 1, C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Counter_IP.v
source_file = 1, C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/output_files/Measure.v
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/db/altsyncram_0cj1.tdf
design_name = FPGA_MiniProject
instance = comp, \ADC_CS_N~output , ADC_CS_N~output, FPGA_MiniProject, 1
instance = comp, \ADC_SCLK~output , ADC_SCLK~output, FPGA_MiniProject, 1
instance = comp, \ADC_DIN~output , ADC_DIN~output, FPGA_MiniProject, 1
instance = comp, \vga_hsync~output , vga_hsync~output, FPGA_MiniProject, 1
instance = comp, \vga_vsync~output , vga_vsync~output, FPGA_MiniProject, 1
instance = comp, \R[0]~output , R[0]~output, FPGA_MiniProject, 1
instance = comp, \R[1]~output , R[1]~output, FPGA_MiniProject, 1
instance = comp, \R[2]~output , R[2]~output, FPGA_MiniProject, 1
instance = comp, \R[3]~output , R[3]~output, FPGA_MiniProject, 1
instance = comp, \R[4]~output , R[4]~output, FPGA_MiniProject, 1
instance = comp, \R[5]~output , R[5]~output, FPGA_MiniProject, 1
instance = comp, \R[6]~output , R[6]~output, FPGA_MiniProject, 1
instance = comp, \R[7]~output , R[7]~output, FPGA_MiniProject, 1
instance = comp, \G[0]~output , G[0]~output, FPGA_MiniProject, 1
instance = comp, \G[1]~output , G[1]~output, FPGA_MiniProject, 1
instance = comp, \G[2]~output , G[2]~output, FPGA_MiniProject, 1
instance = comp, \G[3]~output , G[3]~output, FPGA_MiniProject, 1
instance = comp, \G[4]~output , G[4]~output, FPGA_MiniProject, 1
instance = comp, \G[5]~output , G[5]~output, FPGA_MiniProject, 1
instance = comp, \G[6]~output , G[6]~output, FPGA_MiniProject, 1
instance = comp, \G[7]~output , G[7]~output, FPGA_MiniProject, 1
instance = comp, \B[0]~output , B[0]~output, FPGA_MiniProject, 1
instance = comp, \B[1]~output , B[1]~output, FPGA_MiniProject, 1
instance = comp, \B[2]~output , B[2]~output, FPGA_MiniProject, 1
instance = comp, \B[3]~output , B[3]~output, FPGA_MiniProject, 1
instance = comp, \B[4]~output , B[4]~output, FPGA_MiniProject, 1
instance = comp, \B[5]~output , B[5]~output, FPGA_MiniProject, 1
instance = comp, \B[6]~output , B[6]~output, FPGA_MiniProject, 1
instance = comp, \B[7]~output , B[7]~output, FPGA_MiniProject, 1
instance = comp, \VClock~output , VClock~output, FPGA_MiniProject, 1
instance = comp, \ADDAClock~output , ADDAClock~output, FPGA_MiniProject, 1
instance = comp, \ResampleLED~output , ResampleLED~output, FPGA_MiniProject, 1
instance = comp, \seg0[0]~output , seg0[0]~output, FPGA_MiniProject, 1
instance = comp, \seg0[1]~output , seg0[1]~output, FPGA_MiniProject, 1
instance = comp, \seg0[2]~output , seg0[2]~output, FPGA_MiniProject, 1
instance = comp, \seg0[3]~output , seg0[3]~output, FPGA_MiniProject, 1
instance = comp, \seg0[4]~output , seg0[4]~output, FPGA_MiniProject, 1
instance = comp, \seg0[5]~output , seg0[5]~output, FPGA_MiniProject, 1
instance = comp, \seg0[6]~output , seg0[6]~output, FPGA_MiniProject, 1
instance = comp, \seg1[0]~output , seg1[0]~output, FPGA_MiniProject, 1
instance = comp, \seg1[1]~output , seg1[1]~output, FPGA_MiniProject, 1
instance = comp, \seg1[2]~output , seg1[2]~output, FPGA_MiniProject, 1
instance = comp, \seg1[3]~output , seg1[3]~output, FPGA_MiniProject, 1
instance = comp, \seg1[4]~output , seg1[4]~output, FPGA_MiniProject, 1
instance = comp, \seg1[5]~output , seg1[5]~output, FPGA_MiniProject, 1
instance = comp, \seg1[6]~output , seg1[6]~output, FPGA_MiniProject, 1
instance = comp, \seg2[0]~output , seg2[0]~output, FPGA_MiniProject, 1
instance = comp, \seg2[1]~output , seg2[1]~output, FPGA_MiniProject, 1
instance = comp, \seg2[2]~output , seg2[2]~output, FPGA_MiniProject, 1
instance = comp, \seg2[3]~output , seg2[3]~output, FPGA_MiniProject, 1
instance = comp, \seg2[4]~output , seg2[4]~output, FPGA_MiniProject, 1
instance = comp, \seg2[5]~output , seg2[5]~output, FPGA_MiniProject, 1
instance = comp, \seg2[6]~output , seg2[6]~output, FPGA_MiniProject, 1
instance = comp, \seg3[0]~output , seg3[0]~output, FPGA_MiniProject, 1
instance = comp, \seg3[1]~output , seg3[1]~output, FPGA_MiniProject, 1
instance = comp, \seg3[2]~output , seg3[2]~output, FPGA_MiniProject, 1
instance = comp, \seg3[3]~output , seg3[3]~output, FPGA_MiniProject, 1
instance = comp, \seg3[4]~output , seg3[4]~output, FPGA_MiniProject, 1
instance = comp, \seg3[5]~output , seg3[5]~output, FPGA_MiniProject, 1
instance = comp, \seg3[6]~output , seg3[6]~output, FPGA_MiniProject, 1
instance = comp, \clock~input , clock~input, FPGA_MiniProject, 1
instance = comp, \clock~inputCLKENA0 , clock~inputCLKENA0, FPGA_MiniProject, 1
instance = comp, \slclock|counter[0]~0 , slclock|counter[0]~0, FPGA_MiniProject, 1
instance = comp, \slclock|counter[0] , slclock|counter[0], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~5 , slclock|Add0~5, FPGA_MiniProject, 1
instance = comp, \slclock|counter[1] , slclock|counter[1], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~1 , slclock|Add0~1, FPGA_MiniProject, 1
instance = comp, \slclock|counter[2] , slclock|counter[2], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add0~49 , adc_mega_0|ADC_CTRL|Add0~49, FPGA_MiniProject, 1
instance = comp, \ADC_DOUT~input , ADC_DOUT~input, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter[6]~DUPLICATE , adc_mega_0|ADC_CTRL|counter[6]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add2~29 , adc_mega_0|ADC_CTRL|Add2~29, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Equal2~1 , adc_mega_0|ADC_CTRL|Equal2~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|sclk , adc_mega_0|ADC_CTRL|sclk, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|sclk~0 , adc_mega_0|ADC_CTRL|sclk~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|sclk~DUPLICATE , adc_mega_0|ADC_CTRL|sclk~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter~7 , adc_mega_0|ADC_CTRL|counter~7, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter[0] , adc_mega_0|ADC_CTRL|counter[0], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add2~25 , adc_mega_0|ADC_CTRL|Add2~25, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter~6 , adc_mega_0|ADC_CTRL|counter~6, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter[1] , adc_mega_0|ADC_CTRL|counter[1], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add2~21 , adc_mega_0|ADC_CTRL|Add2~21, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter~5 , adc_mega_0|ADC_CTRL|counter~5, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter[2] , adc_mega_0|ADC_CTRL|counter[2], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add2~17 , adc_mega_0|ADC_CTRL|Add2~17, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter~4 , adc_mega_0|ADC_CTRL|counter~4, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter[3] , adc_mega_0|ADC_CTRL|counter[3], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add2~13 , adc_mega_0|ADC_CTRL|Add2~13, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter~3 , adc_mega_0|ADC_CTRL|counter~3, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter[4] , adc_mega_0|ADC_CTRL|counter[4], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add2~9 , adc_mega_0|ADC_CTRL|Add2~9, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter~2 , adc_mega_0|ADC_CTRL|counter~2, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter[5] , adc_mega_0|ADC_CTRL|counter[5], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add2~5 , adc_mega_0|ADC_CTRL|Add2~5, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter~1 , adc_mega_0|ADC_CTRL|counter~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter[6] , adc_mega_0|ADC_CTRL|counter[6], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter[4]~DUPLICATE , adc_mega_0|ADC_CTRL|counter[4]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter[7]~DUPLICATE , adc_mega_0|ADC_CTRL|counter[7]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add2~1 , adc_mega_0|ADC_CTRL|Add2~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter~0 , adc_mega_0|ADC_CTRL|counter~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|counter[7] , adc_mega_0|ADC_CTRL|counter[7], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Equal2~0 , adc_mega_0|ADC_CTRL|Equal2~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|nextState.resetState~0 , adc_mega_0|ADC_CTRL|nextState.resetState~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|currState.resetState , adc_mega_0|ADC_CTRL|currState.resetState, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Selector4~0 , adc_mega_0|ADC_CTRL|Selector4~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|currState.initCtrlRegState~DUPLICATE , adc_mega_0|ADC_CTRL|currState.initCtrlRegState~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|sclk_counter~2 , adc_mega_0|ADC_CTRL|sclk_counter~2, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|sclk_counter[3]~1 , adc_mega_0|ADC_CTRL|sclk_counter[3]~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|sclk_counter[0] , adc_mega_0|ADC_CTRL|sclk_counter[0], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|currState.initCtrlRegState , adc_mega_0|ADC_CTRL|currState.initCtrlRegState, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|sclk_counter~3 , adc_mega_0|ADC_CTRL|sclk_counter~3, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|sclk_counter[1] , adc_mega_0|ADC_CTRL|sclk_counter[1], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|sclk_counter~4 , adc_mega_0|ADC_CTRL|sclk_counter~4, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|sclk_counter[2] , adc_mega_0|ADC_CTRL|sclk_counter[2], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|sclk_counter~0 , adc_mega_0|ADC_CTRL|sclk_counter~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|sclk_counter[3] , adc_mega_0|ADC_CTRL|sclk_counter[3], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|always8~0 , adc_mega_0|ADC_CTRL|always8~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|always8~1 , adc_mega_0|ADC_CTRL|always8~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[0] , adc_mega_0|ADC_CTRL|dout_shift_reg[0], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[1]~feeder , adc_mega_0|ADC_CTRL|dout_shift_reg[1]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[1] , adc_mega_0|ADC_CTRL|dout_shift_reg[1], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[2]~feeder , adc_mega_0|ADC_CTRL|dout_shift_reg[2]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[2] , adc_mega_0|ADC_CTRL|dout_shift_reg[2], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[3] , adc_mega_0|ADC_CTRL|dout_shift_reg[3], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[4]~feeder , adc_mega_0|ADC_CTRL|dout_shift_reg[4]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[4]~DUPLICATE , adc_mega_0|ADC_CTRL|dout_shift_reg[4]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[5] , adc_mega_0|ADC_CTRL|dout_shift_reg[5], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[6]~feeder , adc_mega_0|ADC_CTRL|dout_shift_reg[6]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[6] , adc_mega_0|ADC_CTRL|dout_shift_reg[6], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[7] , adc_mega_0|ADC_CTRL|dout_shift_reg[7], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[8] , adc_mega_0|ADC_CTRL|dout_shift_reg[8], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[9] , adc_mega_0|ADC_CTRL|dout_shift_reg[9], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[10]~feeder , adc_mega_0|ADC_CTRL|dout_shift_reg[10]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[10] , adc_mega_0|ADC_CTRL|dout_shift_reg[10], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[11] , adc_mega_0|ADC_CTRL|dout_shift_reg[11], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[12]~feeder , adc_mega_0|ADC_CTRL|dout_shift_reg[12]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[12] , adc_mega_0|ADC_CTRL|dout_shift_reg[12], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[13] , adc_mega_0|ADC_CTRL|dout_shift_reg[13], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|currState.resetState~DUPLICATE , adc_mega_0|ADC_CTRL|currState.resetState~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Selector0~0 , adc_mega_0|ADC_CTRL|Selector0~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Selector0~1 , adc_mega_0|ADC_CTRL|Selector0~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|currState.waitState~DUPLICATE , adc_mega_0|ADC_CTRL|currState.waitState~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|next_addr[0]~0 , adc_mega_0|ADC_CTRL|next_addr[0]~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|next_addr[0] , adc_mega_0|ADC_CTRL|next_addr[0], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|address~6 , adc_mega_0|ADC_CTRL|address~6, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add0~1 , adc_mega_0|ADC_CTRL|Add0~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add0~45 , adc_mega_0|ADC_CTRL|Add0~45, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter~1 , adc_mega_0|ADC_CTRL|pause_counter~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[0] , adc_mega_0|ADC_CTRL|pause_counter[0], FPGA_MiniProject, 1
instance = comp, \~GND , ~GND, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[6] , adc_mega_0|ADC_CTRL|pause_counter[6], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[5] , adc_mega_0|ADC_CTRL|pause_counter[5], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|address~1 , adc_mega_0|ADC_CTRL|address~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Selector5~0 , adc_mega_0|ADC_CTRL|Selector5~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr , adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|always2~0 , adc_mega_0|ADC_CTRL|always2~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[2] , adc_mega_0|ADC_CTRL|pause_counter[2], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add0~41 , adc_mega_0|ADC_CTRL|Add0~41, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[3]~_wirecell , adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[3]~_wirecell, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[3] , adc_mega_0|ADC_CTRL|pause_counter[3], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add0~37 , adc_mega_0|ADC_CTRL|Add0~37, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[4] , adc_mega_0|ADC_CTRL|pause_counter[4], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add0~33 , adc_mega_0|ADC_CTRL|Add0~33, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[5]~DUPLICATE , adc_mega_0|ADC_CTRL|pause_counter[5]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add0~29 , adc_mega_0|ADC_CTRL|Add0~29, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[6]~DUPLICATE , adc_mega_0|ADC_CTRL|pause_counter[6]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add0~25 , adc_mega_0|ADC_CTRL|Add0~25, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[7]~DUPLICATE , adc_mega_0|ADC_CTRL|pause_counter[7]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add0~21 , adc_mega_0|ADC_CTRL|Add0~21, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[8] , adc_mega_0|ADC_CTRL|pause_counter[8], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add0~17 , adc_mega_0|ADC_CTRL|Add0~17, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[9] , adc_mega_0|ADC_CTRL|pause_counter[9], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add0~13 , adc_mega_0|ADC_CTRL|Add0~13, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[10]~DUPLICATE , adc_mega_0|ADC_CTRL|pause_counter[10]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add0~9 , adc_mega_0|ADC_CTRL|Add0~9, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[11]~DUPLICATE , adc_mega_0|ADC_CTRL|pause_counter[11]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add0~5 , adc_mega_0|ADC_CTRL|Add0~5, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[12] , adc_mega_0|ADC_CTRL|pause_counter[12], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[11] , adc_mega_0|ADC_CTRL|pause_counter[11], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[7] , adc_mega_0|ADC_CTRL|pause_counter[7], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[10] , adc_mega_0|ADC_CTRL|pause_counter[10], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|address~0 , adc_mega_0|ADC_CTRL|address~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Selector3~0 , adc_mega_0|ADC_CTRL|Selector3~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Selector3~1 , adc_mega_0|ADC_CTRL|Selector3~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|currState.pauseState , adc_mega_0|ADC_CTRL|currState.pauseState, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|address[0]~DUPLICATE , adc_mega_0|ADC_CTRL|address[0]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|address[2]~DUPLICATE , adc_mega_0|ADC_CTRL|address[2]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add5~0 , adc_mega_0|ADC_CTRL|Add5~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|next_addr[2] , adc_mega_0|ADC_CTRL|next_addr[2], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|address~2 , adc_mega_0|ADC_CTRL|address~2, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|address[2] , adc_mega_0|ADC_CTRL|address[2], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|always9~4 , adc_mega_0|ADC_CTRL|always9~4, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|currState.waitState , adc_mega_0|ADC_CTRL|currState.waitState, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|address~3 , adc_mega_0|ADC_CTRL|address~3, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|address[2]~4 , adc_mega_0|ADC_CTRL|address[2]~4, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|address[0] , adc_mega_0|ADC_CTRL|address[0], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Add5~1 , adc_mega_0|ADC_CTRL|Add5~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|next_addr[1] , adc_mega_0|ADC_CTRL|next_addr[1], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|address~5 , adc_mega_0|ADC_CTRL|address~5, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|address[1] , adc_mega_0|ADC_CTRL|address[1], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|always6~1 , adc_mega_0|ADC_CTRL|always6~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|always6~0 , adc_mega_0|ADC_CTRL|always6~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[0]~3 , adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[0]~3, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[0] , adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[0], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[2]~5 , adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[2]~5, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[2] , adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[2], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[1]~0 , adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[1]~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[1]~1 , adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[1]~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[1]~4 , adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[1]~4, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[1] , adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[1], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[3]~2 , adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[3]~2, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[3] , adc_mega_0|ADC_CTRL|ad_or_ltc_error_count[3], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter~0 , adc_mega_0|ADC_CTRL|pause_counter~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[0]~DUPLICATE , adc_mega_0|ADC_CTRL|pause_counter[0]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|pause_counter[1] , adc_mega_0|ADC_CTRL|pause_counter[1], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Selector2~0 , adc_mega_0|ADC_CTRL|Selector2~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Selector2~1 , adc_mega_0|ADC_CTRL|Selector2~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|currState.doneState~feeder , adc_mega_0|ADC_CTRL|currState.doneState~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|currState.doneState , adc_mega_0|ADC_CTRL|currState.doneState, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|go~0 , adc_mega_0|go~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|go , adc_mega_0|go, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Selector1~1 , adc_mega_0|ADC_CTRL|Selector1~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|always9~0 , adc_mega_0|ADC_CTRL|always9~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Selector1~0 , adc_mega_0|ADC_CTRL|Selector1~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|Selector1~2 , adc_mega_0|ADC_CTRL|Selector1~2, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|currState.transState , adc_mega_0|ADC_CTRL|currState.transState, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|cs_n~2 , adc_mega_0|ADC_CTRL|cs_n~2, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|always9~2 , adc_mega_0|ADC_CTRL|always9~2, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|always9~3 , adc_mega_0|ADC_CTRL|always9~3, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|always9~1 , adc_mega_0|ADC_CTRL|always9~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg~13 , adc_mega_0|ADC_CTRL|din_shift_reg~13, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg[0] , adc_mega_0|ADC_CTRL|din_shift_reg[0], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg~12 , adc_mega_0|ADC_CTRL|din_shift_reg~12, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg[10]~2 , adc_mega_0|ADC_CTRL|din_shift_reg[10]~2, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg[1] , adc_mega_0|ADC_CTRL|din_shift_reg[1], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg~11 , adc_mega_0|ADC_CTRL|din_shift_reg~11, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg[2] , adc_mega_0|ADC_CTRL|din_shift_reg[2], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg~10 , adc_mega_0|ADC_CTRL|din_shift_reg~10, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg[3] , adc_mega_0|ADC_CTRL|din_shift_reg[3], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg~9 , adc_mega_0|ADC_CTRL|din_shift_reg~9, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg[4] , adc_mega_0|ADC_CTRL|din_shift_reg[4], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg~8 , adc_mega_0|ADC_CTRL|din_shift_reg~8, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg[5] , adc_mega_0|ADC_CTRL|din_shift_reg[5], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg~7 , adc_mega_0|ADC_CTRL|din_shift_reg~7, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg[6] , adc_mega_0|ADC_CTRL|din_shift_reg[6], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg~6 , adc_mega_0|ADC_CTRL|din_shift_reg~6, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg[7] , adc_mega_0|ADC_CTRL|din_shift_reg[7], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg~5 , adc_mega_0|ADC_CTRL|din_shift_reg~5, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg[8] , adc_mega_0|ADC_CTRL|din_shift_reg[8], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg~3 , adc_mega_0|ADC_CTRL|din_shift_reg~3, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg~4 , adc_mega_0|ADC_CTRL|din_shift_reg~4, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg[9] , adc_mega_0|ADC_CTRL|din_shift_reg[9], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg~1 , adc_mega_0|ADC_CTRL|din_shift_reg~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg[10] , adc_mega_0|ADC_CTRL|din_shift_reg[10], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg~0 , adc_mega_0|ADC_CTRL|din_shift_reg~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|din_shift_reg[11] , adc_mega_0|ADC_CTRL|din_shift_reg[11], FPGA_MiniProject, 1
instance = comp, \VGA|hs|Add0~41 , VGA|hs|Add0~41, FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[10]~DUPLICATE , VGA|hs|count[10]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \VGA|hs|Add0~5 , VGA|hs|Add0~5, FPGA_MiniProject, 1
instance = comp, \VGA|hs|Add0~9 , VGA|hs|Add0~9, FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[9] , VGA|hs|count[9], FPGA_MiniProject, 1
instance = comp, \VGA|hs|Add0~1 , VGA|hs|Add0~1, FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[10] , VGA|hs|count[10], FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[4] , VGA|hs|count[4], FPGA_MiniProject, 1
instance = comp, \VGA|hs|LessThan1~0 , VGA|hs|LessThan1~0, FPGA_MiniProject, 1
instance = comp, \VGA|hs|LessThan0~0 , VGA|hs|LessThan0~0, FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[0] , VGA|hs|count[0], FPGA_MiniProject, 1
instance = comp, \VGA|hs|Add0~37 , VGA|hs|Add0~37, FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[1] , VGA|hs|count[1], FPGA_MiniProject, 1
instance = comp, \VGA|hs|Add0~33 , VGA|hs|Add0~33, FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[2] , VGA|hs|count[2], FPGA_MiniProject, 1
instance = comp, \VGA|hs|Add0~29 , VGA|hs|Add0~29, FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[3] , VGA|hs|count[3], FPGA_MiniProject, 1
instance = comp, \VGA|hs|Add0~21 , VGA|hs|Add0~21, FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[4]~DUPLICATE , VGA|hs|count[4]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \VGA|hs|Add0~25 , VGA|hs|Add0~25, FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[5] , VGA|hs|count[5], FPGA_MiniProject, 1
instance = comp, \VGA|hs|Add0~13 , VGA|hs|Add0~13, FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[6] , VGA|hs|count[6], FPGA_MiniProject, 1
instance = comp, \VGA|hs|Add0~17 , VGA|hs|Add0~17, FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[7] , VGA|hs|count[7], FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[8] , VGA|hs|count[8], FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[9]~DUPLICATE , VGA|hs|count[9]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[3]~DUPLICATE , VGA|hs|count[3]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \VGA|hs|hsync~0 , VGA|hs|hsync~0, FPGA_MiniProject, 1
instance = comp, \VGA|hs|hsync~1 , VGA|hs|hsync~1, FPGA_MiniProject, 1
instance = comp, \VGA|hs|hsync , VGA|hs|hsync, FPGA_MiniProject, 1
instance = comp, \VGA|hs|count[1]~DUPLICATE , VGA|hs|count[1]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \VGA|hs|Equal0~0 , VGA|hs|Equal0~0, FPGA_MiniProject, 1
instance = comp, \VGA|hs|Equal0~1 , VGA|hs|Equal0~1, FPGA_MiniProject, 1
instance = comp, \VGA|hs|newline , VGA|hs|newline, FPGA_MiniProject, 1
instance = comp, \VGA|vs|Add0~29 , VGA|vs|Add0~29, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[0] , VGA|vs|count[0], FPGA_MiniProject, 1
instance = comp, \VGA|vs|Add0~25 , VGA|vs|Add0~25, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[1] , VGA|vs|count[1], FPGA_MiniProject, 1
instance = comp, \VGA|vs|Add0~13 , VGA|vs|Add0~13, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[2] , VGA|vs|count[2], FPGA_MiniProject, 1
instance = comp, \VGA|vs|Add0~17 , VGA|vs|Add0~17, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[3]~DUPLICATE , VGA|vs|count[3]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \VGA|vs|Add0~21 , VGA|vs|Add0~21, FPGA_MiniProject, 1
instance = comp, \VGA|vs|Add0~9 , VGA|vs|Add0~9, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[5] , VGA|vs|count[5], FPGA_MiniProject, 1
instance = comp, \VGA|vs|Add0~5 , VGA|vs|Add0~5, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[6]~DUPLICATE , VGA|vs|count[6]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \VGA|vs|Add0~1 , VGA|vs|Add0~1, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[7] , VGA|vs|count[7], FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[6] , VGA|vs|count[6], FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[8]~DUPLICATE , VGA|vs|count[8]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \VGA|vs|Add0~41 , VGA|vs|Add0~41, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[8] , VGA|vs|count[8], FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[9]~DUPLICATE , VGA|vs|count[9]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \VGA|vs|Add0~37 , VGA|vs|Add0~37, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[9] , VGA|vs|count[9], FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[3] , VGA|vs|count[3], FPGA_MiniProject, 1
instance = comp, \VGA|vs|LessThan0~1 , VGA|vs|LessThan0~1, FPGA_MiniProject, 1
instance = comp, \VGA|vs|Add0~33 , VGA|vs|Add0~33, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[10]~DUPLICATE , VGA|vs|count[10]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \VGA|vs|LessThan0~0 , VGA|vs|LessThan0~0, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[4]~DUPLICATE , VGA|vs|count[4]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[4] , VGA|vs|count[4], FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[1]~DUPLICATE , VGA|vs|count[1]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[0]~DUPLICATE , VGA|vs|count[0]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \VGA|vs|LessThan5~0 , VGA|vs|LessThan5~0, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[10] , VGA|vs|count[10], FPGA_MiniProject, 1
instance = comp, \VGA|vs|vsync~2 , VGA|vs|vsync~2, FPGA_MiniProject, 1
instance = comp, \VGA|vs|count[5]~DUPLICATE , VGA|vs|count[5]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \VGA|vs|vsync~1 , VGA|vs|vsync~1, FPGA_MiniProject, 1
instance = comp, \VGA|vs|vsync~0 , VGA|vs|vsync~0, FPGA_MiniProject, 1
instance = comp, \VGA|vs|vsync~3 , VGA|vs|vsync~3, FPGA_MiniProject, 1
instance = comp, \VGA|vs|vsync , VGA|vs|vsync, FPGA_MiniProject, 1
instance = comp, \VGA|vs|LessThan1~0 , VGA|vs|LessThan1~0, FPGA_MiniProject, 1
instance = comp, \VGA|vs|LessThan1~1 , VGA|vs|LessThan1~1, FPGA_MiniProject, 1
instance = comp, \VGA|vs|blank , VGA|vs|blank, FPGA_MiniProject, 1
instance = comp, \VGA|hs|LessThan1~1 , VGA|hs|LessThan1~1, FPGA_MiniProject, 1
instance = comp, \VGA|hs|blank , VGA|hs|blank, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~73 , VGA|gaw|Add0~73, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x~9 , VGA|gaw|x~9, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[0] , VGA|gaw|x[0], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~69 , VGA|gaw|Add0~69, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x~8 , VGA|gaw|x~8, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[1] , VGA|gaw|x[1], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~5 , VGA|gaw|Add0~5, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x~1 , VGA|gaw|x~1, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[2] , VGA|gaw|x[2], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~25 , VGA|gaw|Add0~25, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x~6 , VGA|gaw|x~6, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[3] , VGA|gaw|x[3], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~9 , VGA|gaw|Add0~9, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x~2 , VGA|gaw|x~2, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[4] , VGA|gaw|x[4], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~13 , VGA|gaw|Add0~13, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x~3 , VGA|gaw|x~3, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[5] , VGA|gaw|x[5], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~21 , VGA|gaw|Add0~21, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x~5 , VGA|gaw|x~5, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[6] , VGA|gaw|x[6], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~29 , VGA|gaw|Add0~29, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x~7 , VGA|gaw|x~7, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[7] , VGA|gaw|x[7], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~1 , VGA|gaw|Add0~1, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x~0 , VGA|gaw|x~0, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[8] , VGA|gaw|x[8], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~17 , VGA|gaw|Add0~17, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x~4 , VGA|gaw|x~4, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[9] , VGA|gaw|x[9], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~3 , VGA|gaw|pixel_R~3, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~4 , VGA|gaw|pixel_R~4, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~2 , VGA|gaw|pixel_R~2, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~0 , VGA|gaw|pixel_R~0, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~1 , VGA|gaw|pixel_R~1, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~5 , VGA|gaw|pixel_R~5, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~69 , VGA|gaw|Add3~69, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[0] , VGA|gaw|y[0], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~73 , VGA|gaw|Add3~73, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[1] , VGA|gaw|y[1], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~17 , VGA|gaw|Add3~17, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[2] , VGA|gaw|y[2], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~1 , VGA|gaw|Add3~1, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[3] , VGA|gaw|y[3], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~5 , VGA|gaw|Add3~5, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[4] , VGA|gaw|y[4], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~21 , VGA|gaw|Add3~21, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[5] , VGA|gaw|y[5], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~25 , VGA|gaw|Add3~25, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[6] , VGA|gaw|y[6], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~9 , VGA|gaw|Add3~9, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[7] , VGA|gaw|y[7], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~13 , VGA|gaw|Add3~13, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[8] , VGA|gaw|y[8], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~29 , VGA|gaw|Add3~29, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[9] , VGA|gaw|y[9], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~77 , VGA|gaw|Add3~77, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[10] , VGA|gaw|y[10], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~33 , VGA|gaw|Add3~33, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[11] , VGA|gaw|y[11], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~37 , VGA|gaw|Add3~37, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[12] , VGA|gaw|y[12], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~65 , VGA|gaw|Add3~65, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[13] , VGA|gaw|y[13], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~61 , VGA|gaw|Add3~61, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[14] , VGA|gaw|y[14], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~41 , VGA|gaw|Add3~41, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[15] , VGA|gaw|y[15], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~45 , VGA|gaw|Add3~45, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[16] , VGA|gaw|y[16], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~49 , VGA|gaw|Add3~49, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[17] , VGA|gaw|y[17], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~53 , VGA|gaw|Add3~53, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[18] , VGA|gaw|y[18], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add3~57 , VGA|gaw|Add3~57, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|y[19] , VGA|gaw|y[19], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~2 , VGA|gaw|always0~2, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~3 , VGA|gaw|always0~3, FPGA_MiniProject, 1
instance = comp, \slclock|Add0~13 , slclock|Add0~13, FPGA_MiniProject, 1
instance = comp, \slclock|counter[3] , slclock|counter[3], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~17 , slclock|Add0~17, FPGA_MiniProject, 1
instance = comp, \slclock|counter[4] , slclock|counter[4], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~21 , slclock|Add0~21, FPGA_MiniProject, 1
instance = comp, \slclock|counter[5] , slclock|counter[5], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~25 , slclock|Add0~25, FPGA_MiniProject, 1
instance = comp, \slclock|counter[6] , slclock|counter[6], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~29 , slclock|Add0~29, FPGA_MiniProject, 1
instance = comp, \slclock|counter[7] , slclock|counter[7], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~33 , slclock|Add0~33, FPGA_MiniProject, 1
instance = comp, \slclock|counter[8] , slclock|counter[8], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~37 , slclock|Add0~37, FPGA_MiniProject, 1
instance = comp, \slclock|counter[9] , slclock|counter[9], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~41 , slclock|Add0~41, FPGA_MiniProject, 1
instance = comp, \slclock|counter[10] , slclock|counter[10], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~45 , slclock|Add0~45, FPGA_MiniProject, 1
instance = comp, \slclock|counter[11] , slclock|counter[11], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~49 , slclock|Add0~49, FPGA_MiniProject, 1
instance = comp, \slclock|counter[12] , slclock|counter[12], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~53 , slclock|Add0~53, FPGA_MiniProject, 1
instance = comp, \slclock|counter[13] , slclock|counter[13], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~57 , slclock|Add0~57, FPGA_MiniProject, 1
instance = comp, \slclock|counter[14] , slclock|counter[14], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~61 , slclock|Add0~61, FPGA_MiniProject, 1
instance = comp, \slclock|counter[15] , slclock|counter[15], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~65 , slclock|Add0~65, FPGA_MiniProject, 1
instance = comp, \slclock|counter[16] , slclock|counter[16], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~69 , slclock|Add0~69, FPGA_MiniProject, 1
instance = comp, \slclock|counter[17] , slclock|counter[17], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~73 , slclock|Add0~73, FPGA_MiniProject, 1
instance = comp, \slclock|counter[18] , slclock|counter[18], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~9 , slclock|Add0~9, FPGA_MiniProject, 1
instance = comp, \slclock|counter[19] , slclock|counter[19], FPGA_MiniProject, 1
instance = comp, \butt2~input , butt2~input, FPGA_MiniProject, 1
instance = comp, \switch2~input , switch2~input, FPGA_MiniProject, 1
instance = comp, \switch3~input , switch3~input, FPGA_MiniProject, 1
instance = comp, \butt3~input , butt3~input, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add0~25 , Ctrl|Add0~25, FPGA_MiniProject, 1
instance = comp, \switch8~input , switch8~input, FPGA_MiniProject, 1
instance = comp, \switch9~input , switch9~input, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[10]~0 , Ctrl|cursorY1[10]~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[0] , Ctrl|cursorY1[0], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add0~29 , Ctrl|Add0~29, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[1] , Ctrl|cursorY1[1], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add0~33 , Ctrl|Add0~33, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[2]~2 , Ctrl|cursorY1[2]~2, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[2] , Ctrl|cursorY1[2], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add0~37 , Ctrl|Add0~37, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[3]~3 , Ctrl|cursorY1[3]~3, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[3] , Ctrl|cursorY1[3], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add0~41 , Ctrl|Add0~41, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[4]~4 , Ctrl|cursorY1[4]~4, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[4] , Ctrl|cursorY1[4], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~7 , VGA|gaw|always0~7, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~6 , VGA|gaw|always0~6, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add0~9 , Ctrl|Add0~9, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[5]~1 , Ctrl|cursorY1[5]~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[5] , Ctrl|cursorY1[5], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add0~13 , Ctrl|Add0~13, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[6] , Ctrl|cursorY1[6], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add0~17 , Ctrl|Add0~17, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[7] , Ctrl|cursorY1[7], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add0~21 , Ctrl|Add0~21, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[8] , Ctrl|cursorY1[8], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~5 , VGA|gaw|always0~5, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~8 , VGA|gaw|always0~8, FPGA_MiniProject, 1
instance = comp, \Ctrl|always0~1 , Ctrl|always0~1, FPGA_MiniProject, 1
instance = comp, \butt1~input , butt1~input, FPGA_MiniProject, 1
instance = comp, \Ctrl|always0~2 , Ctrl|always0~2, FPGA_MiniProject, 1
instance = comp, \butt0~input , butt0~input, FPGA_MiniProject, 1
instance = comp, \Ctrl|shiftDown2~0 , Ctrl|shiftDown2~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add2~25 , Ctrl|Add2~25, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2~7 , Ctrl|cursorY2~7, FPGA_MiniProject, 1
instance = comp, \Ctrl|always0~0 , Ctrl|always0~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1[9]~0 , Ctrl|cursorX1[9]~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2[10]~1 , Ctrl|cursorY2[10]~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2[0] , Ctrl|cursorY2[0], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add2~29 , Ctrl|Add2~29, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2~8 , Ctrl|cursorY2~8, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2[1] , Ctrl|cursorY2[1], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add2~33 , Ctrl|Add2~33, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2~9 , Ctrl|cursorY2~9, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2[2] , Ctrl|cursorY2[2], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add2~37 , Ctrl|Add2~37, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2~10 , Ctrl|cursorY2~10, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2[3] , Ctrl|cursorY2[3], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add2~41 , Ctrl|Add2~41, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2~11 , Ctrl|cursorY2~11, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2[4] , Ctrl|cursorY2[4], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add2~9 , Ctrl|Add2~9, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2~3 , Ctrl|cursorY2~3, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2[5] , Ctrl|cursorY2[5], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add2~13 , Ctrl|Add2~13, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2~4 , Ctrl|cursorY2~4, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2[6] , Ctrl|cursorY2[6], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add2~17 , Ctrl|Add2~17, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2~5 , Ctrl|cursorY2~5, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2[7] , Ctrl|cursorY2[7], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add2~21 , Ctrl|Add2~21, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2~6 , Ctrl|cursorY2~6, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2[8] , Ctrl|cursorY2[8], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~10 , VGA|gaw|always0~10, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~12 , VGA|gaw|always0~12, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~11 , VGA|gaw|always0~11, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~13 , VGA|gaw|always0~13, FPGA_MiniProject, 1
instance = comp, \switch1~input , switch1~input, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY_EN , Ctrl|cursorY_EN, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add2~1 , Ctrl|Add2~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2~0 , Ctrl|cursorY2~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2[9] , Ctrl|cursorY2[9], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add2~5 , Ctrl|Add2~5, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2~2 , Ctrl|cursorY2~2, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY2[10] , Ctrl|cursorY2[10], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~9 , VGA|gaw|always0~9, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add0~1 , Ctrl|Add0~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[9] , Ctrl|cursorY1[9], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add0~5 , Ctrl|Add0~5, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorY1[10] , Ctrl|cursorY1[10], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~4 , VGA|gaw|always0~4, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~13 , VGA|gaw|pixel_R~13, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~77 , VGA|gaw|Add0~77, FPGA_MiniProject, 1
instance = comp, \VGA|blank , VGA|blank, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[10] , VGA|gaw|x[10], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~6 , VGA|gaw|pixel_R~6, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~49 , VGA|gaw|Add0~49, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[11] , VGA|gaw|x[11], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~41 , VGA|gaw|Add0~41, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[12] , VGA|gaw|x[12], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~53 , VGA|gaw|Add0~53, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[13] , VGA|gaw|x[13], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~65 , VGA|gaw|Add0~65, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[14] , VGA|gaw|x[14], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~45 , VGA|gaw|Add0~45, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[15] , VGA|gaw|x[15], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~57 , VGA|gaw|Add0~57, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[16] , VGA|gaw|x[16], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~61 , VGA|gaw|Add0~61, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[17] , VGA|gaw|x[17], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~1 , VGA|gaw|always0~1, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~33 , VGA|gaw|Add0~33, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[18] , VGA|gaw|x[18], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add0~37 , VGA|gaw|Add0~37, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|x[19] , VGA|gaw|x[19], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~0 , VGA|gaw|always0~0, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~7 , VGA|gaw|pixel_R~7, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~8 , VGA|gaw|pixel_R~8, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~9 , VGA|gaw|pixel_R~9, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~10 , VGA|gaw|pixel_R~10, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~11 , VGA|gaw|pixel_R~11, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~12 , VGA|gaw|pixel_R~12, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~14 , VGA|gaw|pixel_R~14, FPGA_MiniProject, 1
instance = comp, \Ctrl|shiftDown1[0]~2 , Ctrl|shiftDown1[0]~2, FPGA_MiniProject, 1
instance = comp, \Ctrl|buttPush~0 , Ctrl|buttPush~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|always3~0 , Ctrl|always3~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|buttPush , Ctrl|buttPush, FPGA_MiniProject, 1
instance = comp, \Ctrl|shiftDown1[3]~0 , Ctrl|shiftDown1[3]~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|shiftDown1[0] , Ctrl|shiftDown1[0], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add12~2 , Ctrl|Add12~2, FPGA_MiniProject, 1
instance = comp, \Ctrl|shiftDown1[1] , Ctrl|shiftDown1[1], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add12~1 , Ctrl|Add12~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|shiftDown1[2] , Ctrl|shiftDown1[2], FPGA_MiniProject, 1
instance = comp, \Ctrl|always2~0 , Ctrl|always2~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add12~0 , Ctrl|Add12~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|shiftDown1[3] , Ctrl|shiftDown1[3], FPGA_MiniProject, 1
instance = comp, \switch5~input , switch5~input, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add8~17 , Ctrl|Add8~17, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[0]~0 , Ctrl|offset1[0]~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[0] , Ctrl|offset1[0], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add8~21 , Ctrl|Add8~21, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[1]~4 , Ctrl|offset1[1]~4, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[1] , Ctrl|offset1[1], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add8~5 , Ctrl|Add8~5, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[2]~1 , Ctrl|offset1[2]~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[2] , Ctrl|offset1[2], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add8~9 , Ctrl|Add8~9, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[3]~2 , Ctrl|offset1[3]~2, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[3] , Ctrl|offset1[3], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add8~13 , Ctrl|Add8~13, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[4]~3 , Ctrl|offset1[4]~3, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[4] , Ctrl|offset1[4], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add8~33 , Ctrl|Add8~33, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[5] , Ctrl|offset1[5], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add8~37 , Ctrl|Add8~37, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[6] , Ctrl|offset1[6], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add8~41 , Ctrl|Add8~41, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[7] , Ctrl|offset1[7], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add8~25 , Ctrl|Add8~25, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[8] , Ctrl|offset1[8], FPGA_MiniProject, 1
instance = comp, \Ctrl|buttPush1~0 , Ctrl|buttPush1~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|buttPush1 , Ctrl|buttPush1, FPGA_MiniProject, 1
instance = comp, \Ctrl|always4~1 , Ctrl|always4~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add16~1 , Ctrl|Add16~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|sampleAdjust1[0]~0 , Ctrl|sampleAdjust1[0]~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|sampleAdjust1[0] , Ctrl|sampleAdjust1[0], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add16~5 , Ctrl|Add16~5, FPGA_MiniProject, 1
instance = comp, \Ctrl|sampleAdjust1[1] , Ctrl|sampleAdjust1[1], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add16~9 , Ctrl|Add16~9, FPGA_MiniProject, 1
instance = comp, \Ctrl|sampleAdjust1[2] , Ctrl|sampleAdjust1[2], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add16~13 , Ctrl|Add16~13, FPGA_MiniProject, 1
instance = comp, \Ctrl|sampleAdjust1[3] , Ctrl|sampleAdjust1[3], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add16~17 , Ctrl|Add16~17, FPGA_MiniProject, 1
instance = comp, \Ctrl|sampleAdjust1[4] , Ctrl|sampleAdjust1[4], FPGA_MiniProject, 1
instance = comp, \Mux0~7 , Mux0~7, FPGA_MiniProject, 1
instance = comp, \Mux0~8 , Mux0~8, FPGA_MiniProject, 1
instance = comp, \Mux0~9 , Mux0~9, FPGA_MiniProject, 1
instance = comp, \Mux0~10 , Mux0~10, FPGA_MiniProject, 1
instance = comp, \Mux0~11 , Mux0~11, FPGA_MiniProject, 1
instance = comp, \Mux0~12 , Mux0~12, FPGA_MiniProject, 1
instance = comp, \Mux0~13 , Mux0~13, FPGA_MiniProject, 1
instance = comp, \Mux0~1 , Mux0~1, FPGA_MiniProject, 1
instance = comp, \Mux0~0 , Mux0~0, FPGA_MiniProject, 1
instance = comp, \Mux0~2 , Mux0~2, FPGA_MiniProject, 1
instance = comp, \Mux0~3 , Mux0~3, FPGA_MiniProject, 1
instance = comp, \Mux0~4 , Mux0~4, FPGA_MiniProject, 1
instance = comp, \Mux0~5 , Mux0~5, FPGA_MiniProject, 1
instance = comp, \Mux0~6 , Mux0~6, FPGA_MiniProject, 1
instance = comp, \Mux0~14 , Mux0~14, FPGA_MiniProject, 1
instance = comp, \slclock|Add0~77 , slclock|Add0~77, FPGA_MiniProject, 1
instance = comp, \slclock|counter[20] , slclock|counter[20], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~81 , slclock|Add0~81, FPGA_MiniProject, 1
instance = comp, \slclock|counter[21] , slclock|counter[21], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~85 , slclock|Add0~85, FPGA_MiniProject, 1
instance = comp, \slclock|counter[22] , slclock|counter[22], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~89 , slclock|Add0~89, FPGA_MiniProject, 1
instance = comp, \slclock|counter[23] , slclock|counter[23], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~93 , slclock|Add0~93, FPGA_MiniProject, 1
instance = comp, \slclock|counter[24] , slclock|counter[24], FPGA_MiniProject, 1
instance = comp, \slclock|Add0~97 , slclock|Add0~97, FPGA_MiniProject, 1
instance = comp, \slclock|counter[25] , slclock|counter[25], FPGA_MiniProject, 1
instance = comp, \Mux0~22 , Mux0~22, FPGA_MiniProject, 1
instance = comp, \Mux0~23 , Mux0~23, FPGA_MiniProject, 1
instance = comp, \Mux0~24 , Mux0~24, FPGA_MiniProject, 1
instance = comp, \Mux0~18 , Mux0~18, FPGA_MiniProject, 1
instance = comp, \Mux0~19 , Mux0~19, FPGA_MiniProject, 1
instance = comp, \Mux0~20 , Mux0~20, FPGA_MiniProject, 1
instance = comp, \Mux0~15 , Mux0~15, FPGA_MiniProject, 1
instance = comp, \Mux0~16 , Mux0~16, FPGA_MiniProject, 1
instance = comp, \Mux0~17 , Mux0~17, FPGA_MiniProject, 1
instance = comp, \Mux0~21 , Mux0~21, FPGA_MiniProject, 1
instance = comp, \Mux0~25 , Mux0~25, FPGA_MiniProject, 1
instance = comp, \sample|Add0~37 , sample|Add0~37, FPGA_MiniProject, 1
instance = comp, \testWave|i[9]~DUPLICATE , testWave|i[9]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \testWave|Add1~1 , testWave|Add1~1, FPGA_MiniProject, 1
instance = comp, \testWave|i[0] , testWave|i[0], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~9 , testWave|Add1~9, FPGA_MiniProject, 1
instance = comp, \testWave|Add1~5 , testWave|Add1~5, FPGA_MiniProject, 1
instance = comp, \testWave|i[2]~DUPLICATE , testWave|i[2]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \testWave|Add1~13 , testWave|Add1~13, FPGA_MiniProject, 1
instance = comp, \testWave|i[3] , testWave|i[3], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~17 , testWave|Add1~17, FPGA_MiniProject, 1
instance = comp, \testWave|i[4]~DUPLICATE , testWave|i[4]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \testWave|Add1~125 , testWave|Add1~125, FPGA_MiniProject, 1
instance = comp, \testWave|i[5]~DUPLICATE , testWave|i[5]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \testWave|Add1~121 , testWave|Add1~121, FPGA_MiniProject, 1
instance = comp, \testWave|i[6]~DUPLICATE , testWave|i[6]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \testWave|Add1~117 , testWave|Add1~117, FPGA_MiniProject, 1
instance = comp, \testWave|i[7] , testWave|i[7], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~113 , testWave|Add1~113, FPGA_MiniProject, 1
instance = comp, \testWave|i[8] , testWave|i[8], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~109 , testWave|Add1~109, FPGA_MiniProject, 1
instance = comp, \testWave|i[9] , testWave|i[9], FPGA_MiniProject, 1
instance = comp, \testWave|i[5] , testWave|i[5], FPGA_MiniProject, 1
instance = comp, \testWave|i[6] , testWave|i[6], FPGA_MiniProject, 1
instance = comp, \testWave|Equal0~5 , testWave|Equal0~5, FPGA_MiniProject, 1
instance = comp, \testWave|i[2] , testWave|i[2], FPGA_MiniProject, 1
instance = comp, \testWave|Equal0~0 , testWave|Equal0~0, FPGA_MiniProject, 1
instance = comp, \testWave|Add1~105 , testWave|Add1~105, FPGA_MiniProject, 1
instance = comp, \testWave|i[10] , testWave|i[10], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~101 , testWave|Add1~101, FPGA_MiniProject, 1
instance = comp, \testWave|i[11] , testWave|i[11], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~97 , testWave|Add1~97, FPGA_MiniProject, 1
instance = comp, \testWave|i[12] , testWave|i[12], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~93 , testWave|Add1~93, FPGA_MiniProject, 1
instance = comp, \testWave|i[13]~DUPLICATE , testWave|i[13]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \testWave|Add1~89 , testWave|Add1~89, FPGA_MiniProject, 1
instance = comp, \testWave|i[14] , testWave|i[14], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~85 , testWave|Add1~85, FPGA_MiniProject, 1
instance = comp, \testWave|i[15] , testWave|i[15], FPGA_MiniProject, 1
instance = comp, \testWave|i[13] , testWave|i[13], FPGA_MiniProject, 1
instance = comp, \testWave|Equal0~4 , testWave|Equal0~4, FPGA_MiniProject, 1
instance = comp, \testWave|Add1~81 , testWave|Add1~81, FPGA_MiniProject, 1
instance = comp, \testWave|i[16] , testWave|i[16], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~77 , testWave|Add1~77, FPGA_MiniProject, 1
instance = comp, \testWave|i[17] , testWave|i[17], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~73 , testWave|Add1~73, FPGA_MiniProject, 1
instance = comp, \testWave|i[18] , testWave|i[18], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~69 , testWave|Add1~69, FPGA_MiniProject, 1
instance = comp, \testWave|i[19] , testWave|i[19], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~21 , testWave|Add1~21, FPGA_MiniProject, 1
instance = comp, \testWave|i[20] , testWave|i[20], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~61 , testWave|Add1~61, FPGA_MiniProject, 1
instance = comp, \testWave|i[21]~DUPLICATE , testWave|i[21]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \testWave|Add1~65 , testWave|Add1~65, FPGA_MiniProject, 1
instance = comp, \testWave|i[22] , testWave|i[22], FPGA_MiniProject, 1
instance = comp, \testWave|i[21] , testWave|i[21], FPGA_MiniProject, 1
instance = comp, \testWave|Equal0~3 , testWave|Equal0~3, FPGA_MiniProject, 1
instance = comp, \testWave|Add1~25 , testWave|Add1~25, FPGA_MiniProject, 1
instance = comp, \testWave|i[23]~DUPLICATE , testWave|i[23]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \testWave|Add1~53 , testWave|Add1~53, FPGA_MiniProject, 1
instance = comp, \testWave|i[24] , testWave|i[24], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~49 , testWave|Add1~49, FPGA_MiniProject, 1
instance = comp, \testWave|i[25] , testWave|i[25], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~57 , testWave|Add1~57, FPGA_MiniProject, 1
instance = comp, \testWave|i[26] , testWave|i[26], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~41 , testWave|Add1~41, FPGA_MiniProject, 1
instance = comp, \testWave|i[27] , testWave|i[27], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~37 , testWave|Add1~37, FPGA_MiniProject, 1
instance = comp, \testWave|i[28] , testWave|i[28], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~45 , testWave|Add1~45, FPGA_MiniProject, 1
instance = comp, \testWave|i[29] , testWave|i[29], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~33 , testWave|Add1~33, FPGA_MiniProject, 1
instance = comp, \testWave|i[30] , testWave|i[30], FPGA_MiniProject, 1
instance = comp, \testWave|Add1~29 , testWave|Add1~29, FPGA_MiniProject, 1
instance = comp, \testWave|i[31] , testWave|i[31], FPGA_MiniProject, 1
instance = comp, \testWave|i[0]~DUPLICATE , testWave|i[0]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \testWave|i[4] , testWave|i[4], FPGA_MiniProject, 1
instance = comp, \testWave|i[23] , testWave|i[23], FPGA_MiniProject, 1
instance = comp, \testWave|Equal0~1 , testWave|Equal0~1, FPGA_MiniProject, 1
instance = comp, \testWave|i[27]~DUPLICATE , testWave|i[27]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \testWave|Equal0~2 , testWave|Equal0~2, FPGA_MiniProject, 1
instance = comp, \testWave|Equal0~6 , testWave|Equal0~6, FPGA_MiniProject, 1
instance = comp, \testWave|i[1]~DUPLICATE , testWave|i[1]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \testWave|i[1] , testWave|i[1], FPGA_MiniProject, 1
instance = comp, \testWave|i[3]~DUPLICATE , testWave|i[3]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \testWave|sine~4 , testWave|sine~4, FPGA_MiniProject, 1
instance = comp, \testWave|sine~1 , testWave|sine~1, FPGA_MiniProject, 1
instance = comp, \testWave|sine~5 , testWave|sine~5, FPGA_MiniProject, 1
instance = comp, \testWave|sine~6 , testWave|sine~6, FPGA_MiniProject, 1
instance = comp, \testWave|sine~0 , testWave|sine~0, FPGA_MiniProject, 1
instance = comp, \testWave|sine~2 , testWave|sine~2, FPGA_MiniProject, 1
instance = comp, \testWave|Add0~13 , testWave|Add0~13, FPGA_MiniProject, 1
instance = comp, \testWave|Add0~29 , testWave|Add0~29, FPGA_MiniProject, 1
instance = comp, \testWave|Add0~25 , testWave|Add0~25, FPGA_MiniProject, 1
instance = comp, \testWave|Add0~9 , testWave|Add0~9, FPGA_MiniProject, 1
instance = comp, \testWave|Add0~21 , testWave|Add0~21, FPGA_MiniProject, 1
instance = comp, \testWave|data_out[5] , testWave|data_out[5], FPGA_MiniProject, 1
instance = comp, \switch0~input , switch0~input, FPGA_MiniProject, 1
instance = comp, \Ctrl|TWave_En~0 , Ctrl|TWave_En~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|TWave_En , Ctrl|TWave_En, FPGA_MiniProject, 1
instance = comp, \testWave|sine~3 , testWave|sine~3, FPGA_MiniProject, 1
instance = comp, \testWave|Add0~17 , testWave|Add0~17, FPGA_MiniProject, 1
instance = comp, \testWave|data_out[6] , testWave|data_out[6], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[4]~0 , adc_mega_0|ADC_CTRL|reading0[4]~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[0]~0 , adc_mega_0|ADC_CTRL|reading1[0]~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[4]~1 , adc_mega_0|ADC_CTRL|reading0[4]~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[6] , adc_mega_0|ADC_CTRL|reading0[6], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[6]~feeder , adc_mega_0|CH0[6]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[6] , adc_mega_0|CH0[6], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[5] , adc_mega_0|ADC_CTRL|reading0[5], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[5] , adc_mega_0|CH0[5], FPGA_MiniProject, 1
instance = comp, \sample|always2~4 , sample|always2~4, FPGA_MiniProject, 1
instance = comp, \testWave|data_out[0]~0 , testWave|data_out[0]~0, FPGA_MiniProject, 1
instance = comp, \testWave|data_out[0] , testWave|data_out[0], FPGA_MiniProject, 1
instance = comp, \testWave|data_out[1] , testWave|data_out[1], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[0]~feeder , adc_mega_0|ADC_CTRL|reading0[0]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[0] , adc_mega_0|ADC_CTRL|reading0[0], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[0] , adc_mega_0|CH0[0], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[1]~feeder , adc_mega_0|ADC_CTRL|reading0[1]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[1] , adc_mega_0|ADC_CTRL|reading0[1], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[1]~feeder , adc_mega_0|CH0[1]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[1] , adc_mega_0|CH0[1], FPGA_MiniProject, 1
instance = comp, \sample|always2~3 , sample|always2~3, FPGA_MiniProject, 1
instance = comp, \testWave|data_out[3] , testWave|data_out[3], FPGA_MiniProject, 1
instance = comp, \testWave|data_out[2] , testWave|data_out[2], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[2] , adc_mega_0|ADC_CTRL|reading0[2], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[2] , adc_mega_0|CH0[2], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[3]~feeder , adc_mega_0|ADC_CTRL|reading0[3]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[3] , adc_mega_0|ADC_CTRL|reading0[3], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[3]~DUPLICATE , adc_mega_0|CH0[3]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample|always2~5 , sample|always2~5, FPGA_MiniProject, 1
instance = comp, \testWave|Add0~5 , testWave|Add0~5, FPGA_MiniProject, 1
instance = comp, \testWave|Add0~1 , testWave|Add0~1, FPGA_MiniProject, 1
instance = comp, \testWave|data_out[8] , testWave|data_out[8], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[4]~feeder , adc_mega_0|ADC_CTRL|reading0[4]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[4] , adc_mega_0|ADC_CTRL|reading0[4], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[4]~feeder , adc_mega_0|CH0[4]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[4] , adc_mega_0|CH0[4], FPGA_MiniProject, 1
instance = comp, \testWave|data_out[4] , testWave|data_out[4], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[9] , adc_mega_0|ADC_CTRL|reading0[9], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[9] , adc_mega_0|CH0[9], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[10] , adc_mega_0|ADC_CTRL|reading0[10], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[10]~DUPLICATE , adc_mega_0|CH0[10]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample|always2~1 , sample|always2~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[7]~feeder , adc_mega_0|ADC_CTRL|reading0[7]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[7] , adc_mega_0|ADC_CTRL|reading0[7], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[7] , adc_mega_0|CH0[7], FPGA_MiniProject, 1
instance = comp, \testWave|data_out[7] , testWave|data_out[7], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[11] , adc_mega_0|ADC_CTRL|reading0[11], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[11]~feeder , adc_mega_0|CH0[11]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[11] , adc_mega_0|CH0[11], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[8]~feeder , adc_mega_0|ADC_CTRL|reading0[8]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading0[8] , adc_mega_0|ADC_CTRL|reading0[8], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[8] , adc_mega_0|CH0[8], FPGA_MiniProject, 1
instance = comp, \sample|always2~0 , sample|always2~0, FPGA_MiniProject, 1
instance = comp, \sample|Add0~17 , sample|Add0~17, FPGA_MiniProject, 1
instance = comp, \sample|Add0~13 , sample|Add0~13, FPGA_MiniProject, 1
instance = comp, \switch4~input , switch4~input, FPGA_MiniProject, 1
instance = comp, \Ctrl|hold1~0 , Ctrl|hold1~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|hold1 , Ctrl|hold1, FPGA_MiniProject, 1
instance = comp, \sample|always2~6 , sample|always2~6, FPGA_MiniProject, 1
instance = comp, \sample|Add0~1 , sample|Add0~1, FPGA_MiniProject, 1
instance = comp, \sample|Add0~5 , sample|Add0~5, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[11] , sample|samplecounter[11], FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[5]~DUPLICATE , sample|samplecounter[5]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[7] , sample|samplecounter[7], FPGA_MiniProject, 1
instance = comp, \sample|LessThan1~0 , sample|LessThan1~0, FPGA_MiniProject, 1
instance = comp, \sample|LessThan1~1 , sample|LessThan1~1, FPGA_MiniProject, 1
instance = comp, \sample|Add1~13 , sample|Add1~13, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[4]~0 , sample|triggercounter[4]~0, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[4]~1 , sample|triggercounter[4]~1, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[0]~DUPLICATE , sample|triggercounter[0]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample|Add1~17 , sample|Add1~17, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[1] , sample|triggercounter[1], FPGA_MiniProject, 1
instance = comp, \sample|Add1~25 , sample|Add1~25, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[2] , sample|triggercounter[2], FPGA_MiniProject, 1
instance = comp, \sample|Add1~21 , sample|Add1~21, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[3] , sample|triggercounter[3], FPGA_MiniProject, 1
instance = comp, \sample|Add1~9 , sample|Add1~9, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[4] , sample|triggercounter[4], FPGA_MiniProject, 1
instance = comp, \sample|Add1~5 , sample|Add1~5, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[5] , sample|triggercounter[5], FPGA_MiniProject, 1
instance = comp, \sample|Add1~33 , sample|Add1~33, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[6] , sample|triggercounter[6], FPGA_MiniProject, 1
instance = comp, \sample|Add1~37 , sample|Add1~37, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[7]~DUPLICATE , sample|triggercounter[7]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample|Add1~41 , sample|Add1~41, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[8] , sample|triggercounter[8], FPGA_MiniProject, 1
instance = comp, \sample|Add1~29 , sample|Add1~29, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[9]~DUPLICATE , sample|triggercounter[9]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample|Add1~45 , sample|Add1~45, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[10] , sample|triggercounter[10], FPGA_MiniProject, 1
instance = comp, \sample|Add1~1 , sample|Add1~1, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[11] , sample|triggercounter[11], FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[9] , sample|triggercounter[9], FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[10]~DUPLICATE , sample|triggercounter[10]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[7] , sample|triggercounter[7], FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[8]~DUPLICATE , sample|triggercounter[8]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter~0 , sample|samplecounter~0, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[0] , sample|triggercounter[0], FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[4]~DUPLICATE , sample|triggercounter[4]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample|triggercounter[5]~DUPLICATE , sample|triggercounter[5]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample|LessThan2~0 , sample|LessThan2~0, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter~1 , sample|samplecounter~1, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[5]~2 , sample|samplecounter[5]~2, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[7]~DUPLICATE , sample|samplecounter[7]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample|Add0~21 , sample|Add0~21, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[8] , sample|samplecounter[8], FPGA_MiniProject, 1
instance = comp, \sample|Add0~25 , sample|Add0~25, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[9] , sample|samplecounter[9], FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[10] , sample|samplecounter[10], FPGA_MiniProject, 1
instance = comp, \sample|LessThan0~1 , sample|LessThan0~1, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[0] , sample|samplecounter[0], FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[1]~DUPLICATE , sample|samplecounter[1]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[2]~DUPLICATE , sample|samplecounter[2]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample|LessThan0~0 , sample|LessThan0~0, FPGA_MiniProject, 1
instance = comp, \sample|LessThan0~2 , sample|LessThan0~2, FPGA_MiniProject, 1
instance = comp, \sample|always2~7 , sample|always2~7, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[0]~DUPLICATE , sample|samplecounter[0]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample|Add0~29 , sample|Add0~29, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[1] , sample|samplecounter[1], FPGA_MiniProject, 1
instance = comp, \sample|Add0~33 , sample|Add0~33, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[2] , sample|samplecounter[2], FPGA_MiniProject, 1
instance = comp, \sample|Add0~41 , sample|Add0~41, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[3] , sample|samplecounter[3], FPGA_MiniProject, 1
instance = comp, \sample|Add0~45 , sample|Add0~45, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[4] , sample|samplecounter[4], FPGA_MiniProject, 1
instance = comp, \sample|Add0~9 , sample|Add0~9, FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[5] , sample|samplecounter[5], FPGA_MiniProject, 1
instance = comp, \sample|samplecounter[6] , sample|samplecounter[6], FPGA_MiniProject, 1
instance = comp, \sample|LessThan1~2 , sample|LessThan1~2, FPGA_MiniProject, 1
instance = comp, \sample|always2~2 , sample|always2~2, FPGA_MiniProject, 1
instance = comp, \sample|sampleData~0 , sample|sampleData~0, FPGA_MiniProject, 1
instance = comp, \TCH0[2]~2 , TCH0[2]~2, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[3] , adc_mega_0|CH0[3], FPGA_MiniProject, 1
instance = comp, \TCH0[3]~4 , TCH0[3]~4, FPGA_MiniProject, 1
instance = comp, \TCH0[4]~3 , TCH0[4]~3, FPGA_MiniProject, 1
instance = comp, \testWave|data_out[5]~DUPLICATE , testWave|data_out[5]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \TCH0[5]~5 , TCH0[5]~5, FPGA_MiniProject, 1
instance = comp, \testWave|data_out[6]~DUPLICATE , testWave|data_out[6]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \TCH0[6]~6 , TCH0[6]~6, FPGA_MiniProject, 1
instance = comp, \TCH0[7]~8 , TCH0[7]~8, FPGA_MiniProject, 1
instance = comp, \TCH0[8]~7 , TCH0[8]~7, FPGA_MiniProject, 1
instance = comp, \TCH0[9]~9 , TCH0[9]~9, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[10] , adc_mega_0|CH0[10], FPGA_MiniProject, 1
instance = comp, \TCH0[10]~0 , TCH0[10]~0, FPGA_MiniProject, 1
instance = comp, \TCH0[11]~1 , TCH0[11]~1, FPGA_MiniProject, 1
instance = comp, \sample|sampleData_rtl_0|auto_generated|ram_block1a2 , sample|sampleData_rtl_0|auto_generated|ram_block1a2, FPGA_MiniProject, 1
instance = comp, \sample|outputData[8] , sample|outputData[8], FPGA_MiniProject, 1
instance = comp, \sample|outputData[11] , sample|outputData[11], FPGA_MiniProject, 1
instance = comp, \sample|outputData[9] , sample|outputData[9], FPGA_MiniProject, 1
instance = comp, \sample|outputData[10] , sample|outputData[10], FPGA_MiniProject, 1
instance = comp, \ShiftRight0~10 , ShiftRight0~10, FPGA_MiniProject, 1
instance = comp, \ShiftRight0~8 , ShiftRight0~8, FPGA_MiniProject, 1
instance = comp, \sample|outputData[7] , sample|outputData[7], FPGA_MiniProject, 1
instance = comp, \ShiftRight0~7 , ShiftRight0~7, FPGA_MiniProject, 1
instance = comp, \ShiftRight0~4 , ShiftRight0~4, FPGA_MiniProject, 1
instance = comp, \sample|outputData[6]~feeder , sample|outputData[6]~feeder, FPGA_MiniProject, 1
instance = comp, \sample|outputData[6] , sample|outputData[6], FPGA_MiniProject, 1
instance = comp, \ShiftRight0~3 , ShiftRight0~3, FPGA_MiniProject, 1
instance = comp, \ShiftRight0~16 , ShiftRight0~16, FPGA_MiniProject, 1
instance = comp, \sample|outputData[5]~feeder , sample|outputData[5]~feeder, FPGA_MiniProject, 1
instance = comp, \sample|outputData[5] , sample|outputData[5], FPGA_MiniProject, 1
instance = comp, \ShiftRight0~15 , ShiftRight0~15, FPGA_MiniProject, 1
instance = comp, \sample|outputData[4] , sample|outputData[4], FPGA_MiniProject, 1
instance = comp, \ShiftRight0~11 , ShiftRight0~11, FPGA_MiniProject, 1
instance = comp, \sample|outputData[3] , sample|outputData[3], FPGA_MiniProject, 1
instance = comp, \ShiftRight0~6 , ShiftRight0~6, FPGA_MiniProject, 1
instance = comp, \ShiftRight0~9 , ShiftRight0~9, FPGA_MiniProject, 1
instance = comp, \sample|outputData[2] , sample|outputData[2], FPGA_MiniProject, 1
instance = comp, \ShiftRight0~2 , ShiftRight0~2, FPGA_MiniProject, 1
instance = comp, \ShiftRight0~5 , ShiftRight0~5, FPGA_MiniProject, 1
instance = comp, \TCH0[0]~10 , TCH0[0]~10, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH0[1]~DUPLICATE , adc_mega_0|CH0[1]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \TCH0[1]~11 , TCH0[1]~11, FPGA_MiniProject, 1
instance = comp, \sample|sampleData_rtl_0|auto_generated|ram_block1a0 , sample|sampleData_rtl_0|auto_generated|ram_block1a0, FPGA_MiniProject, 1
instance = comp, \sample|outputData[1] , sample|outputData[1], FPGA_MiniProject, 1
instance = comp, \ShiftRight0~14 , ShiftRight0~14, FPGA_MiniProject, 1
instance = comp, \ShiftRight0~17 , ShiftRight0~17, FPGA_MiniProject, 1
instance = comp, \sample|outputData[0] , sample|outputData[0], FPGA_MiniProject, 1
instance = comp, \ShiftRight0~12 , ShiftRight0~12, FPGA_MiniProject, 1
instance = comp, \ShiftRight0~13 , ShiftRight0~13, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add1~21 , VGA|gaw|Add1~21, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add1~25 , VGA|gaw|Add1~25, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add1~9 , VGA|gaw|Add1~9, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add1~13 , VGA|gaw|Add1~13, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add1~17 , VGA|gaw|Add1~17, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add1~41 , VGA|gaw|Add1~41, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add1~45 , VGA|gaw|Add1~45, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add1~49 , VGA|gaw|Add1~49, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add1~29 , VGA|gaw|Add1~29, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Equal0~0 , VGA|gaw|Equal0~0, FPGA_MiniProject, 1
instance = comp, \ShiftRight0~1 , ShiftRight0~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add8~29 , Ctrl|Add8~29, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[9] , Ctrl|offset1[9], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add8~1 , Ctrl|Add8~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset1[10] , Ctrl|offset1[10], FPGA_MiniProject, 1
instance = comp, \ShiftRight0~0 , ShiftRight0~0, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add1~33 , VGA|gaw|Add1~33, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add1~1 , VGA|gaw|Add1~1, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add1~5 , VGA|gaw|Add1~5, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add1~37 , VGA|gaw|Add1~37, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~26 , VGA|gaw|always0~26, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~27 , VGA|gaw|always0~27, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX_EN , Ctrl|cursorX_EN, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add6~21 , Ctrl|Add6~21, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[10]~0 , Ctrl|cursorX2[10]~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[0] , Ctrl|cursorX2[0], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add6~25 , Ctrl|Add6~25, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[1]~2 , Ctrl|cursorX2[1]~2, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[1] , Ctrl|cursorX2[1], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add6~29 , Ctrl|Add6~29, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[2] , Ctrl|cursorX2[2], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add6~33 , Ctrl|Add6~33, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[3]~3 , Ctrl|cursorX2[3]~3, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[3] , Ctrl|cursorX2[3], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add6~37 , Ctrl|Add6~37, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[4]~4 , Ctrl|cursorX2[4]~4, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[4] , Ctrl|cursorX2[4], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add6~41 , Ctrl|Add6~41, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[5] , Ctrl|cursorX2[5], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~20 , VGA|gaw|always0~20, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add6~9 , Ctrl|Add6~9, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[6]~1 , Ctrl|cursorX2[6]~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[6] , Ctrl|cursorX2[6], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add6~13 , Ctrl|Add6~13, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[7] , Ctrl|cursorX2[7], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add6~17 , Ctrl|Add6~17, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[8] , Ctrl|cursorX2[8], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add6~1 , Ctrl|Add6~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[9] , Ctrl|cursorX2[9], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add6~5 , Ctrl|Add6~5, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX2[10] , Ctrl|cursorX2[10], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~19 , VGA|gaw|always0~19, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Equal3~0 , VGA|gaw|Equal3~0, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~18 , VGA|gaw|always0~18, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~21 , VGA|gaw|always0~21, FPGA_MiniProject, 1
instance = comp, \Ctrl|always0~3 , Ctrl|always0~3, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add4~21 , Ctrl|Add4~21, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1[9]~1 , Ctrl|cursorX1[9]~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1[10]~2 , Ctrl|cursorX1[10]~2, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1[0] , Ctrl|cursorX1[0], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add4~25 , Ctrl|Add4~25, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1[1] , Ctrl|cursorX1[1], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add4~29 , Ctrl|Add4~29, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1[2] , Ctrl|cursorX1[2], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add4~33 , Ctrl|Add4~33, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1[3] , Ctrl|cursorX1[3], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add4~37 , Ctrl|Add4~37, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1[4] , Ctrl|cursorX1[4], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add4~41 , Ctrl|Add4~41, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1~3 , Ctrl|cursorX1~3, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1[5] , Ctrl|cursorX1[5], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~16 , VGA|gaw|always0~16, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~15 , VGA|gaw|always0~15, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add4~9 , Ctrl|Add4~9, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1[6] , Ctrl|cursorX1[6], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add4~13 , Ctrl|Add4~13, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1[7] , Ctrl|cursorX1[7], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add4~17 , Ctrl|Add4~17, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1[8] , Ctrl|cursorX1[8], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~14 , VGA|gaw|always0~14, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add4~1 , Ctrl|Add4~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1[9] , Ctrl|cursorX1[9], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add4~5 , Ctrl|Add4~5, FPGA_MiniProject, 1
instance = comp, \Ctrl|cursorX1[10] , Ctrl|cursorX1[10], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Equal2~0 , VGA|gaw|Equal2~0, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~17 , VGA|gaw|always0~17, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~15 , VGA|gaw|pixel_R~15, FPGA_MiniProject, 1
instance = comp, \Ctrl|shiftDown2[0]~3 , Ctrl|shiftDown2[0]~3, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[0]~0 , Ctrl|offset2[0]~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|shiftDown2[3]~1 , Ctrl|shiftDown2[3]~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|shiftDown2[0] , Ctrl|shiftDown2[0], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add14~2 , Ctrl|Add14~2, FPGA_MiniProject, 1
instance = comp, \Ctrl|shiftDown2[1] , Ctrl|shiftDown2[1], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add14~1 , Ctrl|Add14~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|shiftDown2[2] , Ctrl|shiftDown2[2], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add14~0 , Ctrl|Add14~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|shiftDown2[3] , Ctrl|shiftDown2[3], FPGA_MiniProject, 1
instance = comp, \Ctrl|always4~0 , Ctrl|always4~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add18~1 , Ctrl|Add18~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|sampleAdjust2[0]~0 , Ctrl|sampleAdjust2[0]~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|sampleAdjust2[0] , Ctrl|sampleAdjust2[0], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add18~5 , Ctrl|Add18~5, FPGA_MiniProject, 1
instance = comp, \Ctrl|sampleAdjust2[1] , Ctrl|sampleAdjust2[1], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add18~9 , Ctrl|Add18~9, FPGA_MiniProject, 1
instance = comp, \Ctrl|sampleAdjust2[2] , Ctrl|sampleAdjust2[2], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add18~13 , Ctrl|Add18~13, FPGA_MiniProject, 1
instance = comp, \Ctrl|sampleAdjust2[3] , Ctrl|sampleAdjust2[3], FPGA_MiniProject, 1
instance = comp, \Mux1~3 , Mux1~3, FPGA_MiniProject, 1
instance = comp, \Mux1~4 , Mux1~4, FPGA_MiniProject, 1
instance = comp, \Mux1~5 , Mux1~5, FPGA_MiniProject, 1
instance = comp, \Mux1~0 , Mux1~0, FPGA_MiniProject, 1
instance = comp, \Mux1~1 , Mux1~1, FPGA_MiniProject, 1
instance = comp, \Mux1~2 , Mux1~2, FPGA_MiniProject, 1
instance = comp, \Mux1~6 , Mux1~6, FPGA_MiniProject, 1
instance = comp, \Mux1~8 , Mux1~8, FPGA_MiniProject, 1
instance = comp, \Mux1~7 , Mux1~7, FPGA_MiniProject, 1
instance = comp, \Mux1~9 , Mux1~9, FPGA_MiniProject, 1
instance = comp, \Mux1~10 , Mux1~10, FPGA_MiniProject, 1
instance = comp, \Mux1~11 , Mux1~11, FPGA_MiniProject, 1
instance = comp, \Mux1~12 , Mux1~12, FPGA_MiniProject, 1
instance = comp, \Mux1~13 , Mux1~13, FPGA_MiniProject, 1
instance = comp, \Mux1~14 , Mux1~14, FPGA_MiniProject, 1
instance = comp, \Mux1~18 , Mux1~18, FPGA_MiniProject, 1
instance = comp, \Mux1~19 , Mux1~19, FPGA_MiniProject, 1
instance = comp, \Mux1~20 , Mux1~20, FPGA_MiniProject, 1
instance = comp, \Mux1~15 , Mux1~15, FPGA_MiniProject, 1
instance = comp, \Mux1~16 , Mux1~16, FPGA_MiniProject, 1
instance = comp, \Mux1~17 , Mux1~17, FPGA_MiniProject, 1
instance = comp, \Mux1~21 , Mux1~21, FPGA_MiniProject, 1
instance = comp, \Mux1~22 , Mux1~22, FPGA_MiniProject, 1
instance = comp, \Mux1~23 , Mux1~23, FPGA_MiniProject, 1
instance = comp, \Mux1~24 , Mux1~24, FPGA_MiniProject, 1
instance = comp, \Mux1~25 , Mux1~25, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add18~17 , Ctrl|Add18~17, FPGA_MiniProject, 1
instance = comp, \Ctrl|sampleAdjust2[4] , Ctrl|sampleAdjust2[4], FPGA_MiniProject, 1
instance = comp, \sample2|Add0~17 , sample2|Add0~17, FPGA_MiniProject, 1
instance = comp, \sample2|LessThan0~1 , sample2|LessThan0~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[0]~1 , adc_mega_0|ADC_CTRL|reading1[0]~1, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[0]~2 , adc_mega_0|ADC_CTRL|reading1[0]~2, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[4] , adc_mega_0|ADC_CTRL|reading1[4], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[4] , adc_mega_0|CH1[4], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[2] , adc_mega_0|ADC_CTRL|reading1[2], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[2]~feeder , adc_mega_0|CH1[2]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[2] , adc_mega_0|CH1[2], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[0] , adc_mega_0|ADC_CTRL|reading1[0], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[0] , adc_mega_0|CH1[0], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|dout_shift_reg[4] , adc_mega_0|ADC_CTRL|dout_shift_reg[4], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[5] , adc_mega_0|ADC_CTRL|reading1[5], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[5] , adc_mega_0|CH1[5], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[3]~feeder , adc_mega_0|ADC_CTRL|reading1[3]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[3] , adc_mega_0|ADC_CTRL|reading1[3], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[3]~feeder , adc_mega_0|CH1[3]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[3] , adc_mega_0|CH1[3], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[1]~feeder , adc_mega_0|ADC_CTRL|reading1[1]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[1] , adc_mega_0|ADC_CTRL|reading1[1], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[1] , adc_mega_0|CH1[1], FPGA_MiniProject, 1
instance = comp, \sample2|always2~0 , sample2|always2~0, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[8] , adc_mega_0|ADC_CTRL|reading1[8], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[8]~feeder , adc_mega_0|CH1[8]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[8] , adc_mega_0|CH1[8], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[9] , adc_mega_0|ADC_CTRL|reading1[9], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[9]~feeder , adc_mega_0|CH1[9]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[9] , adc_mega_0|CH1[9], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[10] , adc_mega_0|ADC_CTRL|reading1[10], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[10] , adc_mega_0|CH1[10], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[11] , adc_mega_0|ADC_CTRL|reading1[11], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[11]~feeder , adc_mega_0|CH1[11]~feeder, FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[11] , adc_mega_0|CH1[11], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[6] , adc_mega_0|ADC_CTRL|reading1[6], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[6] , adc_mega_0|CH1[6], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|ADC_CTRL|reading1[7] , adc_mega_0|ADC_CTRL|reading1[7], FPGA_MiniProject, 1
instance = comp, \adc_mega_0|CH1[7] , adc_mega_0|CH1[7], FPGA_MiniProject, 1
instance = comp, \sample2|always2~1 , sample2|always2~1, FPGA_MiniProject, 1
instance = comp, \sample2|LessThan1~0 , sample2|LessThan1~0, FPGA_MiniProject, 1
instance = comp, \sample2|LessThan0~3 , sample2|LessThan0~3, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[5]~0 , sample2|triggercounter[5]~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|hold2~0 , Ctrl|hold2~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|hold2~1 , Ctrl|hold2~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|hold2 , Ctrl|hold2, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[5]~1 , sample2|triggercounter[5]~1, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[5]~DUPLICATE , sample2|triggercounter[5]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample2|Add1~25 , sample2|Add1~25, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[0] , sample2|triggercounter[0], FPGA_MiniProject, 1
instance = comp, \sample2|Add1~21 , sample2|Add1~21, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[1] , sample2|triggercounter[1], FPGA_MiniProject, 1
instance = comp, \sample2|Add1~17 , sample2|Add1~17, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[2] , sample2|triggercounter[2], FPGA_MiniProject, 1
instance = comp, \sample2|Add1~13 , sample2|Add1~13, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[3] , sample2|triggercounter[3], FPGA_MiniProject, 1
instance = comp, \sample2|Add1~9 , sample2|Add1~9, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[4] , sample2|triggercounter[4], FPGA_MiniProject, 1
instance = comp, \sample2|Add1~5 , sample2|Add1~5, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[5] , sample2|triggercounter[5], FPGA_MiniProject, 1
instance = comp, \sample2|LessThan2~0 , sample2|LessThan2~0, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[6] , sample2|samplecounter[6], FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[9] , sample2|samplecounter[9], FPGA_MiniProject, 1
instance = comp, \sample2|LessThan1~1 , sample2|LessThan1~1, FPGA_MiniProject, 1
instance = comp, \sample2|Add1~29 , sample2|Add1~29, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[6] , sample2|triggercounter[6], FPGA_MiniProject, 1
instance = comp, \sample2|Add1~45 , sample2|Add1~45, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[7] , sample2|triggercounter[7], FPGA_MiniProject, 1
instance = comp, \sample2|Add1~41 , sample2|Add1~41, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[8] , sample2|triggercounter[8], FPGA_MiniProject, 1
instance = comp, \sample2|Add1~37 , sample2|Add1~37, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[9] , sample2|triggercounter[9], FPGA_MiniProject, 1
instance = comp, \sample2|Add1~33 , sample2|Add1~33, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[10] , sample2|triggercounter[10], FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[7]~DUPLICATE , sample2|triggercounter[7]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[8]~DUPLICATE , sample2|triggercounter[8]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter~0 , sample2|samplecounter~0, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[11]~DUPLICATE , sample2|triggercounter[11]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample2|Add1~1 , sample2|Add1~1, FPGA_MiniProject, 1
instance = comp, \sample2|triggercounter[11] , sample2|triggercounter[11], FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter~1 , sample2|samplecounter~1, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[8]~2 , sample2|samplecounter[8]~2, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[4]~DUPLICATE , sample2|samplecounter[4]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[3]~DUPLICATE , sample2|samplecounter[3]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample2|LessThan0~0 , sample2|LessThan0~0, FPGA_MiniProject, 1
instance = comp, \sample2|always2~2 , sample2|always2~2, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[0] , sample2|samplecounter[0], FPGA_MiniProject, 1
instance = comp, \sample2|Add0~21 , sample2|Add0~21, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[1] , sample2|samplecounter[1], FPGA_MiniProject, 1
instance = comp, \sample2|Add0~13 , sample2|Add0~13, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[2] , sample2|samplecounter[2], FPGA_MiniProject, 1
instance = comp, \sample2|Add0~9 , sample2|Add0~9, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[3] , sample2|samplecounter[3], FPGA_MiniProject, 1
instance = comp, \sample2|Add0~5 , sample2|Add0~5, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[4] , sample2|samplecounter[4], FPGA_MiniProject, 1
instance = comp, \sample2|Add0~1 , sample2|Add0~1, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[5] , sample2|samplecounter[5], FPGA_MiniProject, 1
instance = comp, \sample2|Add0~29 , sample2|Add0~29, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[6]~DUPLICATE , sample2|samplecounter[6]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample2|Add0~25 , sample2|Add0~25, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[7] , sample2|samplecounter[7], FPGA_MiniProject, 1
instance = comp, \sample2|Add0~33 , sample2|Add0~33, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[8] , sample2|samplecounter[8], FPGA_MiniProject, 1
instance = comp, \sample2|Add0~37 , sample2|Add0~37, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[9]~DUPLICATE , sample2|samplecounter[9]~DUPLICATE, FPGA_MiniProject, 1
instance = comp, \sample2|Add0~45 , sample2|Add0~45, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[10] , sample2|samplecounter[10], FPGA_MiniProject, 1
instance = comp, \sample2|Add0~41 , sample2|Add0~41, FPGA_MiniProject, 1
instance = comp, \sample2|samplecounter[11] , sample2|samplecounter[11], FPGA_MiniProject, 1
instance = comp, \sample2|LessThan0~2 , sample2|LessThan0~2, FPGA_MiniProject, 1
instance = comp, \sample2|LessThan1~2 , sample2|LessThan1~2, FPGA_MiniProject, 1
instance = comp, \sample2|sampleData~0 , sample2|sampleData~0, FPGA_MiniProject, 1
instance = comp, \sample2|sampleData_rtl_0|auto_generated|ram_block1a2 , sample2|sampleData_rtl_0|auto_generated|ram_block1a2, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~10 , ShiftRight1~10, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add10~17 , Ctrl|Add10~17, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[0]~1 , Ctrl|offset2[0]~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[0] , Ctrl|offset2[0], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add10~21 , Ctrl|Add10~21, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[1] , Ctrl|offset2[1], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add10~5 , Ctrl|Add10~5, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[2] , Ctrl|offset2[2], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add10~9 , Ctrl|Add10~9, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[3]~2 , Ctrl|offset2[3]~2, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[3] , Ctrl|offset2[3], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add10~13 , Ctrl|Add10~13, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[4] , Ctrl|offset2[4], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add10~33 , Ctrl|Add10~33, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[5] , Ctrl|offset2[5], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add10~37 , Ctrl|Add10~37, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[6]~3 , Ctrl|offset2[6]~3, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[6] , Ctrl|offset2[6], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add10~41 , Ctrl|Add10~41, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[7]~4 , Ctrl|offset2[7]~4, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[7] , Ctrl|offset2[7], FPGA_MiniProject, 1
instance = comp, \Ctrl|Add10~25 , Ctrl|Add10~25, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[8] , Ctrl|offset2[8], FPGA_MiniProject, 1
instance = comp, \ShiftRight1~8 , ShiftRight1~8, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~7 , ShiftRight1~7, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~4 , ShiftRight1~4, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~3 , ShiftRight1~3, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~16 , ShiftRight1~16, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~15 , ShiftRight1~15, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~11 , ShiftRight1~11, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~6 , ShiftRight1~6, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~9 , ShiftRight1~9, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~2 , ShiftRight1~2, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~5 , ShiftRight1~5, FPGA_MiniProject, 1
instance = comp, \sample2|sampleData_rtl_0|auto_generated|ram_block1a0 , sample2|sampleData_rtl_0|auto_generated|ram_block1a0, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~14 , ShiftRight1~14, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~17 , ShiftRight1~17, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~12 , ShiftRight1~12, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~13 , ShiftRight1~13, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add2~21 , VGA|gaw|Add2~21, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add2~25 , VGA|gaw|Add2~25, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add2~9 , VGA|gaw|Add2~9, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add2~13 , VGA|gaw|Add2~13, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add2~17 , VGA|gaw|Add2~17, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add2~41 , VGA|gaw|Add2~41, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add2~45 , VGA|gaw|Add2~45, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add2~49 , VGA|gaw|Add2~49, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add2~29 , VGA|gaw|Add2~29, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Equal1~0 , VGA|gaw|Equal1~0, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~31 , VGA|gaw|always0~31, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add10~29 , Ctrl|Add10~29, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[9] , Ctrl|offset2[9], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add2~33 , VGA|gaw|Add2~33, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~1 , ShiftRight1~1, FPGA_MiniProject, 1
instance = comp, \ShiftRight1~0 , ShiftRight1~0, FPGA_MiniProject, 1
instance = comp, \Ctrl|Add10~1 , Ctrl|Add10~1, FPGA_MiniProject, 1
instance = comp, \Ctrl|offset2[10] , Ctrl|offset2[10], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add2~1 , VGA|gaw|Add2~1, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add2~5 , VGA|gaw|Add2~5, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|Add2~37 , VGA|gaw|Add2~37, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~32 , VGA|gaw|always0~32, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~22 , VGA|gaw|always0~22, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~23 , VGA|gaw|always0~23, FPGA_MiniProject, 1
instance = comp, \Ctrl|Wave1_EN , Ctrl|Wave1_EN, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~24 , VGA|gaw|always0~24, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~25 , VGA|gaw|always0~25, FPGA_MiniProject, 1
instance = comp, \Ctrl|Wave2_EN , Ctrl|Wave2_EN, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~29 , VGA|gaw|always0~29, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~28 , VGA|gaw|always0~28, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|always0~30 , VGA|gaw|always0~30, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~16 , VGA|gaw|pixel_R~16, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R[0] , VGA|gaw|pixel_R[0], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|red_out[0]~0 , VGA|gaw|red_out[0]~0, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_B~0 , VGA|gaw|pixel_B~0, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_R~17 , VGA|gaw|pixel_R~17, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_B~1 , VGA|gaw|pixel_B~1, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_B[0] , VGA|gaw|pixel_B[0], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|blue_out[0]~0 , VGA|gaw|blue_out[0]~0, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_G~0 , VGA|gaw|pixel_G~0, FPGA_MiniProject, 1
instance = comp, \VGA|gaw|pixel_G[0] , VGA|gaw|pixel_G[0], FPGA_MiniProject, 1
instance = comp, \VGA|gaw|green_out[0]~0 , VGA|gaw|green_out[0]~0, FPGA_MiniProject, 1
instance = comp, \sample2|resamplereg~0 , sample2|resamplereg~0, FPGA_MiniProject, 1
instance = comp, \sample2|resamplereg , sample2|resamplereg, FPGA_MiniProject, 1
instance = comp, \switch6~input , switch6~input, FPGA_MiniProject, 1
instance = comp, \switch7~input , switch7~input, FPGA_MiniProject, 1
instance = comp, \ADCin[0]~input , ADCin[0]~input, FPGA_MiniProject, 1
instance = comp, \ADCin[1]~input , ADCin[1]~input, FPGA_MiniProject, 1
instance = comp, \ADCin[2]~input , ADCin[2]~input, FPGA_MiniProject, 1
instance = comp, \ADCin[3]~input , ADCin[3]~input, FPGA_MiniProject, 1
instance = comp, \ADCin[4]~input , ADCin[4]~input, FPGA_MiniProject, 1
instance = comp, \ADCin[5]~input , ADCin[5]~input, FPGA_MiniProject, 1
instance = comp, \ADCin[6]~input , ADCin[6]~input, FPGA_MiniProject, 1
instance = comp, \ADCin[7]~input , ADCin[7]~input, FPGA_MiniProject, 1
instance = comp, \ADCin[8]~input , ADCin[8]~input, FPGA_MiniProject, 1
instance = comp, \ADCin[9]~input , ADCin[9]~input, FPGA_MiniProject, 1
instance = comp, \ADCin[10]~input , ADCin[10]~input, FPGA_MiniProject, 1
instance = comp, \ADCin[11]~input , ADCin[11]~input, FPGA_MiniProject, 1
instance = comp, \ADCin[12]~input , ADCin[12]~input, FPGA_MiniProject, 1
instance = comp, \ADCin[13]~input , ADCin[13]~input, FPGA_MiniProject, 1
instance = comp, \OutOfRange~input , OutOfRange~input, FPGA_MiniProject, 1
