;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 120, 0
	SPL 0, <1
	ADD 210, @31
	SLT 0, -10
	ADD 210, @31
	ADD 1, 10
	ADD 1, 10
	SUB 0, <-0
	JMP 90, <-19
	SUB #1, 2
	SUB @121, -103
	ADD 907, @-190
	JMP 712, <250
	CMP @27, 500
	SUB 120, 0
	DJN -101, @-20
	SLT 10, 20
	ADD #1, 2
	SLT -702, -10
	SUB @127, 106
	ADD 210, @30
	SLT <11, @2
	SUB 0, <-0
	SUB 0, <-0
	SUB 90, @-19
	SUB @121, -103
	SUB #1, 2
	SLT <10, @2
	ADD 1, 10
	JMP -101, @-20
	SLT 20, @11
	SUB #130, 1
	SUB 120, 0
	CMP @121, -103
	SLT 211, @31
	SUB @-127, 100
	SPL 907, -190
	ADD @0, @1
	ADD 211, @31
	SUB @127, 106
	SUB @-127, 100
	SUB #102, -101
	SUB -702, -10
	CMP -207, <-120
	SPL 0, -202
	CMP -207, <-120
	SUB @0, @1
	SUB @0, @1
