{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "# D Flip-Flops in Digital Design\n\n*The fundamental building block of sequential logic*\n\n---\n\n## Prerequisites\n\nThis tutorial assumes familiarity with:\n\n- **Binary numbers** \u2014 understanding 0s and 1s, HIGH and LOW voltage levels\n- **Logic gates** (AND, OR, NOT) \u2014 basic combinational building blocks\n- **Truth tables** \u2014 how to read input/output relationships\n\nNo prior knowledge of sequential logic or timing is required \u2014 we'll build that understanding here.\n\n---\n\n## Why Do We Need Flip-Flops?\n\nCombinational circuits have no memory \u2014 their outputs depend only on current inputs. But real digital systems need to:\n\n- **Store data** (registers, memory)\n- **Count events** (counters)\n- **Track state** (state machines)\n- **Synchronize signals** (clock domain crossing)\n\n**Flip-flops** are the solution: they're 1-bit memory elements that store a value until told to change."
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Latch vs Flip-Flop\n",
    "\n",
    "Before diving into flip-flops, let's understand the distinction:\n",
    "\n",
    "| Type | Triggered By | Behavior |\n",
    "|------|--------------|----------|\n",
    "| **Latch** | Level (HIGH or LOW) | Transparent when enabled, holds when disabled |\n",
    "| **Flip-Flop** | Edge (rising or falling) | Captures input only at the clock edge |\n",
    "\n",
    "**Flip-flops are preferred** in synchronous design because:\n",
    "- Predictable timing \u2014 changes happen only at clock edges\n",
    "- Easier to analyze \u2014 one reference point per clock cycle\n",
    "- Avoids race conditions that plague level-sensitive latches"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## The D Flip-Flop\n",
    "\n",
    "The **D (Data) flip-flop** is the most common type. It has:\n",
    "\n",
    "- **D (Data input)**: The value to be stored\n",
    "- **CLK (Clock)**: The timing signal that triggers capture\n",
    "- **Q (Output)**: The stored value\n",
    "- **Q\u0304 (Inverted output)**: The complement of Q (optional)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input",
     "remove-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "from matplotlib.patches import FancyBboxPatch, FancyArrowPatch\n",
    "\n",
    "fig, ax = plt.subplots(figsize=(8, 5))\n",
    "ax.axis('off')\n",
    "ax.set_xlim(0, 100)\n",
    "ax.set_ylim(0, 70)\n",
    "ax.set_title('D Flip-Flop Symbol', fontsize=14, fontweight='bold')\n",
    "\n",
    "# Main box\n",
    "box = FancyBboxPatch((30, 20), 40, 35, boxstyle='round,pad=0.02',\n",
    "                     facecolor='#dbeafe', edgecolor='#3b82f6', linewidth=3)\n",
    "ax.add_patch(box)\n",
    "\n",
    "# D input\n",
    "ax.plot([15, 30], [45, 45], color='#374151', lw=2)\n",
    "ax.text(13, 45, 'D', fontsize=14, fontweight='bold', ha='right', va='center')\n",
    "ax.text(33, 45, 'D', fontsize=12, ha='left', va='center', color='#1e40af')\n",
    "\n",
    "# Clock input with triangle\n",
    "ax.plot([15, 30], [30, 30], color='#374151', lw=2)\n",
    "ax.text(13, 30, 'CLK', fontsize=14, fontweight='bold', ha='right', va='center')\n",
    "# Clock triangle\n",
    "ax.plot([30, 35, 30], [33, 30, 27], color='#1e40af', lw=2)\n",
    "\n",
    "# Q output\n",
    "ax.plot([70, 85], [45, 45], color='#374151', lw=2)\n",
    "ax.text(87, 45, 'Q', fontsize=14, fontweight='bold', ha='left', va='center')\n",
    "ax.text(67, 45, 'Q', fontsize=12, ha='right', va='center', color='#1e40af')\n",
    "\n",
    "# Q-bar output\n",
    "ax.plot([70, 85], [30, 30], color='#374151', lw=2)\n",
    "ax.text(87, 30, 'Q\u0304', fontsize=14, fontweight='bold', ha='left', va='center')\n",
    "ax.text(67, 30, 'Q\u0304', fontsize=12, ha='right', va='center', color='#1e40af')\n",
    "\n",
    "# Label\n",
    "ax.text(50, 12, 'Rising-edge triggered D Flip-Flop', ha='center', fontsize=11, color='#6b7280')\n",
    "ax.text(50, 6, 'Triangle on CLK indicates edge-triggering', ha='center', fontsize=10, color='#9ca3af', style='italic')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "### Truth Table\n\nIn truth tables for sequential circuits, **Q(next)** represents the value Q will have *after* the clock edge \u2014 the \"next state\" of the output.\n\n| CLK | D | Q(next) | Description |\n|-----|---|---------|-------------|\n| \u2191   | 0 | 0       | Captures 0 on rising edge |\n| \u2191   | 1 | 1       | Captures 1 on rising edge |\n| \u2014   | X | Q       | No edge \u2192 Q unchanged |\n\n**Key insight:** Q only changes at the rising edge (\u2191) of CLK. At all other times, Q holds its value regardless of what D does.\n\n---\n\n## How to Read a Timing Diagram\n\nThroughout this tutorial, we'll use **timing diagrams** to visualize flip-flop behavior. Here's how to read them:\n\n**The basics:**\n- **Horizontal axis** = Time (progressing left to right)\n- **Vertical axis** = Signal value (LOW=0 at bottom, HIGH=1 at top)\n- **Each row** = One signal (labeled on the left: CLK, D, Q, etc.)\n- **Vertical dashed lines** = Clock edges (reference points)\n\n**Signal shapes:**\n- **Square wave** (CLK): Alternates HIGH/LOW periodically\n- **Step changes**: Signal transitions from one level to another\n- **Flat sections**: Signal holding steady\n\n**Reading tip:** At each clock edge, look at what D is doing, then see how Q responds. This cause-and-effect relationship is what timing diagrams reveal."
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "---\n\n## Edge-Triggered Behavior\n\nThe defining characteristic of a flip-flop is **edge triggering**. Let's visualize this.\n\n**About the example values:** The D input pattern was deliberately chosen to illustrate key behaviors:\n\n- **D=1 before edge 1** (cycles 0.3-0.7): Shows a value that IS captured at the rising edge\n- **D=1 between edges** (cycles 1.3-1.8): Shows that changes between clock edges are IGNORED\n- **D=1 stable across edge 3** (cycles 2.7-4.2): Shows normal capture of a stable signal\n- **D=1 across edges 6-7** (cycles 5.7-7.3): Shows consecutive captures of the same value\n- **D=1 between edges** (cycles 8.3-8.7): Another example of mid-cycle change being ignored\n\nThis pattern demonstrates the core principle: **only the value of D at the exact moment of the rising edge matters**."
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input",
     "remove-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(3, 1, figsize=(12, 6), sharex=True)\n",
    "fig.suptitle('D Flip-Flop: Edge-Triggered Capture', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 10, 0.01)\n",
    "\n",
    "# Clock\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(10):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "# D input - changes at various times\n",
    "d_signal = np.zeros_like(t)\n",
    "d_signal[(t >= 0.3) & (t < 0.7)] = 1   # Before edge 1 - will be captured\n",
    "d_signal[(t >= 1.3) & (t < 1.8)] = 1   # Between edges - won't affect Q\n",
    "d_signal[(t >= 2.7) & (t < 4.2)] = 1   # Stable across edge 3 - captured\n",
    "d_signal[(t >= 5.7) & (t < 7.3)] = 1   # Stable across edges 6,7 - captured\n",
    "d_signal[(t >= 8.3) & (t < 8.7)] = 1   # Between edges - won't be captured\n",
    "\n",
    "# Q output - only changes at rising edges based on D value at that instant\n",
    "# Edge 0: D=0, Edge 1: D=1, Edge 2: D=0, Edge 3: D=1, Edge 4: D=1\n",
    "# Edge 5: D=0, Edge 6: D=1, Edge 7: D=1, Edge 8: D=0, Edge 9: D=0\n",
    "q_values = [0, 1, 0, 1, 1, 0, 1, 1, 0, 0]\n",
    "q_signal = np.zeros_like(t)\n",
    "for i, val in enumerate(q_values):\n",
    "    q_signal[(t >= i) & (t < i + 1)] = val\n",
    "\n",
    "# Plot clock\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=11, fontweight='bold')\n",
    "axes[0].set_ylim(-0.2, 1.5)\n",
    "axes[0].set_yticks([0, 1])\n",
    "\n",
    "# Plot D\n",
    "axes[1].fill_between(t, 0, d_signal, color='#10b981', alpha=0.3, step='pre')\n",
    "axes[1].plot(t, d_signal, color='#10b981', lw=2, drawstyle='steps-pre')\n",
    "axes[1].set_ylabel('D', fontsize=11, fontweight='bold')\n",
    "axes[1].set_ylim(-0.2, 1.5)\n",
    "axes[1].set_yticks([0, 1])\n",
    "\n",
    "# Plot Q\n",
    "axes[2].fill_between(t, 0, q_signal, color='#f59e0b', alpha=0.3, step='pre')\n",
    "axes[2].plot(t, q_signal, color='#f59e0b', lw=2, drawstyle='steps-pre')\n",
    "axes[2].set_ylabel('Q', fontsize=11, fontweight='bold')\n",
    "axes[2].set_ylim(-0.2, 1.5)\n",
    "axes[2].set_yticks([0, 1])\n",
    "axes[2].set_xlabel('Clock Cycles', fontsize=11)\n",
    "\n",
    "# Mark rising edges\n",
    "for i in range(10):\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=i, color='#3b82f6', linestyle='-', lw=1, alpha=0.5)\n",
    "\n",
    "# Annotate key moments\n",
    "axes[1].annotate('D changes here...', xy=(1.5, 1.1), fontsize=9, color='#6b7280')\n",
    "axes[2].annotate('...but Q unchanged\\n(no clock edge)', xy=(1.5, 0.6), fontsize=9, color='#6b7280')\n",
    "\n",
    "axes[1].annotate('D stable at edge', xy=(3, 1.1), fontsize=9, color='#10b981')\n",
    "axes[2].annotate('Q captures D!', xy=(3, 1.1), fontsize=9, color='#f59e0b')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Notice:**\n",
    "- D can change freely between clock edges \u2014 Q ignores it\n",
    "- Q only updates at rising edges, capturing whatever D was at that instant\n",
    "- Q holds its value until the next rising edge"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Timing Parameters\n",
    "\n",
    "For reliable operation, flip-flops have critical timing requirements:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input",
     "remove-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, ax = plt.subplots(figsize=(14, 6))\n",
    "ax.set_title('D Flip-Flop Timing Parameters', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 5, 0.001)\n",
    "\n",
    "# Clock edge at t=2.5\n",
    "clk = np.zeros_like(t)\n",
    "clk[t >= 2.5] = 1\n",
    "\n",
    "# D signal - stable around clock edge\n",
    "d_signal = np.zeros_like(t)\n",
    "d_signal[(t >= 1) & (t < 4)] = 1\n",
    "\n",
    "# Q signal - changes after clk-to-q delay\n",
    "q_signal = np.zeros_like(t)\n",
    "q_signal[t >= 2.8] = 1  # 0.3 delay\n",
    "\n",
    "# Plot signals with vertical offset\n",
    "ax.plot(t, clk * 0.7 + 2.2, color='#3b82f6', lw=2.5, drawstyle='steps-pre')\n",
    "ax.text(0.1, 2.5, 'CLK', fontsize=12, fontweight='bold', va='center')\n",
    "\n",
    "ax.plot(t, d_signal * 0.7 + 1.1, color='#10b981', lw=2.5, drawstyle='steps-pre')\n",
    "ax.text(0.1, 1.4, 'D', fontsize=12, fontweight='bold', va='center')\n",
    "\n",
    "ax.plot(t, q_signal * 0.7 + 0, color='#f59e0b', lw=2.5, drawstyle='steps-pre')\n",
    "ax.text(0.1, 0.3, 'Q', fontsize=12, fontweight='bold', va='center')\n",
    "\n",
    "# Clock edge reference line\n",
    "ax.axvline(x=2.5, color='#3b82f6', linestyle='-', lw=2, alpha=0.7)\n",
    "\n",
    "# Setup time\n",
    "ax.axvspan(1.8, 2.5, color='#fef3c7', alpha=0.5)\n",
    "ax.annotate('', xy=(1.8, 0.95), xytext=(2.5, 0.95),\n",
    "           arrowprops=dict(arrowstyle='<->', color='#f59e0b', lw=2))\n",
    "ax.text(2.15, 0.85, 't_setup', ha='center', fontsize=11, fontweight='bold', color='#f59e0b')\n",
    "\n",
    "# Hold time\n",
    "ax.axvspan(2.5, 2.9, color='#fee2e2', alpha=0.5)\n",
    "ax.annotate('', xy=(2.5, 0.95), xytext=(2.9, 0.95),\n",
    "           arrowprops=dict(arrowstyle='<->', color='#ef4444', lw=2))\n",
    "ax.text(2.7, 0.85, 't_hold', ha='center', fontsize=11, fontweight='bold', color='#ef4444')\n",
    "\n",
    "# Clock-to-Q delay\n",
    "ax.axvline(x=2.8, color='#f59e0b', linestyle='--', lw=1.5)\n",
    "ax.annotate('', xy=(2.5, -0.15), xytext=(2.8, -0.15),\n",
    "           arrowprops=dict(arrowstyle='<->', color='#8b5cf6', lw=2))\n",
    "ax.text(2.65, -0.25, 't_clk-to-q', ha='center', fontsize=11, fontweight='bold', color='#8b5cf6')\n",
    "\n",
    "# Annotations\n",
    "ax.text(2.5, 3.1, 'Clock Edge', ha='center', fontsize=10, fontweight='bold', color='#3b82f6')\n",
    "\n",
    "ax.set_xlim(0, 5)\n",
    "ax.set_ylim(-0.5, 3.3)\n",
    "ax.set_yticks([])\n",
    "ax.set_xlabel('Time', fontsize=11)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Key Timing Parameters\n",
    "\n",
    "| Parameter | Symbol | Description | Typical Value |\n",
    "|-----------|--------|-------------|---------------|\n",
    "| **Setup time** | t_setup | D must be stable before clock edge | 0.1-2 ns |\n",
    "| **Hold time** | t_hold | D must remain stable after clock edge | 0.05-0.5 ns |\n",
    "| **Clock-to-Q** | t_clk-to-q | Time from clock edge to Q change | 0.1-1 ns |\n",
    "\n",
    "**What happens if you violate these?**\n",
    "- **Setup violation**: D changes too close to clock edge \u2192 Q might capture wrong value\n",
    "- **Hold violation**: D changes too soon after clock edge \u2192 Q becomes **metastable** (indeterminate state)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "---\n\n## D Flip-Flop with Reset\n\nMost flip-flops include a **reset** input to initialize to a known state. Two types exist:\n\n### Asynchronous Reset\n- Resets Q immediately when asserted, regardless of clock\n- Higher priority than clock\n- Can cause timing issues if not handled carefully\n\n**About the example timing:** The signals were chosen to highlight asynchronous behavior:\n\n- **RST_N asserted at cycle 3.3** (mid-cycle): Notice Q goes to 0 immediately \u2014 it doesn't wait for a clock edge. This is the defining characteristic of async reset.\n- **RST_N released at cycle 5.2** (also mid-cycle): Normal operation resumes at the next clock edge\n- **D has values during reset**: Even though D=1 during cycles 4-5, Q stays 0 because reset has priority\n- **After reset**: Q captures D normally starting at edge 6\n\nThe key insight: **asynchronous means \"ignores the clock\"** \u2014 reset takes effect the instant it's asserted."
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input",
     "remove-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(4, 1, figsize=(12, 7), sharex=True)\n",
    "fig.suptitle('D Flip-Flop with Asynchronous Reset', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 10, 0.01)\n",
    "\n",
    "# Clock\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(10):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "# Reset (active low) - asserted between cycles 3 and 5\n",
    "reset_n = np.ones_like(t)\n",
    "reset_n[(t >= 3.3) & (t < 5.2)] = 0\n",
    "\n",
    "# D input\n",
    "d_signal = np.zeros_like(t)\n",
    "d_signal[(t >= 0.6) & (t < 2.4)] = 1\n",
    "d_signal[(t >= 4.6) & (t < 7.4)] = 1\n",
    "d_signal[(t >= 8.6)] = 1\n",
    "\n",
    "# Q output - normal operation except during reset\n",
    "q_signal = np.zeros_like(t)\n",
    "q_signal[(t >= 1) & (t < 3)] = 1\n",
    "# Reset forces Q=0 at t=3.3 (async)\n",
    "# After reset releases at 5.2, normal operation resumes\n",
    "q_signal[(t >= 6) & (t < 8)] = 1\n",
    "q_signal[(t >= 9)] = 1\n",
    "\n",
    "# Plot\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=10, fontweight='bold')\n",
    "axes[0].set_ylim(-0.2, 1.4)\n",
    "axes[0].set_yticks([0, 1])\n",
    "\n",
    "axes[1].fill_between(t, 0, reset_n, color='#ef4444', alpha=0.3, step='pre')\n",
    "axes[1].plot(t, reset_n, color='#ef4444', lw=2, drawstyle='steps-pre')\n",
    "axes[1].set_ylabel('RST_N', fontsize=10, fontweight='bold')\n",
    "axes[1].set_ylim(-0.2, 1.4)\n",
    "axes[1].set_yticks([0, 1])\n",
    "axes[1].text(4.2, 0.2, 'Reset active', fontsize=9, ha='center', color='#ef4444')\n",
    "\n",
    "axes[2].fill_between(t, 0, d_signal, color='#10b981', alpha=0.3, step='pre')\n",
    "axes[2].plot(t, d_signal, color='#10b981', lw=2, drawstyle='steps-pre')\n",
    "axes[2].set_ylabel('D', fontsize=10, fontweight='bold')\n",
    "axes[2].set_ylim(-0.2, 1.4)\n",
    "axes[2].set_yticks([0, 1])\n",
    "\n",
    "axes[3].fill_between(t, 0, q_signal, color='#f59e0b', alpha=0.3, step='pre')\n",
    "axes[3].plot(t, q_signal, color='#f59e0b', lw=2, drawstyle='steps-pre')\n",
    "axes[3].set_ylabel('Q', fontsize=10, fontweight='bold')\n",
    "axes[3].set_ylim(-0.2, 1.4)\n",
    "axes[3].set_yticks([0, 1])\n",
    "axes[3].set_xlabel('Clock Cycles', fontsize=11)\n",
    "\n",
    "# Mark async reset taking effect\n",
    "axes[3].annotate('Reset forces Q=0\\n(no clock needed)', xy=(3.5, 0.2), xytext=(3.5, 1.1),\n",
    "                fontsize=9, color='#ef4444',\n",
    "                arrowprops=dict(arrowstyle='->', color='#ef4444'))\n",
    "\n",
    "for i in range(10):\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=i, color='#d1d5db', linestyle='--', lw=0.5)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "### Synchronous Reset\n- Resets Q only at the clock edge when reset is asserted\n- Cleaner timing behavior\n- Preferred in most modern designs\n\n**About the example timing:** Compare this directly to the async reset above \u2014 same D pattern, same reset window:\n\n- **RST asserted at cycle 3.3** (mid-cycle): Unlike async, Q does NOT immediately go to 0. Q was already 1, and it stays 1!\n- **Q resets at edge 4**: Only when the clock edge arrives AND reset is still active does Q go to 0\n- **Reset still active at edge 5**: Q stays 0 because reset overrides D\n- **Normal operation at edge 6**: Reset was released at 5.2, so now D is captured normally\n\nThe key difference: **Q stays at 1 from edge 3 until edge 4**, even though reset was asserted at 3.3. Synchronous reset respects clock boundaries."
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input",
     "remove-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(4, 1, figsize=(12, 7), sharex=True)\n",
    "fig.suptitle('D Flip-Flop with Synchronous Reset', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 10, 0.01)\n",
    "\n",
    "# Clock\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(10):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "# Reset (active high) - asserted between cycles 3 and 5\n",
    "reset = np.zeros_like(t)\n",
    "reset[(t >= 3.3) & (t < 5.2)] = 1\n",
    "\n",
    "# D input\n",
    "d_signal = np.zeros_like(t)\n",
    "d_signal[(t >= 0.6) & (t < 2.4)] = 1\n",
    "d_signal[(t >= 4.6) & (t < 7.4)] = 1\n",
    "d_signal[(t >= 8.6)] = 1\n",
    "\n",
    "# Q output - sync reset only takes effect at clock edge\n",
    "q_signal = np.zeros_like(t)\n",
    "q_signal[(t >= 1) & (t < 4)] = 1  # Note: Q doesn't change until edge 4!\n",
    "# Reset is active at edges 4 and 5, so Q stays 0\n",
    "q_signal[(t >= 6) & (t < 8)] = 1\n",
    "q_signal[(t >= 9)] = 1\n",
    "\n",
    "# Plot\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=10, fontweight='bold')\n",
    "axes[0].set_ylim(-0.2, 1.4)\n",
    "axes[0].set_yticks([0, 1])\n",
    "\n",
    "axes[1].fill_between(t, 0, reset, color='#ef4444', alpha=0.3, step='pre')\n",
    "axes[1].plot(t, reset, color='#ef4444', lw=2, drawstyle='steps-pre')\n",
    "axes[1].set_ylabel('RST', fontsize=10, fontweight='bold')\n",
    "axes[1].set_ylim(-0.2, 1.4)\n",
    "axes[1].set_yticks([0, 1])\n",
    "axes[1].text(4.2, 1.15, 'Reset active', fontsize=9, ha='center', color='#ef4444')\n",
    "\n",
    "axes[2].fill_between(t, 0, d_signal, color='#10b981', alpha=0.3, step='pre')\n",
    "axes[2].plot(t, d_signal, color='#10b981', lw=2, drawstyle='steps-pre')\n",
    "axes[2].set_ylabel('D', fontsize=10, fontweight='bold')\n",
    "axes[2].set_ylim(-0.2, 1.4)\n",
    "axes[2].set_yticks([0, 1])\n",
    "\n",
    "axes[3].fill_between(t, 0, q_signal, color='#f59e0b', alpha=0.3, step='pre')\n",
    "axes[3].plot(t, q_signal, color='#f59e0b', lw=2, drawstyle='steps-pre')\n",
    "axes[3].set_ylabel('Q', fontsize=10, fontweight='bold')\n",
    "axes[3].set_ylim(-0.2, 1.4)\n",
    "axes[3].set_yticks([0, 1])\n",
    "axes[3].set_xlabel('Clock Cycles', fontsize=11)\n",
    "\n",
    "# Annotate sync behavior\n",
    "axes[3].annotate('Reset waits for\\nclock edge 4', xy=(4, 0.2), xytext=(4.2, 1.1),\n",
    "                fontsize=9, color='#ef4444',\n",
    "                arrowprops=dict(arrowstyle='->', color='#ef4444'))\n",
    "\n",
    "for i in range(10):\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=i, color='#d1d5db', linestyle='--', lw=0.5)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Comparison:**\n",
    "\n",
    "| Aspect | Asynchronous | Synchronous |\n",
    "|--------|--------------|-------------|\n",
    "| Reset timing | Immediate | At clock edge |\n",
    "| Priority | Higher than clock | Same as data |\n",
    "| Timing analysis | More complex | Simpler |\n",
    "| Use case | Power-on reset | Normal operation |"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "---\n\n## D Flip-Flop with Enable\n\nAn **enable** input allows you to selectively update the flip-flop.\n\n**About the example values:**\n\n- **D pattern** `[1,0,1,1,0,1,0,1,0,1]`: Alternating values to clearly show when D is captured vs ignored\n- **EN pattern**: Active during cycles 0-2, 5-6, and 9 \u2014 creating three \"update windows\"\n\n**Why this matters \u2014 trace through the diagram:**\n- **Edges 0-2 (EN=1)**: Q follows D \u2192 captures 1, then 0, then 1\n- **Edges 3-4 (EN=0)**: D changes to 1, then 0, but Q stays at 1 (its last captured value)\n- **Edges 5-6 (EN=1)**: Q captures again \u2192 gets 1, then 0\n- **Edges 7-8 (EN=0)**: D changes but Q holds at 0\n- **Edge 9 (EN=1)**: Q captures D=1\n\nThe Q values `[1,0,1,1,1,1,0,0,0,1]` are not arbitrary \u2014 they follow directly from the rule: \"capture D when EN=1, hold when EN=0\"."
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input",
     "remove-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(4, 1, figsize=(12, 7), sharex=True)\n",
    "fig.suptitle('D Flip-Flop with Enable', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 10, 0.01)\n",
    "\n",
    "# Clock\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(10):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "# Enable - only active for some cycles\n",
    "enable = np.zeros_like(t)\n",
    "enable[(t >= 0) & (t < 3)] = 1\n",
    "enable[(t >= 5) & (t < 7)] = 1\n",
    "enable[(t >= 9)] = 1\n",
    "\n",
    "# D input\n",
    "d_values = [1, 0, 1, 1, 0, 1, 0, 1, 0, 1]\n",
    "d_signal = np.zeros_like(t)\n",
    "for i, val in enumerate(d_values):\n",
    "    d_signal[(t >= i) & (t < i + 1)] = val\n",
    "\n",
    "# Q output - only captures D when enable is high at clock edge\n",
    "# EN=1 at edges 0,1,2,5,6,9 \u2192 Q updates\n",
    "# EN=0 at edges 3,4,7,8 \u2192 Q holds\n",
    "q_values = [1, 0, 1, 1, 1, 1, 0, 0, 0, 1]\n",
    "q_signal = np.zeros_like(t)\n",
    "for i, val in enumerate(q_values):\n",
    "    q_signal[(t >= i) & (t < i + 1)] = val\n",
    "\n",
    "# Plot\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=10, fontweight='bold')\n",
    "axes[0].set_ylim(-0.2, 1.4)\n",
    "axes[0].set_yticks([0, 1])\n",
    "\n",
    "axes[1].fill_between(t, 0, enable, color='#8b5cf6', alpha=0.3, step='pre')\n",
    "axes[1].plot(t, enable, color='#8b5cf6', lw=2, drawstyle='steps-pre')\n",
    "axes[1].set_ylabel('EN', fontsize=10, fontweight='bold')\n",
    "axes[1].set_ylim(-0.2, 1.4)\n",
    "axes[1].set_yticks([0, 1])\n",
    "\n",
    "axes[2].fill_between(t, 0, d_signal, color='#10b981', alpha=0.3, step='pre')\n",
    "axes[2].plot(t, d_signal, color='#10b981', lw=2, drawstyle='steps-pre')\n",
    "axes[2].set_ylabel('D', fontsize=10, fontweight='bold')\n",
    "axes[2].set_ylim(-0.2, 1.4)\n",
    "axes[2].set_yticks([0, 1])\n",
    "\n",
    "axes[3].fill_between(t, 0, q_signal, color='#f59e0b', alpha=0.3, step='pre')\n",
    "axes[3].plot(t, q_signal, color='#f59e0b', lw=2, drawstyle='steps-pre')\n",
    "axes[3].set_ylabel('Q', fontsize=10, fontweight='bold')\n",
    "axes[3].set_ylim(-0.2, 1.4)\n",
    "axes[3].set_yticks([0, 1])\n",
    "axes[3].set_xlabel('Clock Cycles', fontsize=11)\n",
    "\n",
    "# Annotations\n",
    "axes[3].annotate('Q updates', xy=(1.5, 0.2), fontsize=9, color='#f59e0b')\n",
    "axes[3].annotate('Q holds\\n(EN=0)', xy=(3.5, 1.1), fontsize=9, color='#6b7280', ha='center')\n",
    "axes[3].annotate('Q updates', xy=(5.5, 1.1), fontsize=9, color='#f59e0b')\n",
    "axes[3].annotate('Q holds', xy=(7.5, 0.2), fontsize=9, color='#6b7280', ha='center')\n",
    "\n",
    "for i in range(10):\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=i, color='#d1d5db', linestyle='--', lw=0.5)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Enable behavior:**\n",
    "- **EN=1 at clock edge**: Q captures D (normal operation)\n",
    "- **EN=0 at clock edge**: Q holds its current value (D ignored)\n",
    "\n",
    "**Use cases:**\n",
    "- Selective register updates\n",
    "- Building larger registers with load enable\n",
    "- Power saving (clock gating)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Building Registers from Flip-Flops\n",
    "\n",
    "A **register** is simply multiple flip-flops sharing the same clock, storing multi-bit values:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input",
     "remove-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "from matplotlib.patches import FancyBboxPatch\n",
    "\n",
    "fig, ax = plt.subplots(figsize=(14, 6))\n",
    "ax.axis('off')\n",
    "ax.set_xlim(0, 140)\n",
    "ax.set_ylim(0, 70)\n",
    "ax.set_title('8-Bit Register (8 D Flip-Flops)', fontsize=14, fontweight='bold')\n",
    "\n",
    "# Draw 8 flip-flops\n",
    "for i in range(8):\n",
    "    x = 15 + i * 15\n",
    "    box = FancyBboxPatch((x, 25), 12, 25, boxstyle='round,pad=0.02',\n",
    "                         facecolor='#dbeafe', edgecolor='#3b82f6', linewidth=2)\n",
    "    ax.add_patch(box)\n",
    "    ax.text(x + 6, 45, f'D{7-i}', fontsize=9, ha='center', fontweight='bold', color='#1e40af')\n",
    "    ax.text(x + 6, 30, f'Q{7-i}', fontsize=9, ha='center', color='#1e40af')\n",
    "    \n",
    "    # D input arrow\n",
    "    ax.annotate('', xy=(x + 6, 50), xytext=(x + 6, 58),\n",
    "               arrowprops=dict(arrowstyle='->', color='#10b981', lw=1.5))\n",
    "    \n",
    "    # Q output arrow\n",
    "    ax.annotate('', xy=(x + 6, 17), xytext=(x + 6, 25),\n",
    "               arrowprops=dict(arrowstyle='->', color='#f59e0b', lw=1.5))\n",
    "\n",
    "# Common clock line\n",
    "ax.plot([10, 135], [37, 37], color='#3b82f6', lw=2)\n",
    "for i in range(8):\n",
    "    x = 15 + i * 15 + 6\n",
    "    ax.plot([x, x], [37, 40], color='#3b82f6', lw=1.5)\n",
    "\n",
    "ax.text(8, 37, 'CLK', fontsize=10, ha='right', va='center', fontweight='bold', color='#3b82f6')\n",
    "\n",
    "# Labels\n",
    "ax.text(70, 62, 'D[7:0] (8-bit input bus)', fontsize=11, ha='center', color='#10b981', fontweight='bold')\n",
    "ax.text(70, 12, 'Q[7:0] (8-bit output bus)', fontsize=11, ha='center', color='#f59e0b', fontweight='bold')\n",
    "ax.text(70, 5, 'All flip-flops share the same clock \u2192 all bits update simultaneously', \n",
    "        fontsize=10, ha='center', color='#6b7280', style='italic')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Register properties:**\n",
    "- All bits update atomically at the same clock edge\n",
    "- Adding enable creates a \"load\" function\n",
    "- Adding reset initializes all bits to 0 (or preset to 1)\n",
    "- Common widths: 8, 16, 32, 64 bits"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Common Applications\n",
    "\n",
    "### 1. Data Storage\n",
    "Registers hold values between operations in processors and digital systems.\n",
    "\n",
    "### 2. Pipelining\n",
    "Flip-flops separate pipeline stages, allowing multiple operations in flight.\n",
    "\n",
    "### 3. Counters\n",
    "Chained flip-flops with feedback create binary counters.\n",
    "\n",
    "### 4. Shift Registers\n",
    "Serial-to-parallel or parallel-to-serial conversion."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input",
     "remove-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "from matplotlib.patches import FancyBboxPatch\n",
    "\n",
    "fig, ax = plt.subplots(figsize=(14, 5))\n",
    "ax.axis('off')\n",
    "ax.set_xlim(0, 140)\n",
    "ax.set_ylim(0, 60)\n",
    "ax.set_title('4-Bit Shift Register', fontsize=14, fontweight='bold')\n",
    "\n",
    "# Draw 4 flip-flops connected in series\n",
    "for i in range(4):\n",
    "    x = 25 + i * 28\n",
    "    box = FancyBboxPatch((x, 20), 18, 25, boxstyle='round,pad=0.02',\n",
    "                         facecolor='#dbeafe', edgecolor='#3b82f6', linewidth=2)\n",
    "    ax.add_patch(box)\n",
    "    ax.text(x + 9, 40, 'D', fontsize=10, ha='center', fontweight='bold', color='#1e40af')\n",
    "    ax.text(x + 9, 25, 'Q', fontsize=10, ha='center', color='#1e40af')\n",
    "    ax.text(x + 9, 48, f'FF{i}', fontsize=9, ha='center', color='#6b7280')\n",
    "    \n",
    "    # Connect Q to next D\n",
    "    if i < 3:\n",
    "        ax.annotate('', xy=(x + 28, 32), xytext=(x + 18, 32),\n",
    "                   arrowprops=dict(arrowstyle='->', color='#10b981', lw=2))\n",
    "\n",
    "# Serial input\n",
    "ax.annotate('', xy=(25, 32), xytext=(10, 32),\n",
    "           arrowprops=dict(arrowstyle='->', color='#10b981', lw=2))\n",
    "ax.text(5, 32, 'Serial\\nIn', fontsize=10, ha='right', va='center', fontweight='bold', color='#10b981')\n",
    "\n",
    "# Serial output\n",
    "ax.annotate('', xy=(130, 32), xytext=(115, 32),\n",
    "           arrowprops=dict(arrowstyle='->', color='#f59e0b', lw=2))\n",
    "ax.text(135, 32, 'Serial\\nOut', fontsize=10, ha='left', va='center', fontweight='bold', color='#f59e0b')\n",
    "\n",
    "# Clock\n",
    "ax.plot([20, 120], [12, 12], color='#3b82f6', lw=2)\n",
    "for i in range(4):\n",
    "    x = 25 + i * 28 + 9\n",
    "    ax.plot([x, x], [12, 20], color='#3b82f6', lw=1.5)\n",
    "ax.text(15, 12, 'CLK', fontsize=10, ha='right', va='center', fontweight='bold', color='#3b82f6')\n",
    "\n",
    "ax.text(70, 5, 'Each clock cycle shifts data one position to the right', \n",
    "        fontsize=10, ha='center', color='#6b7280', style='italic')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Key Takeaways\n",
    "\n",
    "1. **D flip-flops are 1-bit memory elements** \u2014 the building block of all sequential logic\n",
    "\n",
    "2. **Edge triggering** is key \u2014 Q only changes at clock edges, providing predictable timing\n",
    "\n",
    "3. **Timing parameters matter:**\n",
    "   - Setup time: Data must arrive before the clock edge\n",
    "   - Hold time: Data must stay stable after the clock edge\n",
    "   - Clock-to-Q: Output delay after the clock edge\n",
    "\n",
    "4. **Reset options:**\n",
    "   - Asynchronous: Immediate, for power-on\n",
    "   - Synchronous: At clock edge, cleaner timing\n",
    "\n",
    "5. **Enable** allows selective updates \u2014 Q holds when disabled\n",
    "\n",
    "6. **Registers** are just multiple flip-flops sharing a clock\n",
    "\n",
    "---\n",
    "\n",
    "*Every counter, state machine, processor register, and memory cell uses flip-flops. Master the D flip-flop, and you've mastered the atom of digital memory.*"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.8.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}