Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 21 16:43:43 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   10          
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: sl_ctrl_0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sl_ctrl_0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sl_ctrl_0/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.120        0.000                      0                   67        0.232        0.000                      0                   67        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               6.120        0.000                      0                   67        0.232        0.000                      0                   67        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        6.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.961ns (50.001%)  route 1.961ns (49.999%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.874     6.551    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.131 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.131    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.245    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.359    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.473    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.695 r  sl_ctrl_0/cnt_0/next_count0_carry__3/O[0]
                         net (fo=1, routed)           1.087     8.782    sl_ctrl_0/cnt_0/data0[17]
    SLICE_X2Y4           LUT3 (Prop_lut3_I2_O)        0.299     9.081 r  sl_ctrl_0/cnt_0/count[17]_i_1/O
                         net (fo=1, routed)           0.000     9.081    sl_ctrl_0/cnt_0/next_count[17]
    SLICE_X2Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519    14.860    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[17]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y4           FDRE (Setup_fdre_C_D)        0.077    15.201    sl_ctrl_0/cnt_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 2.334ns (60.310%)  route 1.536ns (39.690%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.874     6.551    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.131 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.131    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.245    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.359    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.473    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.587    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  sl_ctrl_0/cnt_0/next_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.701    sl_ctrl_0/cnt_0/next_count0_carry__4_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 r  sl_ctrl_0/cnt_0/next_count0_carry__5/O[1]
                         net (fo=1, routed)           0.662     8.697    sl_ctrl_0/cnt_0/data0[26]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.332     9.029 r  sl_ctrl_0/cnt_0/count[26]_i_2/O
                         net (fo=1, routed)           0.000     9.029    sl_ctrl_0/cnt_0/next_count[26]
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519    14.860    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.118    15.217    sl_ctrl_0/cnt_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 2.075ns (54.295%)  route 1.747ns (45.705%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.874     6.551    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.131 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.131    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.245    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.359    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.473    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.587    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.809 r  sl_ctrl_0/cnt_0/next_count0_carry__4/O[0]
                         net (fo=1, routed)           0.873     8.682    sl_ctrl_0/cnt_0/data0[21]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.299     8.981 r  sl_ctrl_0/cnt_0/count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.981    sl_ctrl_0/cnt_0/next_count[21]
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519    14.860    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[21]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.077    15.176    sl_ctrl_0/cnt_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 2.077ns (55.311%)  route 1.678ns (44.689%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.874     6.551    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.131 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.131    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.245    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.359    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.473    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.807 r  sl_ctrl_0/cnt_0/next_count0_carry__3/O[1]
                         net (fo=1, routed)           0.804     8.611    sl_ctrl_0/cnt_0/data0[18]
    SLICE_X2Y4           LUT3 (Prop_lut3_I2_O)        0.303     8.914 r  sl_ctrl_0/cnt_0/count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.914    sl_ctrl_0/cnt_0/next_count[18]
    SLICE_X2Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519    14.860    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[18]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y4           FDRE (Setup_fdre_C_D)        0.081    15.205    sl_ctrl_0/cnt_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 2.201ns (58.988%)  route 1.530ns (41.012%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.874     6.551    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.131 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.131    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.245    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.359    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.473    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.587    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.900 r  sl_ctrl_0/cnt_0/next_count0_carry__4/O[3]
                         net (fo=1, routed)           0.656     8.557    sl_ctrl_0/cnt_0/data0[24]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.334     8.891 r  sl_ctrl_0/cnt_0/count[24]_i_1/O
                         net (fo=1, routed)           0.000     8.891    sl_ctrl_0/cnt_0/next_count[24]
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519    14.860    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.118    15.217    sl_ctrl_0/cnt_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 2.191ns (60.256%)  route 1.445ns (39.744%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.874     6.551    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.131 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.131    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.245    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.359    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.473    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.587    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.921 r  sl_ctrl_0/cnt_0/next_count0_carry__4/O[1]
                         net (fo=1, routed)           0.571     8.492    sl_ctrl_0/cnt_0/data0[22]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.303     8.795 r  sl_ctrl_0/cnt_0/count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.795    sl_ctrl_0/cnt_0/next_count[22]
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519    14.860    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.081    15.180    sl_ctrl_0/cnt_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.890ns (24.615%)  route 2.726ns (75.385%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     5.677 f  sl_ctrl_0/cnt_0/count_reg[22]/Q
                         net (fo=2, routed)           0.728     6.405    sl_ctrl_0/cnt_0/count[22]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.529 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.983     7.512    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124     7.636 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2/O
                         net (fo=29, routed)          1.015     8.651    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.124     8.775 r  sl_ctrl_0/cnt_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.775    sl_ctrl_0/cnt_0/next_count[5]
    SLICE_X2Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.520    14.861    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[5]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.077    15.177    sl_ctrl_0/cnt_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.890ns (24.487%)  route 2.745ns (75.513%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     5.677 f  sl_ctrl_0/cnt_0/count_reg[22]/Q
                         net (fo=2, routed)           0.728     6.405    sl_ctrl_0/cnt_0/count[22]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.529 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.983     7.512    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124     7.636 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2/O
                         net (fo=29, routed)          1.034     8.670    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X2Y5           LUT3 (Prop_lut3_I1_O)        0.124     8.794 r  sl_ctrl_0/cnt_0/count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.794    sl_ctrl_0/cnt_0/next_count[25]
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519    14.860    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.079    15.203    sl_ctrl_0/cnt_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.912ns (25.071%)  route 2.726ns (74.929%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     5.677 f  sl_ctrl_0/cnt_0/count_reg[22]/Q
                         net (fo=2, routed)           0.728     6.405    sl_ctrl_0/cnt_0/count[22]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.529 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.983     7.512    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124     7.636 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2/O
                         net (fo=29, routed)          1.015     8.651    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.146     8.797 r  sl_ctrl_0/cnt_0/count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.797    sl_ctrl_0/cnt_0/next_count[7]
    SLICE_X2Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.520    14.861    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[7]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.118    15.218    sl_ctrl_0/cnt_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.847ns (52.563%)  route 1.667ns (47.437%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.874     6.551    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.131 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.131    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.245    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.359    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.581 r  sl_ctrl_0/cnt_0/next_count0_carry__2/O[0]
                         net (fo=1, routed)           0.793     8.374    sl_ctrl_0/cnt_0/data0[13]
    SLICE_X1Y3           LUT3 (Prop_lut3_I2_O)        0.299     8.673 r  sl_ctrl_0/cnt_0/count[13]_i_1/O
                         net (fo=1, routed)           0.000     8.673    sl_ctrl_0/cnt_0/next_count[13]
    SLICE_X1Y3           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519    14.860    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[13]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)        0.029    15.128    sl_ctrl_0/cnt_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 op_0/pb_debounced_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_one_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.478    op_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  op_0/pb_debounced_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  op_0/pb_debounced_delay_reg/Q
                         net (fo=1, routed)           0.156     1.775    db_0/pb_debounced_delay
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.042     1.817 r  db_0/pb_one_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.817    op_0/pb_one_pulse_reg_1
    SLICE_X1Y5           FDRE                                         r  op_0/pb_one_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    op_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  op_0/pb_one_pulse_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.107     1.585    op_0/pb_one_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.759%)  route 0.189ns (57.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    db_0/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.189     1.807    db_0/DFF[0]
    SLICE_X0Y5           FDRE                                         r  db_0/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    db_0/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  db_0/DFF_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.070     1.564    db_0/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.534%)  route 0.183ns (56.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.478    db_0/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.183     1.802    db_0/DFF[1]
    SLICE_X1Y5           FDRE                                         r  db_0/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    db_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  db_0/DFF_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.066     1.557    db_0/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.101%)  route 0.209ns (52.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    db_0/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.209     1.827    db_0/DFF[0]
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.045     1.872 r  db_0/pb_debounced/O
                         net (fo=1, routed)           0.000     1.872    op_0/db_rst_n
    SLICE_X1Y5           FDRE                                         r  op_0/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    op_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  op_0/pb_debounced_delay_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.091     1.585    op_0/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.213ns (45.967%)  route 0.250ns (54.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.478    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.250     1.892    sl_ctrl_0/cnt_0/count[0]
    SLICE_X2Y5           LUT3 (Prop_lut3_I0_O)        0.049     1.941 r  sl_ctrl_0/cnt_0/count[26]_i_2/O
                         net (fo=1, routed)           0.000     1.941    sl_ctrl_0/cnt_0/next_count[26]
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.131     1.625    sl_ctrl_0/cnt_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.497%)  route 0.250ns (54.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.478    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.250     1.892    sl_ctrl_0/cnt_0/count[0]
    SLICE_X2Y5           LUT3 (Prop_lut3_I0_O)        0.045     1.937 r  sl_ctrl_0/cnt_0/count[25]_i_1/O
                         net (fo=1, routed)           0.000     1.937    sl_ctrl_0/cnt_0/next_count[25]
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.121     1.615    sl_ctrl_0/cnt_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 op_0/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.411%)  route 0.148ns (53.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.478    op_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  op_0/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  op_0/pb_one_pulse_reg/Q
                         net (fo=9, routed)           0.148     1.754    sl_ctrl_0/pb_one_pulse
    SLICE_X0Y6           FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y6           FDSE (Hold_fdse_C_S)        -0.072     1.422    sl_ctrl_0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 op_0/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/ack_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.411%)  route 0.148ns (53.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.478    op_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  op_0/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  op_0/pb_one_pulse_reg/Q
                         net (fo=9, routed)           0.148     1.754    sl_ctrl_0/pb_one_pulse
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/ack_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/ack_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y6           FDRE (Hold_fdre_C_R)        -0.072     1.422    sl_ctrl_0/ack_reg
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 op_0/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.411%)  route 0.148ns (53.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.478    op_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  op_0/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  op_0/pb_one_pulse_reg/Q
                         net (fo=9, routed)           0.148     1.754    sl_ctrl_0/pb_one_pulse
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/data_reg[2]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y6           FDRE (Hold_fdre_C_R)        -0.072     1.422    sl_ctrl_0/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 op_0/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/notice_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.411%)  route 0.148ns (53.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.478    op_0/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  op_0/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  op_0/pb_one_pulse_reg/Q
                         net (fo=9, routed)           0.148     1.754    sl_ctrl_0/pb_one_pulse
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/notice_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/notice_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y6           FDRE (Hold_fdre_C_R)        -0.072     1.422    sl_ctrl_0/notice_reg
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     db_0/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     db_0/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     db_0/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     db_0/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     op_0/pb_debounced_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     op_0/pb_one_pulse_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     sl_ctrl_0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y7     sl_ctrl_0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y7     sl_ctrl_0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     db_0/DFF_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     db_0/DFF_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     db_0/DFF_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     db_0/DFF_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     db_0/DFF_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     db_0/DFF_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     db_0/DFF_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     db_0/DFF_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     op_0/pb_debounced_delay_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     op_0/pb_debounced_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     db_0/DFF_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     db_0/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     db_0/DFF_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     db_0/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     db_0/DFF_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     db_0/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     db_0/DFF_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     db_0/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     op_0/pb_debounced_delay_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     op_0/pb_debounced_delay_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            sl_ctrl_0/next_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.752ns  (logic 1.577ns (23.360%)  route 5.175ns (76.640%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  data_in_IBUF[1]_inst/O
                         net (fo=1, routed)           4.546     5.999    sl_ctrl_0/data_in_IBUF[1]
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.124     6.123 r  sl_ctrl_0/next_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.629     6.752    sl_ctrl_0/next_data__0[1]
    SLICE_X3Y6           LDCE                                         r  sl_ctrl_0/next_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            sl_ctrl_0/next_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.606ns  (logic 1.572ns (23.799%)  route 5.034ns (76.201%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  data_in_IBUF[2]_inst/O
                         net (fo=1, routed)           4.370     5.819    sl_ctrl_0/data_in_IBUF[2]
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.124     5.943 r  sl_ctrl_0/next_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.664     6.606    sl_ctrl_0/next_data__0[2]
    SLICE_X0Y7           LDCE                                         r  sl_ctrl_0/next_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            sl_ctrl_0/next_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 1.574ns (26.324%)  route 4.405ns (73.676%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  data_in_IBUF[0]_inst/O
                         net (fo=1, routed)           3.773     5.223    sl_ctrl_0/data_in_IBUF[0]
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.124     5.347 r  sl_ctrl_0/next_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.632     5.980    sl_ctrl_0/next_data__0[0]
    SLICE_X3Y6           LDCE                                         r  sl_ctrl_0/next_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.231ns  (logic 1.566ns (37.008%)  route 2.665ns (62.992%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  valid_IBUF_inst/O
                         net (fo=6, routed)           1.876     3.318    sl_ctrl_0/cnt_0/valid_IBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     3.442 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.789     4.231    sl_ctrl_0/cnt_0_n_0
    SLICE_X3Y6           LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/next_notice_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.950ns  (logic 1.588ns (40.211%)  route 2.361ns (59.789%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  request_IBUF_inst/O
                         net (fo=2, routed)           1.691     3.155    sl_ctrl_0/cnt_0/request_IBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=2, routed)           0.670     3.950    sl_ctrl_0/next_notice
    SLICE_X1Y6           LDCE                                         r  sl_ctrl_0/next_notice_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.920ns  (logic 1.588ns (40.517%)  route 2.332ns (59.483%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  request_IBUF_inst/O
                         net (fo=2, routed)           1.691     3.155    sl_ctrl_0/cnt_0/request_IBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=2, routed)           0.640     3.920    sl_ctrl_0/next_notice
    SLICE_X3Y6           LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.863ns  (logic 1.594ns (41.259%)  route 2.269ns (58.741%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  valid_IBUF_inst/O
                         net (fo=6, routed)           1.887     3.329    sl_ctrl_0/valid_IBUF
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.152     3.481 r  sl_ctrl_0/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.382     3.863    sl_ctrl_0/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X1Y6           LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/next_ack_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.680ns  (logic 1.566ns (42.552%)  route 2.114ns (57.448%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  valid_IBUF_inst/O
                         net (fo=6, routed)           1.708     3.149    sl_ctrl_0/valid_IBUF
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.124     3.273 r  sl_ctrl_0/next_ack_reg_i_1/O
                         net (fo=1, routed)           0.407     3.680    sl_ctrl_0/next_ack_reg_i_1_n_0
    SLICE_X1Y6           LDCE                                         r  sl_ctrl_0/next_ack_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/next_ack_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.086ns  (logic 0.255ns (23.485%)  route 0.831ns (76.515%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  valid_IBUF_inst/O
                         net (fo=6, routed)           0.695     0.905    sl_ctrl_0/valid_IBUF
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.950 r  sl_ctrl_0/next_ack_reg_i_1/O
                         net (fo=1, routed)           0.137     1.086    sl_ctrl_0/next_ack_reg_i_1_n_0
    SLICE_X1Y6           LDCE                                         r  sl_ctrl_0/next_ack_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.114ns  (logic 0.280ns (25.151%)  route 0.834ns (74.849%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  request_IBUF_inst/O
                         net (fo=2, routed)           0.714     0.946    sl_ctrl_0/request_IBUF
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.048     0.994 r  sl_ctrl_0/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.119     1.114    sl_ctrl_0/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X1Y6           LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/next_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.135ns  (logic 0.255ns (22.481%)  route 0.880ns (77.519%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  valid_IBUF_inst/O
                         net (fo=6, routed)           0.677     0.887    sl_ctrl_0/valid_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.932 r  sl_ctrl_0/next_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.203     1.135    sl_ctrl_0/next_data__0[1]
    SLICE_X3Y6           LDCE                                         r  sl_ctrl_0/next_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/next_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.144ns  (logic 0.255ns (22.293%)  route 0.889ns (77.707%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  valid_IBUF_inst/O
                         net (fo=6, routed)           0.686     0.896    sl_ctrl_0/valid_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.941 r  sl_ctrl_0/next_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.203     1.144    sl_ctrl_0/next_data__0[0]
    SLICE_X3Y6           LDCE                                         r  sl_ctrl_0/next_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/next_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.186ns  (logic 0.255ns (21.514%)  route 0.931ns (78.486%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  valid_IBUF_inst/O
                         net (fo=6, routed)           0.598     0.808    sl_ctrl_0/valid_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.853 r  sl_ctrl_0/next_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.333     1.186    sl_ctrl_0/next_data__0[2]
    SLICE_X0Y7           LDCE                                         r  sl_ctrl_0/next_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.207ns  (logic 0.277ns (22.966%)  route 0.930ns (77.034%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  request_IBUF_inst/O
                         net (fo=2, routed)           0.715     0.947    sl_ctrl_0/cnt_0/request_IBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=2, routed)           0.214     1.207    sl_ctrl_0/next_notice
    SLICE_X3Y6           LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.283ns  (logic 0.255ns (19.876%)  route 1.028ns (80.124%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  valid_IBUF_inst/O
                         net (fo=6, routed)           0.764     0.974    sl_ctrl_0/cnt_0/valid_IBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.019 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.264     1.283    sl_ctrl_0/cnt_0_n_0
    SLICE_X3Y6           LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/next_notice_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.334ns  (logic 0.277ns (20.783%)  route 1.056ns (79.217%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  request_IBUF_inst/O
                         net (fo=2, routed)           0.715     0.947    sl_ctrl_0/cnt_0/request_IBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=2, routed)           0.341     1.334    sl_ctrl_0/next_notice
    SLICE_X1Y6           LDCE                                         r  sl_ctrl_0/next_notice_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.102ns  (logic 4.312ns (47.379%)  route 4.789ns (52.621%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sl_ctrl_0/data_reg[2]/Q
                         net (fo=8, routed)           0.957     6.572    sl_ctrl_0/slave_data_o[2]
    SLICE_X3Y8           LUT3 (Prop_lut3_I1_O)        0.150     6.722 r  sl_ctrl_0/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.833    10.555    seven_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    14.261 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.261    seven_seg[5]
    V5                                                                r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.094ns  (logic 4.109ns (45.185%)  route 4.985ns (54.815%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  sl_ctrl_0/data_reg[2]/Q
                         net (fo=8, routed)           0.957     6.572    sl_ctrl_0/slave_data_o[2]
    SLICE_X3Y8           LUT3 (Prop_lut3_I1_O)        0.124     6.696 r  sl_ctrl_0/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.028    10.724    seven_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.253 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.253    seven_seg[1]
    W6                                                                r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.048ns  (logic 4.324ns (47.788%)  route 4.724ns (52.212%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.637     5.158    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  sl_ctrl_0/data_reg[0]/Q
                         net (fo=8, routed)           0.845     6.460    sl_ctrl_0/slave_data_o[0]
    SLICE_X3Y8           LUT3 (Prop_lut3_I0_O)        0.154     6.614 r  sl_ctrl_0/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.878    10.492    seven_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    14.206 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.206    seven_seg[0]
    W7                                                                r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.884ns  (logic 4.115ns (46.319%)  route 4.769ns (53.681%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sl_ctrl_0/data_reg[2]/Q
                         net (fo=8, routed)           1.022     6.637    sl_ctrl_0/slave_data_o[2]
    SLICE_X3Y8           LUT3 (Prop_lut3_I0_O)        0.124     6.761 r  sl_ctrl_0/seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.748    10.509    seven_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.044 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.044    seven_seg[2]
    U8                                                                r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.716ns  (logic 4.116ns (47.216%)  route 4.601ns (52.784%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.637     5.158    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  sl_ctrl_0/data_reg[0]/Q
                         net (fo=8, routed)           0.845     6.460    sl_ctrl_0/slave_data_o[0]
    SLICE_X3Y8           LUT3 (Prop_lut3_I0_O)        0.124     6.584 r  sl_ctrl_0/seven_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.755    10.339    seven_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.875 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.875    seven_seg[3]
    V8                                                                r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.467ns  (logic 4.347ns (51.343%)  route 4.120ns (48.657%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  sl_ctrl_0/data_reg[2]/Q
                         net (fo=8, routed)           1.022     6.637    sl_ctrl_0/slave_data_o[2]
    SLICE_X3Y8           LUT3 (Prop_lut3_I1_O)        0.152     6.789 r  sl_ctrl_0/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.098     9.887    seven_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    13.627 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.627    seven_seg[6]
    U7                                                                r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.176ns  (logic 4.100ns (50.143%)  route 4.076ns (49.857%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.637     5.158    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  sl_ctrl_0/data_reg[0]/Q
                         net (fo=8, routed)           0.850     6.465    sl_ctrl_0/slave_data_o[0]
    SLICE_X3Y8           LUT3 (Prop_lut3_I0_O)        0.124     6.589 r  sl_ctrl_0/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.226     9.815    seven_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.335 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.335    seven_seg[4]
    U5                                                                r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ack
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.276ns  (logic 3.987ns (63.524%)  route 2.289ns (36.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  sl_ctrl_0/ack_reg/Q
                         net (fo=1, routed)           2.289     7.905    ack_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531    11.435 r  ack_OBUF_inst/O
                         net (fo=0)                   0.000    11.435    ack
    L17                                                               r  ack (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/notice_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            notice_slave
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.947ns  (logic 3.961ns (66.597%)  route 1.987ns (33.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/notice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  sl_ctrl_0/notice_reg/Q
                         net (fo=4, routed)           1.987     7.602    notice_slave_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.107 r  notice_slave_OBUF_inst/O
                         net (fo=0)                   0.000    11.107    notice_slave
    U16                                                               r  notice_slave (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/cnt_0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.570ns  (logic 0.890ns (19.475%)  route 3.680ns (80.525%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  sl_ctrl_0/cnt_0/count_reg[22]/Q
                         net (fo=2, routed)           0.728     6.405    sl_ctrl_0/cnt_0/count[22]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.529 f  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.983     7.512    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_4_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124     7.636 f  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2/O
                         net (fo=29, routed)          1.180     8.816    sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I3_O)        0.124     8.940 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.789     9.729    sl_ctrl_0/cnt_0_n_0
    SLICE_X3Y6           LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/next_ack_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.186ns (39.743%)  route 0.282ns (60.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sl_ctrl_0/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.145     1.764    sl_ctrl_0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.045     1.809 r  sl_ctrl_0/next_ack_reg_i_1/O
                         net (fo=1, routed)           0.137     1.945    sl_ctrl_0/next_ack_reg_i_1_n_0
    SLICE_X1Y6           LDCE                                         r  sl_ctrl_0/next_ack_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.183ns (36.729%)  route 0.315ns (63.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.478    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDSE (Prop_fdse_C_Q)         0.141     1.619 r  sl_ctrl_0/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.196     1.815    sl_ctrl_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.042     1.857 r  sl_ctrl_0/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.119     1.976    sl_ctrl_0/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X1Y6           LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/next_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.186ns (35.436%)  route 0.339ns (64.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sl_ctrl_0/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.136     1.754    sl_ctrl_0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  sl_ctrl_0/next_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.203     2.002    sl_ctrl_0/next_data__0[1]
    SLICE_X3Y6           LDCE                                         r  sl_ctrl_0/next_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/notice_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.186ns (34.184%)  route 0.358ns (65.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.478    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/notice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  sl_ctrl_0/notice_reg/Q
                         net (fo=4, routed)           0.144     1.763    sl_ctrl_0/cnt_0/notice_slave_OBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=2, routed)           0.214     2.022    sl_ctrl_0/next_notice
    SLICE_X3Y6           LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.186ns (31.275%)  route 0.409ns (68.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sl_ctrl_0/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.144     1.762    sl_ctrl_0/cnt_0/FSM_onehot_state_reg[2]
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.264     2.072    sl_ctrl_0/cnt_0_n_0
    SLICE_X3Y6           LDCE                                         r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/next_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.186ns (29.435%)  route 0.446ns (70.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sl_ctrl_0/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.243     1.861    sl_ctrl_0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y7           LUT6 (Prop_lut6_I1_O)        0.045     1.906 r  sl_ctrl_0/next_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.203     2.109    sl_ctrl_0/next_data__0[0]
    SLICE_X3Y6           LDCE                                         r  sl_ctrl_0/next_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/notice_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/next_notice_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.186ns (27.723%)  route 0.485ns (72.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.478    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/notice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  sl_ctrl_0/notice_reg/Q
                         net (fo=4, routed)           0.144     1.763    sl_ctrl_0/cnt_0/notice_slave_OBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  sl_ctrl_0/cnt_0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=2, routed)           0.341     2.149    sl_ctrl_0/next_notice
    SLICE_X1Y6           LDCE                                         r  sl_ctrl_0/next_notice_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/next_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.186ns (27.645%)  route 0.487ns (72.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sl_ctrl_0/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.154     1.772    sl_ctrl_0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y7           LUT6 (Prop_lut6_I1_O)        0.045     1.817 r  sl_ctrl_0/next_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.333     2.150    sl_ctrl_0/next_data__0[2]
    SLICE_X0Y7           LDCE                                         r  sl_ctrl_0/next_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/notice_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            notice_slave
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.347ns (73.500%)  route 0.486ns (26.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.478    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/notice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sl_ctrl_0/notice_reg/Q
                         net (fo=4, routed)           0.486     2.105    notice_slave_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.311 r  notice_slave_OBUF_inst/O
                         net (fo=0)                   0.000     3.311    notice_slave
    U16                                                               r  notice_slave (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ack
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.373ns (68.842%)  route 0.621ns (31.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.478    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sl_ctrl_0/ack_reg/Q
                         net (fo=1, routed)           0.621     2.240    ack_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.232     3.472 r  ack_OBUF_inst/O
                         net (fo=0)                   0.000     3.472    ack
    L17                                                               r  ack (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            db_0/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.559ns  (logic 1.454ns (56.806%)  route 1.105ns (43.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.105     2.559    db_0/D[0]
    SLICE_X0Y8           FDRE                                         r  db_0/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.518     4.859    db_0/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  db_0/DFF_reg[0]/C

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.356ns  (logic 0.559ns (41.229%)  route 0.797ns (58.771%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           LDCE                         0.000     0.000 r  sl_ctrl_0/FSM_onehot_next_state_reg[0]/G
    SLICE_X1Y6           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sl_ctrl_0/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.797     1.356    sl_ctrl_0/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X0Y6           FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519     4.860    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_ack_reg/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.324ns  (logic 0.559ns (42.209%)  route 0.765ns (57.791%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           LDCE                         0.000     0.000 r  sl_ctrl_0/next_ack_reg/G
    SLICE_X1Y6           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sl_ctrl_0/next_ack_reg/Q
                         net (fo=1, routed)           0.765     1.324    sl_ctrl_0/next_ack
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519     4.860    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/ack_reg/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_notice_reg/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/notice_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.219ns  (logic 0.559ns (45.845%)  route 0.660ns (54.155%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           LDCE                         0.000     0.000 r  sl_ctrl_0/next_notice_reg/G
    SLICE_X1Y6           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sl_ctrl_0/next_notice_reg/Q
                         net (fo=1, routed)           0.660     1.219    sl_ctrl_0/next_start
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/notice_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519     4.860    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/notice_reg/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.942ns  (logic 0.559ns (59.358%)  route 0.383ns (40.642%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           LDCE                         0.000     0.000 r  sl_ctrl_0/next_data_reg[2]/G
    SLICE_X0Y7           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sl_ctrl_0/next_data_reg[2]/Q
                         net (fo=1, routed)           0.383     0.942    sl_ctrl_0/next_data[2]
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519     4.860    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/data_reg[2]/C

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.891ns  (logic 0.559ns (62.738%)  route 0.332ns (37.262%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           LDCE                         0.000     0.000 r  sl_ctrl_0/FSM_onehot_next_state_reg[1]/G
    SLICE_X3Y6           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sl_ctrl_0/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.332     0.891    sl_ctrl_0/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.518     4.859    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.891ns  (logic 0.559ns (62.738%)  route 0.332ns (37.262%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           LDCE                         0.000     0.000 r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/G
    SLICE_X3Y6           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.332     0.891    sl_ctrl_0/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.518     4.859    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.890ns  (logic 0.559ns (62.809%)  route 0.331ns (37.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           LDCE                         0.000     0.000 r  sl_ctrl_0/next_data_reg[0]/G
    SLICE_X3Y6           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sl_ctrl_0/next_data_reg[0]/Q
                         net (fo=1, routed)           0.331     0.890    sl_ctrl_0/next_data[0]
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.518     4.859    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/data_reg[0]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.890ns  (logic 0.559ns (62.809%)  route 0.331ns (37.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           LDCE                         0.000     0.000 r  sl_ctrl_0/next_data_reg[1]/G
    SLICE_X3Y6           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sl_ctrl_0/next_data_reg[1]/Q
                         net (fo=1, routed)           0.331     0.890    sl_ctrl_0/next_data[1]
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.518     4.859    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/data_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           LDCE                         0.000     0.000 r  sl_ctrl_0/FSM_onehot_next_state_reg[1]/G
    SLICE_X3Y6           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sl_ctrl_0/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.112     0.270    sl_ctrl_0/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.865     1.992    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           LDCE                         0.000     0.000 r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/G
    SLICE_X3Y6           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sl_ctrl_0/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.112     0.270    sl_ctrl_0/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.865     1.992    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           LDCE                         0.000     0.000 r  sl_ctrl_0/next_data_reg[0]/G
    SLICE_X3Y6           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sl_ctrl_0/next_data_reg[0]/Q
                         net (fo=1, routed)           0.112     0.270    sl_ctrl_0/next_data[0]
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.865     1.992    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/data_reg[0]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           LDCE                         0.000     0.000 r  sl_ctrl_0/next_data_reg[1]/G
    SLICE_X3Y6           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sl_ctrl_0/next_data_reg[1]/Q
                         net (fo=1, routed)           0.112     0.270    sl_ctrl_0/next_data[1]
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.865     1.992    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sl_ctrl_0/data_reg[1]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.158ns (56.887%)  route 0.120ns (43.113%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           LDCE                         0.000     0.000 r  sl_ctrl_0/next_data_reg[2]/G
    SLICE_X0Y7           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sl_ctrl_0/next_data_reg[2]/Q
                         net (fo=1, routed)           0.120     0.278    sl_ctrl_0/next_data[2]
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/data_reg[2]/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_notice_reg/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/notice_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.158ns (32.224%)  route 0.332ns (67.776%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           LDCE                         0.000     0.000 r  sl_ctrl_0/next_notice_reg/G
    SLICE_X1Y6           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sl_ctrl_0/next_notice_reg/Q
                         net (fo=1, routed)           0.332     0.490    sl_ctrl_0/next_start
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/notice_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/notice_reg/C

Slack:                    inf
  Source:                 sl_ctrl_0/next_ack_reg/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.158ns (30.190%)  route 0.365ns (69.810%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           LDCE                         0.000     0.000 r  sl_ctrl_0/next_ack_reg/G
    SLICE_X1Y6           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sl_ctrl_0/next_ack_reg/Q
                         net (fo=1, routed)           0.365     0.523    sl_ctrl_0/next_ack
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/ack_reg/C

Slack:                    inf
  Source:                 sl_ctrl_0/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.158ns (28.632%)  route 0.394ns (71.368%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           LDCE                         0.000     0.000 r  sl_ctrl_0/FSM_onehot_next_state_reg[0]/G
    SLICE_X1Y6           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sl_ctrl_0/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.394     0.552    sl_ctrl_0/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X0Y6           FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            db_0/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.222ns (33.552%)  route 0.439ns (66.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.439     0.661    db_0/D[0]
    SLICE_X0Y8           FDRE                                         r  db_0/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.865     1.992    db_0/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  db_0/DFF_reg[0]/C





