Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o T:/firstLab/test_logic_isim_beh.exe -prj T:/firstLab/test_logic_beh.prj work.test_logic work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "T:/firstLab/two_input_logic.v" into library work
Analyzing Verilog file "T:/firstLab/test_logic.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 104920 KB
Fuse CPU Usage: 171 ms
Compiling module two_input_logic
Compiling module test_logic
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable T:/firstLab/test_logic_isim_beh.exe
Fuse Memory Usage: 109512 KB
Fuse CPU Usage: 186 ms
