// Seed: 3083330611
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    output tri id_2,
    input supply1 id_3,
    input wire id_4
    , id_15,
    output wire id_5,
    input tri1 id_6,
    input tri id_7,
    input uwire id_8,
    output uwire id_9,
    output wor id_10,
    input wor id_11,
    input uwire id_12,
    output uwire id_13
);
  logic [{ "" {  -1  }  } : -1] id_16;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input wand id_3,
    input tri0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    output wand id_7,
    input supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    input wire id_11,
    output tri1 id_12,
    input uwire id_13,
    output supply1 id_14,
    input tri id_15,
    output wand id_16
);
  assign id_14 = id_1;
  module_0 modCall_1 (
      id_0,
      id_16,
      id_6,
      id_5,
      id_1,
      id_14,
      id_8,
      id_1,
      id_2,
      id_7,
      id_16,
      id_9,
      id_10,
      id_12
  );
  assign modCall_1.id_13 = 0;
endmodule
