{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1566860709881 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exercicio02 EP3C25F324C6 " "Selected device EP3C25F324C6 for design \"exercicio02\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1566860709928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566860710115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566860710178 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566860710178 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1566860712678 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1566860712912 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C6 " "Device EP3C40F324C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1566860714521 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1566860714521 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566860714693 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566860714693 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566860714693 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566860714693 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566860714693 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1566860714693 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1566860714724 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 45 " "No exact pin location assignment(s) for 45 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_out\[0\] " "Pin a_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { a_out[0] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 24 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_out\[1\] " "Pin a_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { a_out[1] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 24 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_out\[2\] " "Pin a_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { a_out[2] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 24 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_out\[3\] " "Pin a_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { a_out[3] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 24 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_out\[4\] " "Pin a_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { a_out[4] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 24 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_out\[5\] " "Pin a_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { a_out[5] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 24 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_out\[6\] " "Pin a_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { a_out[6] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 24 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_out\[7\] " "Pin a_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { a_out[7] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 24 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[0\] " "Pin b_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { b_out[0] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 25 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[1\] " "Pin b_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { b_out[1] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 25 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[2\] " "Pin b_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { b_out[2] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 25 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[3\] " "Pin b_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { b_out[3] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 25 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[4\] " "Pin b_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { b_out[4] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 25 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[5\] " "Pin b_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { b_out[5] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 25 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[6\] " "Pin b_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { b_out[6] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 25 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_out\[7\] " "Pin b_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { b_out[7] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 25 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_out\[0\] " "Pin temp_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { temp_out[0] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 26 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_out\[1\] " "Pin temp_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { temp_out[1] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 26 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_out\[2\] " "Pin temp_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { temp_out[2] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 26 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_out\[3\] " "Pin temp_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { temp_out[3] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 26 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_out\[4\] " "Pin temp_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { temp_out[4] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 26 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_out\[5\] " "Pin temp_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { temp_out[5] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 26 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_out\[6\] " "Pin temp_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { temp_out[6] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 26 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp_out\[7\] " "Pin temp_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { temp_out[7] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 26 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { temp_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ina\[0\] " "Pin ina\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ina[0] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ina[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { rst } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 18 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ena " "Pin ena not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ena } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ina\[1\] " "Pin ina\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ina[1] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ina[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ina\[2\] " "Pin ina\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ina[2] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ina[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ina\[3\] " "Pin ina\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ina[3] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ina[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ina\[4\] " "Pin ina\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ina[4] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ina[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ina\[5\] " "Pin ina\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ina[5] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ina[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ina\[6\] " "Pin ina\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ina[6] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ina[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ina\[7\] " "Pin ina\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ina[7] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ina[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inb\[0\] " "Pin inb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inb[0] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enb " "Pin enb not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { enb } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 20 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inb\[1\] " "Pin inb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inb[1] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inb\[2\] " "Pin inb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inb[2] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inb\[3\] " "Pin inb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inb[3] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inb\[4\] " "Pin inb\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inb[4] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inb\[5\] " "Pin inb\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inb[5] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inb\[6\] " "Pin inb\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inb[6] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inb\[7\] " "Pin inb\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inb[7] } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entemp " "Pin entemp not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { entemp } } } { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 21 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entemp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566860717021 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1566860717021 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exercicio02.sdc " "Synopsys Design Constraints File file not found: 'exercicio02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1566860718256 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1566860718287 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1566860718287 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1566860718287 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1566860718287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN F2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN F2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566860718427 ""}  } { { "exercicio02.vhd" "" { Text "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/exercicio02.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566860718427 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1566860719099 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566860719099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566860719099 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566860719099 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566860719099 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1566860719115 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1566860719115 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1566860719115 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1566860719115 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1566860719115 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1566860719115 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 2.5V 20 24 0 " "Number of I/O pins in group: 44 (unused VREF, 2.5V VCCIO, 20 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1566860719146 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1566860719146 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1566860719146 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566860719146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 25 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566860719146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 31 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566860719146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 32 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566860719146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 23 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566860719146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 19 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566860719146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 33 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566860719146 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566860719146 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1566860719146 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1566860719146 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566860720287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1566860724396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566860724662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1566860724740 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1566860726599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566860726599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1566860727146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X43_Y23 X53_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34" {  } { { "loc" "" { Generic "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} 43 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1566860730349 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1566860730349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566860731724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1566860731724 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1566860731724 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1566860731802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566860731911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566860732661 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566860732771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566860733068 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566860733958 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/output_files/exercicio02.fit.smsg " "Generated suppressed messages file C:/Users/andre/Desktop/Programming/VHDL/Designs/Aula 21 agosto 2/output_files/exercicio02.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1566860736036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566860737146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 20:05:37 2019 " "Processing ended: Mon Aug 26 20:05:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566860737146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566860737146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566860737146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1566860737146 ""}
