{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684916374169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684916374169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 10:19:34 2023 " "Processing started: Wed May 24 10:19:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684916374169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1684916374169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1684916374169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1684916374506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/fm_dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/fm_dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FM_DDS-YEET " "Found design unit 1: FM_DDS-YEET" {  } { { "../source/dds/FM_DDS.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/FM_DDS.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381154 ""} { "Info" "ISGN_ENTITY_NAME" "1 FM_DDS " "Found entity 1: FM_DDS" {  } { { "../source/dds/FM_DDS.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/FM_DDS.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ_baud_tick-rtl " "Found design unit 1: EQ_baud_tick-rtl" {  } { { "../source/EQ/EQ_baud_tick.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_baud_tick.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381156 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ_baud_tick " "Found entity 1: EQ_baud_tick" {  } { { "../source/EQ/EQ_baud_tick.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_baud_tick.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ_uart_top-bdf_type " "Found design unit 1: EQ_uart_top-bdf_type" {  } { { "../source/EQ/EQ_uart_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_uart_top.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381157 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ_uart_top " "Found entity 1: EQ_uart_top" {  } { { "../source/EQ/EQ_uart_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_uart_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ_top-str " "Found design unit 1: EQ_top-str" {  } { { "../source/EQ/EQ_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_top.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381159 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ_top " "Found entity 1: EQ_top" {  } { { "../source/EQ/EQ_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_top.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ_ctrl-str " "Found design unit 1: EQ_ctrl-str" {  } { { "../source/EQ/EQ_ctrl.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_ctrl.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381160 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ_ctrl " "Found entity 1: EQ_ctrl" {  } { { "../source/EQ/EQ_ctrl.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ-str " "Found design unit 1: EQ-str" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381162 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ " "Found entity 1: EQ" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/i2c/reg_table_pkg.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2c/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/i2c_slave_bfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/i2c_slave_bfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_bfm-bfm " "Found design unit 1: i2c_slave_bfm-bfm" {  } { { "../source/i2c/i2c_slave_bfm.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2c/i2c_slave_bfm.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381165 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_bfm " "Found entity 1: i2c_slave_bfm" {  } { { "../source/i2c/i2c_slave_bfm.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2c/i2c_slave_bfm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2c/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381166 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2c/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2c/codec_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381168 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2c/codec_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/tone_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/tone_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_generator-str " "Found design unit 1: tone_generator-str" {  } { { "../source/dds/tone_generator.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381169 ""} { "Info" "ISGN_ENTITY_NAME" "1 tone_generator " "Found entity 1: tone_generator" {  } { { "../source/dds/tone_generator.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/tone_gen_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/tone_gen_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_gen_pkg " "Found design unit 1: tone_gen_pkg" {  } { { "../source/dds/tone_gen_pkg.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/tone_gen_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds-rtl " "Found design unit 1: dds-rtl" {  } { { "../source/dds/dds.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/dds.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381173 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "../source/dds/dds.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/dds.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/uni_shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/uni_shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uni_shiftreg-str " "Found design unit 1: uni_shiftreg-str" {  } { { "../source/i2s/uni_shiftreg.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/uni_shiftreg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381174 ""} { "Info" "ISGN_ENTITY_NAME" "1 uni_shiftreg " "Found entity 1: uni_shiftreg" {  } { { "../source/i2s/uni_shiftreg.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/uni_shiftreg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/path_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/path_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 path_ctrl-str " "Found design unit 1: path_ctrl-str" {  } { { "../source/i2s/path_ctrl.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/path_ctrl.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381176 ""} { "Info" "ISGN_ENTITY_NAME" "1 path_ctrl " "Found entity 1: path_ctrl" {  } { { "../source/i2s/path_ctrl.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/path_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-str " "Found design unit 1: mux_2_1-str" {  } { { "../source/i2s/mux_2_1.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/mux_2_1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381178 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "../source/i2s/mux_2_1.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/mux_2_1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/i2s_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/i2s_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-str " "Found design unit 1: i2s_master-str" {  } { { "../source/i2s/i2s_master.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381179 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "../source/i2s/i2s_master.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/i2s_frame_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/i2s_frame_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_frame_generator-str " "Found design unit 1: i2s_frame_generator-str" {  } { { "../source/i2s/i2s_frame_generator.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_frame_generator.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381180 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_frame_generator " "Found entity 1: i2s_frame_generator" {  } { { "../source/i2s/i2s_frame_generator.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_frame_generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/midi/midi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/midi/midi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIDI-rtl " "Found design unit 1: MIDI-rtl" {  } { { "../source/MIDI/MIDI.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/MIDI/MIDI.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381182 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIDI " "Found entity 1: MIDI" {  } { { "../source/MIDI/MIDI.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/MIDI/MIDI.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/vhdl_hex2sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/vhdl_hex2sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_hex2sevseg-comb " "Found design unit 1: vhdl_hex2sevseg-comb" {  } { { "../source/others/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/vhdl_hex2sevseg.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381183 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_hex2sevseg " "Found entity 1: vhdl_hex2sevseg" {  } { { "../source/others/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/vhdl_hex2sevseg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/uart_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/uart_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller_fsm-rtl " "Found design unit 1: uart_controller_fsm-rtl" {  } { { "../source/others/uart_controller_fsm.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/uart_controller_fsm.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381184 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller_fsm " "Found entity 1: uart_controller_fsm" {  } { { "../source/others/uart_controller_fsm.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/uart_controller_fsm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/signal_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/signal_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_checker-rtl " "Found design unit 1: signal_checker-rtl" {  } { { "../source/others/signal_checker.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/signal_checker.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381186 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_checker " "Found entity 1: signal_checker" {  } { { "../source/others/signal_checker.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/signal_checker.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/shiftreg_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/shiftreg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_uart-rtl " "Found design unit 1: shiftreg_uart-rtl" {  } { { "../source/others/shiftreg_uart.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/shiftreg_uart.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381187 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_uart " "Found entity 1: shiftreg_uart" {  } { { "../source/others/shiftreg_uart.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/shiftreg_uart.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/output_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/output_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_register-rtl " "Found design unit 1: output_register-rtl" {  } { { "../source/others/output_register.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/output_register.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381188 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "../source/others/output_register.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/output_register.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/others/modulo_divider.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/modulo_divider.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381190 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/others/modulo_divider.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/modulo_divider.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-str " "Found design unit 1: infrastructure-str" {  } { { "../source/others/infrastructure.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381191 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/others/infrastructure.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/flanken_detekt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/flanken_detekt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flanken_detekt_vhdl-rtl " "Found design unit 1: flanken_detekt_vhdl-rtl" {  } { { "../source/others/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/flanken_detekt_vhdl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381192 ""} { "Info" "ISGN_ENTITY_NAME" "1 flanken_detekt_vhdl " "Found entity 1: flanken_detekt_vhdl" {  } { { "../source/others/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/flanken_detekt_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/clock_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/clock_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_sync-rtl " "Found design unit 1: clock_sync-rtl" {  } { { "../source/others/clock_sync.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/clock_sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381194 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_sync " "Found entity 1: clock_sync" {  } { { "../source/others/clock_sync.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/clock_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/others/bit_counter.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/bit_counter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381195 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/others/bit_counter.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/bit_counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick-rtl " "Found design unit 1: baud_tick-rtl" {  } { { "../source/others/baud_tick.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/baud_tick.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381196 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick " "Found entity 1: baud_tick" {  } { { "../source/others/baud_tick.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/baud_tick.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/top_files/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/top_files/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-bdf_type " "Found design unit 1: uart_top-bdf_type" {  } { { "../source/Top_files/uart_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381198 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../source/Top_files/uart_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/top_files/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/top_files/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-struct " "Found design unit 1: synthi_top-struct" {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381199 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthi_top " "Elaborating entity \"synthi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1684916381253 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_1 synthi_top.vhd(63) " "VHDL Signal Declaration warning at synthi_top.vhd(63): used implicit default value for signal \"LEDR_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_2 synthi_top.vhd(64) " "VHDL Signal Declaration warning at synthi_top.vhd(64): used implicit default value for signal \"LEDR_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_3 synthi_top.vhd(65) " "VHDL Signal Declaration warning at synthi_top.vhd(65): used implicit default value for signal \"LEDR_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_4 synthi_top.vhd(66) " "VHDL Signal Declaration warning at synthi_top.vhd(66): used implicit default value for signal \"LEDR_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_5 synthi_top.vhd(67) " "VHDL Signal Declaration warning at synthi_top.vhd(67): used implicit default value for signal \"LEDR_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_6 synthi_top.vhd(68) " "VHDL Signal Declaration warning at synthi_top.vhd(68): used implicit default value for signal \"LEDR_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_7 synthi_top.vhd(69) " "VHDL Signal Declaration warning at synthi_top.vhd(69): used implicit default value for signal \"LEDR_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_8 synthi_top.vhd(70) " "VHDL Signal Declaration warning at synthi_top.vhd(70): used implicit default value for signal \"LEDR_8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_9 synthi_top.vhd(71) " "VHDL Signal Declaration warning at synthi_top.vhd(71): used implicit default value for signal \"LEDR_9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infrastructure infrastructure:infrastructure_1 " "Elaborating entity \"infrastructure\" for hierarchy \"infrastructure:infrastructure_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "infrastructure_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_sync infrastructure:infrastructure_1\|clock_sync:clock_sync_1 " "Elaborating entity \"clock_sync\" for hierarchy \"infrastructure:infrastructure_1\|clock_sync:clock_sync_1\"" {  } { { "../source/others/infrastructure.vhd" "clock_sync_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_checker infrastructure:infrastructure_1\|signal_checker:signal_checker_1 " "Elaborating entity \"signal_checker\" for hierarchy \"infrastructure:infrastructure_1\|signal_checker:signal_checker_1\"" {  } { { "../source/others/infrastructure.vhd" "signal_checker_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divider infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1 " "Elaborating entity \"modulo_divider\" for hierarchy \"infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\"" {  } { { "../source/others/infrastructure.vhd" "modulo_divider_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381259 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "width6 modulo_divider.vhd(32) " "VHDL Signal Declaration warning at modulo_divider.vhd(32): used explicit default value for signal \"width6\" because signal was never assigned a value" {  } { { "../source/others/modulo_divider.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/modulo_divider.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684916381260 "|synthi_top|infrastructure:infrastructure_1|modulo_divider:modulo_divider_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "width12 modulo_divider.vhd(33) " "VHDL Signal Declaration warning at modulo_divider.vhd(33): used explicit default value for signal \"width12\" because signal was never assigned a value" {  } { { "../source/others/modulo_divider.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/modulo_divider.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684916381260 "|synthi_top|infrastructure:infrastructure_1|modulo_divider:modulo_divider_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top_1 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "uart_top_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_tick uart_top:uart_top_1\|baud_tick:b2v_inst " "Elaborating entity \"baud_tick\" for hierarchy \"uart_top:uart_top_1\|baud_tick:b2v_inst\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_uart uart_top:uart_top_1\|shiftreg_uart:b2v_inst1 " "Elaborating entity \"shiftreg_uart\" for hierarchy \"uart_top:uart_top_1\|shiftreg_uart:b2v_inst1\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vhdl_hex2sevseg uart_top:uart_top_1\|vhdl_hex2sevseg:b2v_inst16 " "Elaborating entity \"vhdl_hex2sevseg\" for hierarchy \"uart_top:uart_top_1\|vhdl_hex2sevseg:b2v_inst16\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst16" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flanken_detekt_vhdl uart_top:uart_top_1\|flanken_detekt_vhdl:b2v_inst18 " "Elaborating entity \"flanken_detekt_vhdl\" for hierarchy \"uart_top:uart_top_1\|flanken_detekt_vhdl:b2v_inst18\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst18" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter uart_top:uart_top_1\|bit_counter:b2v_inst6 " "Elaborating entity \"bit_counter\" for hierarchy \"uart_top:uart_top_1\|bit_counter:b2v_inst6\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst6" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller_fsm uart_top:uart_top_1\|uart_controller_fsm:b2v_inst7 " "Elaborating entity \"uart_controller_fsm\" for hierarchy \"uart_top:uart_top_1\|uart_controller_fsm:b2v_inst7\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst7" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_register uart_top:uart_top_1\|output_register:b2v_inst8 " "Elaborating entity \"output_register\" for hierarchy \"uart_top:uart_top_1\|output_register:b2v_inst8\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst8" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_controller codec_controller:codec_controller_1 " "Elaborating entity \"codec_controller\" for hierarchy \"codec_controller:codec_controller_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "codec_controller_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_1 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "i2c_master_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_master i2s_master:inst_i2s_master " "Elaborating entity \"i2s_master\" for hierarchy \"i2s_master:inst_i2s_master\"" {  } { { "../source/Top_files/synthi_top.vhd" "inst_i2s_master" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381273 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy3 i2s_master.vhd(101) " "Verilog HDL or VHDL warning at i2s_master.vhd(101): object \"dummy3\" assigned a value but never read" {  } { { "../source/i2s/i2s_master.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684916381275 "|synthi_top|i2s_master:inst_i2s_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy4 i2s_master.vhd(102) " "Verilog HDL or VHDL warning at i2s_master.vhd(102): object \"dummy4\" assigned a value but never read" {  } { { "../source/i2s/i2s_master.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684916381275 "|synthi_top|i2s_master:inst_i2s_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_frame_generator i2s_master:inst_i2s_master\|i2s_frame_generator:i2s_frame_generator_1 " "Elaborating entity \"i2s_frame_generator\" for hierarchy \"i2s_master:inst_i2s_master\|i2s_frame_generator:i2s_frame_generator_1\"" {  } { { "../source/i2s/i2s_master.vhd" "i2s_frame_generator_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uni_shiftreg i2s_master:inst_i2s_master\|uni_shiftreg:uni_shiftreg_1 " "Elaborating entity \"uni_shiftreg\" for hierarchy \"i2s_master:inst_i2s_master\|uni_shiftreg:uni_shiftreg_1\"" {  } { { "../source/i2s/i2s_master.vhd" "uni_shiftreg_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 i2s_master:inst_i2s_master\|mux_2_1:mux_2_1_1 " "Elaborating entity \"mux_2_1\" for hierarchy \"i2s_master:inst_i2s_master\|mux_2_1:mux_2_1_1\"" {  } { { "../source/i2s/i2s_master.vhd" "mux_2_1_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "path_ctrl path_ctrl:inst_path_ctrl " "Elaborating entity \"path_ctrl\" for hierarchy \"path_ctrl:inst_path_ctrl\"" {  } { { "../source/Top_files/synthi_top.vhd" "inst_path_ctrl" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIDI MIDI:MIDI_2 " "Elaborating entity \"MIDI\" for hierarchy \"MIDI:MIDI_2\"" {  } { { "../source/Top_files/synthi_top.vhd" "MIDI_2" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381284 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE MIDI.vhd(190) " "VHDL warning at MIDI.vhd(190): comparison between unequal length operands always returns FALSE" {  } { { "../source/MIDI/MIDI.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/MIDI/MIDI.vhd" 190 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684916381286 "|synthi_top|MIDI:MIDI_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tone_generator tone_generator:tone_generator_1 " "Elaborating entity \"tone_generator\" for hierarchy \"tone_generator:tone_generator_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "tone_generator_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM_DDS tone_generator:tone_generator_1\|FM_DDS:\\dds_inst_gen:0:inst_dds " "Elaborating entity \"FM_DDS\" for hierarchy \"tone_generator:tone_generator_1\|FM_DDS:\\dds_inst_gen:0:inst_dds\"" {  } { { "../source/dds/tone_generator.vhd" "\\dds_inst_gen:0:inst_dds" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds tone_generator:tone_generator_1\|FM_DDS:\\dds_inst_gen:0:inst_dds\|dds:inst_dds_carrier " "Elaborating entity \"dds\" for hierarchy \"tone_generator:tone_generator_1\|FM_DDS:\\dds_inst_gen:0:inst_dds\|dds:inst_dds_carrier\"" {  } { { "../source/dds/FM_DDS.vhd" "inst_dds_carrier" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/FM_DDS.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ tone_generator:tone_generator_1\|EQ:\\eq_inst_gen:0:inst_EQ " "Elaborating entity \"EQ\" for hierarchy \"tone_generator:tone_generator_1\|EQ:\\eq_inst_gen:0:inst_EQ\"" {  } { { "../source/dds/tone_generator.vhd" "\\eq_inst_gen:0:inst_EQ" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ_top EQ_top:EQ_top_1 " "Elaborating entity \"EQ_top\" for hierarchy \"EQ_top:EQ_top_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "EQ_top_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ_uart_top EQ_top:EQ_top_1\|EQ_uart_top:uart_top_1 " "Elaborating entity \"EQ_uart_top\" for hierarchy \"EQ_top:EQ_top_1\|EQ_uart_top:uart_top_1\"" {  } { { "../source/EQ/EQ_top.vhd" "uart_top_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_top.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ_baud_tick EQ_top:EQ_top_1\|EQ_uart_top:uart_top_1\|EQ_baud_tick:b2v_inst " "Elaborating entity \"EQ_baud_tick\" for hierarchy \"EQ_top:EQ_top_1\|EQ_uart_top:uart_top_1\|EQ_baud_tick:b2v_inst\"" {  } { { "../source/EQ/EQ_uart_top.vhd" "b2v_inst" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_uart_top.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ_ctrl EQ_top:EQ_top_1\|EQ_ctrl:EQ_ctrl_1 " "Elaborating entity \"EQ_ctrl\" for hierarchy \"EQ_top:EQ_top_1\|EQ_ctrl:EQ_ctrl_1\"" {  } { { "../source/EQ/EQ_top.vhd" "EQ_ctrl_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_top.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381450 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1684916381741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684916381815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 10:19:41 2023 " "Processing ended: Wed May 24 10:19:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684916381815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684916381815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684916381815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1684916381815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684916374169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684916374169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 10:19:34 2023 " "Processing started: Wed May 24 10:19:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684916374169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1684916374169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1684916374169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1684916374506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/fm_dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/fm_dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FM_DDS-YEET " "Found design unit 1: FM_DDS-YEET" {  } { { "../source/dds/FM_DDS.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/FM_DDS.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381154 ""} { "Info" "ISGN_ENTITY_NAME" "1 FM_DDS " "Found entity 1: FM_DDS" {  } { { "../source/dds/FM_DDS.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/FM_DDS.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ_baud_tick-rtl " "Found design unit 1: EQ_baud_tick-rtl" {  } { { "../source/EQ/EQ_baud_tick.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_baud_tick.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381156 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ_baud_tick " "Found entity 1: EQ_baud_tick" {  } { { "../source/EQ/EQ_baud_tick.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_baud_tick.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ_uart_top-bdf_type " "Found design unit 1: EQ_uart_top-bdf_type" {  } { { "../source/EQ/EQ_uart_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_uart_top.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381157 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ_uart_top " "Found entity 1: EQ_uart_top" {  } { { "../source/EQ/EQ_uart_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_uart_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ_top-str " "Found design unit 1: EQ_top-str" {  } { { "../source/EQ/EQ_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_top.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381159 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ_top " "Found entity 1: EQ_top" {  } { { "../source/EQ/EQ_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_top.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ_ctrl-str " "Found design unit 1: EQ_ctrl-str" {  } { { "../source/EQ/EQ_ctrl.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_ctrl.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381160 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ_ctrl " "Found entity 1: EQ_ctrl" {  } { { "../source/EQ/EQ_ctrl.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/eq/eq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EQ-str " "Found design unit 1: EQ-str" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381162 ""} { "Info" "ISGN_ENTITY_NAME" "1 EQ " "Found entity 1: EQ" {  } { { "../source/EQ/EQ.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/i2c/reg_table_pkg.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2c/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/i2c_slave_bfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/i2c_slave_bfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_bfm-bfm " "Found design unit 1: i2c_slave_bfm-bfm" {  } { { "../source/i2c/i2c_slave_bfm.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2c/i2c_slave_bfm.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381165 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_bfm " "Found entity 1: i2c_slave_bfm" {  } { { "../source/i2c/i2c_slave_bfm.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2c/i2c_slave_bfm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2c/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381166 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2c/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2c/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2c/codec_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381168 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2c/codec_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/tone_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/tone_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_generator-str " "Found design unit 1: tone_generator-str" {  } { { "../source/dds/tone_generator.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381169 ""} { "Info" "ISGN_ENTITY_NAME" "1 tone_generator " "Found entity 1: tone_generator" {  } { { "../source/dds/tone_generator.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/tone_gen_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/tone_gen_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_gen_pkg " "Found design unit 1: tone_gen_pkg" {  } { { "../source/dds/tone_gen_pkg.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/tone_gen_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/dds/dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds-rtl " "Found design unit 1: dds-rtl" {  } { { "../source/dds/dds.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/dds.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381173 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "../source/dds/dds.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/dds.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/uni_shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/uni_shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uni_shiftreg-str " "Found design unit 1: uni_shiftreg-str" {  } { { "../source/i2s/uni_shiftreg.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/uni_shiftreg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381174 ""} { "Info" "ISGN_ENTITY_NAME" "1 uni_shiftreg " "Found entity 1: uni_shiftreg" {  } { { "../source/i2s/uni_shiftreg.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/uni_shiftreg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/path_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/path_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 path_ctrl-str " "Found design unit 1: path_ctrl-str" {  } { { "../source/i2s/path_ctrl.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/path_ctrl.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381176 ""} { "Info" "ISGN_ENTITY_NAME" "1 path_ctrl " "Found entity 1: path_ctrl" {  } { { "../source/i2s/path_ctrl.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/path_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-str " "Found design unit 1: mux_2_1-str" {  } { { "../source/i2s/mux_2_1.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/mux_2_1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381178 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "../source/i2s/mux_2_1.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/mux_2_1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/i2s_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/i2s_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-str " "Found design unit 1: i2s_master-str" {  } { { "../source/i2s/i2s_master.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381179 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "../source/i2s/i2s_master.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/i2s_frame_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/i2s/i2s_frame_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_frame_generator-str " "Found design unit 1: i2s_frame_generator-str" {  } { { "../source/i2s/i2s_frame_generator.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_frame_generator.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381180 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_frame_generator " "Found entity 1: i2s_frame_generator" {  } { { "../source/i2s/i2s_frame_generator.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_frame_generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/midi/midi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/midi/midi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIDI-rtl " "Found design unit 1: MIDI-rtl" {  } { { "../source/MIDI/MIDI.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/MIDI/MIDI.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381182 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIDI " "Found entity 1: MIDI" {  } { { "../source/MIDI/MIDI.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/MIDI/MIDI.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/vhdl_hex2sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/vhdl_hex2sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_hex2sevseg-comb " "Found design unit 1: vhdl_hex2sevseg-comb" {  } { { "../source/others/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/vhdl_hex2sevseg.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381183 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_hex2sevseg " "Found entity 1: vhdl_hex2sevseg" {  } { { "../source/others/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/vhdl_hex2sevseg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/uart_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/uart_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller_fsm-rtl " "Found design unit 1: uart_controller_fsm-rtl" {  } { { "../source/others/uart_controller_fsm.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/uart_controller_fsm.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381184 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller_fsm " "Found entity 1: uart_controller_fsm" {  } { { "../source/others/uart_controller_fsm.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/uart_controller_fsm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/signal_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/signal_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_checker-rtl " "Found design unit 1: signal_checker-rtl" {  } { { "../source/others/signal_checker.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/signal_checker.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381186 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_checker " "Found entity 1: signal_checker" {  } { { "../source/others/signal_checker.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/signal_checker.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/shiftreg_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/shiftreg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_uart-rtl " "Found design unit 1: shiftreg_uart-rtl" {  } { { "../source/others/shiftreg_uart.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/shiftreg_uart.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381187 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_uart " "Found entity 1: shiftreg_uart" {  } { { "../source/others/shiftreg_uart.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/shiftreg_uart.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/output_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/output_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_register-rtl " "Found design unit 1: output_register-rtl" {  } { { "../source/others/output_register.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/output_register.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381188 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "../source/others/output_register.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/output_register.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/others/modulo_divider.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/modulo_divider.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381190 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/others/modulo_divider.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/modulo_divider.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-str " "Found design unit 1: infrastructure-str" {  } { { "../source/others/infrastructure.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381191 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/others/infrastructure.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/flanken_detekt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/flanken_detekt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flanken_detekt_vhdl-rtl " "Found design unit 1: flanken_detekt_vhdl-rtl" {  } { { "../source/others/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/flanken_detekt_vhdl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381192 ""} { "Info" "ISGN_ENTITY_NAME" "1 flanken_detekt_vhdl " "Found entity 1: flanken_detekt_vhdl" {  } { { "../source/others/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/flanken_detekt_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/clock_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/clock_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_sync-rtl " "Found design unit 1: clock_sync-rtl" {  } { { "../source/others/clock_sync.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/clock_sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381194 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_sync " "Found entity 1: clock_sync" {  } { { "../source/others/clock_sync.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/clock_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/others/bit_counter.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/bit_counter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381195 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/others/bit_counter.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/bit_counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/others/baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick-rtl " "Found design unit 1: baud_tick-rtl" {  } { { "../source/others/baud_tick.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/baud_tick.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381196 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick " "Found entity 1: baud_tick" {  } { { "../source/others/baud_tick.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/baud_tick.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/top_files/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/top_files/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-bdf_type " "Found design unit 1: uart_top-bdf_type" {  } { { "../source/Top_files/uart_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381198 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../source/Top_files/uart_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/top_files/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andri/synology/synologydrive/05_zhaw/fs23/pm2/github_/synthi_t1/synthi_project/source/top_files/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-struct " "Found design unit 1: synthi_top-struct" {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381199 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684916381199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684916381199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthi_top " "Elaborating entity \"synthi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1684916381253 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_1 synthi_top.vhd(63) " "VHDL Signal Declaration warning at synthi_top.vhd(63): used implicit default value for signal \"LEDR_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_2 synthi_top.vhd(64) " "VHDL Signal Declaration warning at synthi_top.vhd(64): used implicit default value for signal \"LEDR_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_3 synthi_top.vhd(65) " "VHDL Signal Declaration warning at synthi_top.vhd(65): used implicit default value for signal \"LEDR_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_4 synthi_top.vhd(66) " "VHDL Signal Declaration warning at synthi_top.vhd(66): used implicit default value for signal \"LEDR_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_5 synthi_top.vhd(67) " "VHDL Signal Declaration warning at synthi_top.vhd(67): used implicit default value for signal \"LEDR_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_6 synthi_top.vhd(68) " "VHDL Signal Declaration warning at synthi_top.vhd(68): used implicit default value for signal \"LEDR_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_7 synthi_top.vhd(69) " "VHDL Signal Declaration warning at synthi_top.vhd(69): used implicit default value for signal \"LEDR_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_8 synthi_top.vhd(70) " "VHDL Signal Declaration warning at synthi_top.vhd(70): used implicit default value for signal \"LEDR_8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_9 synthi_top.vhd(71) " "VHDL Signal Declaration warning at synthi_top.vhd(71): used implicit default value for signal \"LEDR_9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/Top_files/synthi_top.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684916381254 "|synthi_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infrastructure infrastructure:infrastructure_1 " "Elaborating entity \"infrastructure\" for hierarchy \"infrastructure:infrastructure_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "infrastructure_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_sync infrastructure:infrastructure_1\|clock_sync:clock_sync_1 " "Elaborating entity \"clock_sync\" for hierarchy \"infrastructure:infrastructure_1\|clock_sync:clock_sync_1\"" {  } { { "../source/others/infrastructure.vhd" "clock_sync_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_checker infrastructure:infrastructure_1\|signal_checker:signal_checker_1 " "Elaborating entity \"signal_checker\" for hierarchy \"infrastructure:infrastructure_1\|signal_checker:signal_checker_1\"" {  } { { "../source/others/infrastructure.vhd" "signal_checker_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divider infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1 " "Elaborating entity \"modulo_divider\" for hierarchy \"infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\"" {  } { { "../source/others/infrastructure.vhd" "modulo_divider_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/infrastructure.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381259 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "width6 modulo_divider.vhd(32) " "VHDL Signal Declaration warning at modulo_divider.vhd(32): used explicit default value for signal \"width6\" because signal was never assigned a value" {  } { { "../source/others/modulo_divider.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/modulo_divider.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684916381260 "|synthi_top|infrastructure:infrastructure_1|modulo_divider:modulo_divider_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "width12 modulo_divider.vhd(33) " "VHDL Signal Declaration warning at modulo_divider.vhd(33): used explicit default value for signal \"width12\" because signal was never assigned a value" {  } { { "../source/others/modulo_divider.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/others/modulo_divider.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684916381260 "|synthi_top|infrastructure:infrastructure_1|modulo_divider:modulo_divider_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top_1 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "uart_top_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_tick uart_top:uart_top_1\|baud_tick:b2v_inst " "Elaborating entity \"baud_tick\" for hierarchy \"uart_top:uart_top_1\|baud_tick:b2v_inst\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_uart uart_top:uart_top_1\|shiftreg_uart:b2v_inst1 " "Elaborating entity \"shiftreg_uart\" for hierarchy \"uart_top:uart_top_1\|shiftreg_uart:b2v_inst1\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vhdl_hex2sevseg uart_top:uart_top_1\|vhdl_hex2sevseg:b2v_inst16 " "Elaborating entity \"vhdl_hex2sevseg\" for hierarchy \"uart_top:uart_top_1\|vhdl_hex2sevseg:b2v_inst16\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst16" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flanken_detekt_vhdl uart_top:uart_top_1\|flanken_detekt_vhdl:b2v_inst18 " "Elaborating entity \"flanken_detekt_vhdl\" for hierarchy \"uart_top:uart_top_1\|flanken_detekt_vhdl:b2v_inst18\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst18" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter uart_top:uart_top_1\|bit_counter:b2v_inst6 " "Elaborating entity \"bit_counter\" for hierarchy \"uart_top:uart_top_1\|bit_counter:b2v_inst6\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst6" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller_fsm uart_top:uart_top_1\|uart_controller_fsm:b2v_inst7 " "Elaborating entity \"uart_controller_fsm\" for hierarchy \"uart_top:uart_top_1\|uart_controller_fsm:b2v_inst7\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst7" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_register uart_top:uart_top_1\|output_register:b2v_inst8 " "Elaborating entity \"output_register\" for hierarchy \"uart_top:uart_top_1\|output_register:b2v_inst8\"" {  } { { "../source/Top_files/uart_top.vhd" "b2v_inst8" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/uart_top.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_controller codec_controller:codec_controller_1 " "Elaborating entity \"codec_controller\" for hierarchy \"codec_controller:codec_controller_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "codec_controller_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_1 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "i2c_master_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_master i2s_master:inst_i2s_master " "Elaborating entity \"i2s_master\" for hierarchy \"i2s_master:inst_i2s_master\"" {  } { { "../source/Top_files/synthi_top.vhd" "inst_i2s_master" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381273 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy3 i2s_master.vhd(101) " "Verilog HDL or VHDL warning at i2s_master.vhd(101): object \"dummy3\" assigned a value but never read" {  } { { "../source/i2s/i2s_master.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684916381275 "|synthi_top|i2s_master:inst_i2s_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy4 i2s_master.vhd(102) " "Verilog HDL or VHDL warning at i2s_master.vhd(102): object \"dummy4\" assigned a value but never read" {  } { { "../source/i2s/i2s_master.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684916381275 "|synthi_top|i2s_master:inst_i2s_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_frame_generator i2s_master:inst_i2s_master\|i2s_frame_generator:i2s_frame_generator_1 " "Elaborating entity \"i2s_frame_generator\" for hierarchy \"i2s_master:inst_i2s_master\|i2s_frame_generator:i2s_frame_generator_1\"" {  } { { "../source/i2s/i2s_master.vhd" "i2s_frame_generator_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uni_shiftreg i2s_master:inst_i2s_master\|uni_shiftreg:uni_shiftreg_1 " "Elaborating entity \"uni_shiftreg\" for hierarchy \"i2s_master:inst_i2s_master\|uni_shiftreg:uni_shiftreg_1\"" {  } { { "../source/i2s/i2s_master.vhd" "uni_shiftreg_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 i2s_master:inst_i2s_master\|mux_2_1:mux_2_1_1 " "Elaborating entity \"mux_2_1\" for hierarchy \"i2s_master:inst_i2s_master\|mux_2_1:mux_2_1_1\"" {  } { { "../source/i2s/i2s_master.vhd" "mux_2_1_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/i2s/i2s_master.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "path_ctrl path_ctrl:inst_path_ctrl " "Elaborating entity \"path_ctrl\" for hierarchy \"path_ctrl:inst_path_ctrl\"" {  } { { "../source/Top_files/synthi_top.vhd" "inst_path_ctrl" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIDI MIDI:MIDI_2 " "Elaborating entity \"MIDI\" for hierarchy \"MIDI:MIDI_2\"" {  } { { "../source/Top_files/synthi_top.vhd" "MIDI_2" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381284 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE MIDI.vhd(190) " "VHDL warning at MIDI.vhd(190): comparison between unequal length operands always returns FALSE" {  } { { "../source/MIDI/MIDI.vhd" "" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/MIDI/MIDI.vhd" 190 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684916381286 "|synthi_top|MIDI:MIDI_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tone_generator tone_generator:tone_generator_1 " "Elaborating entity \"tone_generator\" for hierarchy \"tone_generator:tone_generator_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "tone_generator_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM_DDS tone_generator:tone_generator_1\|FM_DDS:\\dds_inst_gen:0:inst_dds " "Elaborating entity \"FM_DDS\" for hierarchy \"tone_generator:tone_generator_1\|FM_DDS:\\dds_inst_gen:0:inst_dds\"" {  } { { "../source/dds/tone_generator.vhd" "\\dds_inst_gen:0:inst_dds" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds tone_generator:tone_generator_1\|FM_DDS:\\dds_inst_gen:0:inst_dds\|dds:inst_dds_carrier " "Elaborating entity \"dds\" for hierarchy \"tone_generator:tone_generator_1\|FM_DDS:\\dds_inst_gen:0:inst_dds\|dds:inst_dds_carrier\"" {  } { { "../source/dds/FM_DDS.vhd" "inst_dds_carrier" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/FM_DDS.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ tone_generator:tone_generator_1\|EQ:\\eq_inst_gen:0:inst_EQ " "Elaborating entity \"EQ\" for hierarchy \"tone_generator:tone_generator_1\|EQ:\\eq_inst_gen:0:inst_EQ\"" {  } { { "../source/dds/tone_generator.vhd" "\\eq_inst_gen:0:inst_EQ" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/dds/tone_generator.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ_top EQ_top:EQ_top_1 " "Elaborating entity \"EQ_top\" for hierarchy \"EQ_top:EQ_top_1\"" {  } { { "../source/Top_files/synthi_top.vhd" "EQ_top_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/Top_files/synthi_top.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ_uart_top EQ_top:EQ_top_1\|EQ_uart_top:uart_top_1 " "Elaborating entity \"EQ_uart_top\" for hierarchy \"EQ_top:EQ_top_1\|EQ_uart_top:uart_top_1\"" {  } { { "../source/EQ/EQ_top.vhd" "uart_top_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_top.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ_baud_tick EQ_top:EQ_top_1\|EQ_uart_top:uart_top_1\|EQ_baud_tick:b2v_inst " "Elaborating entity \"EQ_baud_tick\" for hierarchy \"EQ_top:EQ_top_1\|EQ_uart_top:uart_top_1\|EQ_baud_tick:b2v_inst\"" {  } { { "../source/EQ/EQ_uart_top.vhd" "b2v_inst" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_uart_top.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ_ctrl EQ_top:EQ_top_1\|EQ_ctrl:EQ_ctrl_1 " "Elaborating entity \"EQ_ctrl\" for hierarchy \"EQ_top:EQ_top_1\|EQ_ctrl:EQ_ctrl_1\"" {  } { { "../source/EQ/EQ_top.vhd" "EQ_ctrl_1" { Text "C:/Users/andri/Synology/SynologyDrive/05_ZHAW/FS23/PM2/github_/Synthi_T1/synthi_project/source/EQ/EQ_top.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684916381450 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1684916381741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684916381815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 10:19:41 2023 " "Processing ended: Wed May 24 10:19:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684916381815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684916381815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684916381815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1684916381815 ""}
