# aes_core

## about
Generated VHDL for AES-128 with key expansion. I made small changes to source in order to properly encrypt and decrypt NIST test vectors.

Created a VHDL test bench used to actuate the IP and confirm NIST test vectors.

![image](https://github.com/bwa55221/aes_core/assets/142425608/6df36f75-4a94-4735-a5eb-96dfb9738b99)


## disclaimer
this is a fork of the repo https://github.com/BLu85/AES-GCM-128-192-256-bits

