{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589014248161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589014248169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 09 16:50:48 2020 " "Processing started: Sat May 09 16:50:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589014248169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589014248169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg_led_static -c seg_led_static " "Command: quartus_map --read_settings_files=on --write_settings_files=off seg_led_static -c seg_led_static" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589014248169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589014248645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589014248645 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "time_cnt.v(12) " "Verilog HDL information at time_cnt.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/time_cnt.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/time_cnt.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1589014271844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/20185/desktop/qt_test/seg_led_static/rtl/time_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/20185/desktop/qt_test/seg_led_static/rtl/time_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_cnt " "Found entity 1: time_cnt" {  } { { "../rtl/time_cnt.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/time_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589014271847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589014271847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/20185/desktop/qt_test/seg_led_static/rtl/seg_led_static.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/20185/desktop/qt_test/seg_led_static/rtl/seg_led_static.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led_static " "Found entity 1: seg_led_static" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589014271854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589014271854 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "seg_led_static_top.v(16) " "Verilog HDL Module Instantiation warning at seg_led_static_top.v(16): ignored dangling comma in List of Port Connections" {  } { { "../rtl/seg_led_static_top.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static_top.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1589014271859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/20185/desktop/qt_test/seg_led_static/rtl/seg_led_static_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/20185/desktop/qt_test/seg_led_static/rtl/seg_led_static_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led_static_top " "Found entity 1: seg_led_static_top" {  } { { "../rtl/seg_led_static_top.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589014271861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589014271861 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sel seg_led_static.v(14) " "Verilog HDL Procedural Assignment error at seg_led_static.v(14): object \"sel\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271862 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sel seg_led_static.v(16) " "Verilog HDL Procedural Assignment error at seg_led_static.v(16): object \"sel\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271862 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(34) " "Verilog HDL Procedural Assignment error at seg_led_static.v(34): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271862 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(37) " "Verilog HDL Procedural Assignment error at seg_led_static.v(37): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271862 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(38) " "Verilog HDL Procedural Assignment error at seg_led_static.v(38): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271862 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(39) " "Verilog HDL Procedural Assignment error at seg_led_static.v(39): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 39 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271862 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(40) " "Verilog HDL Procedural Assignment error at seg_led_static.v(40): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 40 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271862 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(41) " "Verilog HDL Procedural Assignment error at seg_led_static.v(41): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 41 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271863 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(42) " "Verilog HDL Procedural Assignment error at seg_led_static.v(42): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 42 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271863 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(43) " "Verilog HDL Procedural Assignment error at seg_led_static.v(43): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 43 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271863 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(44) " "Verilog HDL Procedural Assignment error at seg_led_static.v(44): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 44 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271863 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(45) " "Verilog HDL Procedural Assignment error at seg_led_static.v(45): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 45 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271863 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(46) " "Verilog HDL Procedural Assignment error at seg_led_static.v(46): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 46 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271863 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(47) " "Verilog HDL Procedural Assignment error at seg_led_static.v(47): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 47 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271863 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(48) " "Verilog HDL Procedural Assignment error at seg_led_static.v(48): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 48 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271863 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(49) " "Verilog HDL Procedural Assignment error at seg_led_static.v(49): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 49 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271864 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(50) " "Verilog HDL Procedural Assignment error at seg_led_static.v(50): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 50 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271864 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(51) " "Verilog HDL Procedural Assignment error at seg_led_static.v(51): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 51 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271864 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg_led seg_led_static.v(52) " "Verilog HDL Procedural Assignment error at seg_led_static.v(52): object \"seg_led\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/seg_led_static.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/seg_led_static/rtl/seg_led_static.v" 52 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1589014271864 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/20185/Desktop/QT_TEST/seg_led_static/par/output_files/seg_led_static.map.smsg " "Generated suppressed messages file C:/Users/20185/Desktop/QT_TEST/seg_led_static/par/output_files/seg_led_static.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589014271883 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589014271936 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 09 16:51:11 2020 " "Processing ended: Sat May 09 16:51:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589014271936 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589014271936 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589014271936 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589014271936 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589014272574 ""}
