HelpInfo,E:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,E:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:hello_regs
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||hello_regs.srr(34);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/34||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component hello_regs_COREAPBLSRAM_0_COREAPBLSRAM in library COREAPBLSRAM_LIB||hello_regs.srr(35);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/35||CoreAPBLSRAM.v(29);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/29
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||hello_regs.srr(38);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/38||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component hello_regs_COREAPBLSRAM_0_COREAPBLSRAM in library COREAPBLSRAM_LIB||hello_regs.srr(39);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/39||CoreAPBLSRAM.v(29);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/29
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||hello_regs.srr(40);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/40||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component hello_regs_COREAPBLSRAM_0_COREAPBLSRAM in library COREAPBLSRAM_LIB||hello_regs.srr(128);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/128||CoreAPBLSRAM.v(29);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/29
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 7 of ckRdAddr||hello_regs.srr(153);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/153||lsram_512to35328x32.v(80);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v'/linenumber/80
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 8 of ckRdAddr||hello_regs.srr(154);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/154||lsram_512to35328x32.v(80);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v'/linenumber/80
Implementation;Synthesis|| CL169 ||@W:Pruning register ckRdAddr[15:9] ||hello_regs.srr(155);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/155||lsram_512to35328x32.v(650);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v'/linenumber/650
Implementation;Synthesis|| CG360 ||@W:No assignment to wire lsram_512to46k_BUSY_all||hello_regs.srr(157);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/157||CoreAPBLSRAM.v(93);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/93
Implementation;Synthesis|| CG360 ||@W:No assignment to wire lsram_1k_BUSY_all||hello_regs.srr(159);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/159||CoreAPBLSRAM.v(94);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/94
Implementation;Synthesis|| CG360 ||@W:No assignment to wire lsram_2k_BUSY_all||hello_regs.srr(161);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/161||CoreAPBLSRAM.v(95);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/95
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_2K_BUSY_all||hello_regs.srr(163);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/163||CoreAPBLSRAM.v(98);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/98
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_3K_BUSY_all||hello_regs.srr(165);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/165||CoreAPBLSRAM.v(99);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/99
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_4K_BUSY_all||hello_regs.srr(167);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/167||CoreAPBLSRAM.v(100);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/100
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_9K_BUSY_all||hello_regs.srr(169);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/169||CoreAPBLSRAM.v(101);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/101
Implementation;Synthesis|| CG360 ||@W:No assignment to wire lsram_width24_PRDATA||hello_regs.srr(171);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/171||CoreAPBLSRAM.v(106);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/106
Implementation;Synthesis|| CG360 ||@W:No assignment to wire lsram_width16_PRDATA||hello_regs.srr(173);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/173||CoreAPBLSRAM.v(107);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/107
Implementation;Synthesis|| CG360 ||@W:No assignment to wire lsram_width08_PRDATA||hello_regs.srr(175);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/175||CoreAPBLSRAM.v(108);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/108
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_width32_PRDATA||hello_regs.srr(177);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/177||CoreAPBLSRAM.v(110);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/110
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_width24_PRDATA||hello_regs.srr(179);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/179||CoreAPBLSRAM.v(111);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/111
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_width16_PRDATA||hello_regs.srr(181);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/181||CoreAPBLSRAM.v(112);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/112
Implementation;Synthesis|| CG360 ||@W:No assignment to wire usram_width08_PRDATA||hello_regs.srr(183);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/183||CoreAPBLSRAM.v(113);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\work\hello_regs\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/113
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[7].APB_8.edge_both[7] ||hello_regs.srr(327);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/327||coregpio.v(680);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[7].APB_8.edge_neg[7] ||hello_regs.srr(329);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/329||coregpio.v(654);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[7].APB_8.edge_pos[7] ||hello_regs.srr(331);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/331||coregpio.v(628);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[7].gpin3[7] ||hello_regs.srr(333);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/333||coregpio.v(317);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[7].gpin1[7] ||hello_regs.srr(335);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/335||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[7].gpin2[7] ||hello_regs.srr(337);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/337||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_8.edge_both[6] ||hello_regs.srr(339);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/339||coregpio.v(680);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_8.edge_neg[6] ||hello_regs.srr(341);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/341||coregpio.v(654);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_8.edge_pos[6] ||hello_regs.srr(343);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/343||coregpio.v(628);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].gpin3[6] ||hello_regs.srr(345);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/345||coregpio.v(317);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].gpin1[6] ||hello_regs.srr(347);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/347||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].gpin2[6] ||hello_regs.srr(349);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/349||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_8.edge_both[5] ||hello_regs.srr(351);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/351||coregpio.v(680);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_8.edge_neg[5] ||hello_regs.srr(353);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/353||coregpio.v(654);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_8.edge_pos[5] ||hello_regs.srr(355);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/355||coregpio.v(628);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].gpin3[5] ||hello_regs.srr(357);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/357||coregpio.v(317);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].gpin1[5] ||hello_regs.srr(359);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/359||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].gpin2[5] ||hello_regs.srr(361);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/361||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].APB_8.edge_both[4] ||hello_regs.srr(363);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/363||coregpio.v(680);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].APB_8.edge_neg[4] ||hello_regs.srr(365);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/365||coregpio.v(654);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].APB_8.edge_pos[4] ||hello_regs.srr(367);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/367||coregpio.v(628);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].gpin3[4] ||hello_regs.srr(369);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/369||coregpio.v(317);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].gpin1[4] ||hello_regs.srr(371);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/371||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].gpin2[4] ||hello_regs.srr(373);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/373||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].APB_8.edge_both[3] ||hello_regs.srr(375);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/375||coregpio.v(680);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].APB_8.edge_neg[3] ||hello_regs.srr(377);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/377||coregpio.v(654);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].APB_8.edge_pos[3] ||hello_regs.srr(379);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/379||coregpio.v(628);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].gpin3[3] ||hello_regs.srr(381);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/381||coregpio.v(317);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].gpin1[3] ||hello_regs.srr(383);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/383||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].gpin2[3] ||hello_regs.srr(385);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/385||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[2].APB_8.edge_both[2] ||hello_regs.srr(387);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/387||coregpio.v(680);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[2].APB_8.edge_neg[2] ||hello_regs.srr(389);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/389||coregpio.v(654);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[2].APB_8.edge_pos[2] ||hello_regs.srr(391);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/391||coregpio.v(628);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[2].gpin3[2] ||hello_regs.srr(393);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/393||coregpio.v(317);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[2].gpin1[2] ||hello_regs.srr(395);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/395||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[2].gpin2[2] ||hello_regs.srr(397);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/397||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_8.edge_both[1] ||hello_regs.srr(399);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/399||coregpio.v(680);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_8.edge_neg[1] ||hello_regs.srr(401);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/401||coregpio.v(654);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_8.edge_pos[1] ||hello_regs.srr(403);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/403||coregpio.v(628);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].gpin3[1] ||hello_regs.srr(405);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/405||coregpio.v(317);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].gpin1[1] ||hello_regs.srr(407);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/407||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].gpin2[1] ||hello_regs.srr(409);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/409||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_8.edge_both[0] ||hello_regs.srr(411);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/411||coregpio.v(680);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_8.edge_neg[0] ||hello_regs.srr(413);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/413||coregpio.v(654);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_8.edge_pos[0] ||hello_regs.srr(415);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/415||coregpio.v(628);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].gpin3[0] ||hello_regs.srr(417);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/417||coregpio.v(317);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].gpin1[0] ||hello_regs.srr(419);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/419||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].gpin2[0] ||hello_regs.srr(421);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/421||coregpio.v(304);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_8.INTR_reg[0] to a constant 0||hello_regs.srr(423);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/423||coregpio.v(706);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_8.INTR_reg[1] to a constant 0||hello_regs.srr(424);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/424||coregpio.v(706);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[2].APB_8.INTR_reg[2] to a constant 0||hello_regs.srr(425);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\synthesis\hello_regs.srr'/linenumber/425||coregpio.v(706);liberoaction://cross_probe/hdl/file/'E:\Practice\hello_regs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis||(null)||Please refer to the log file for details about 533 Warning(s)||hello_regs.srr;liberoaction://open_report/file/hello_regs.srr||(null);(null)
Implementation;Compile;RootName:hello_regs
Implementation;Compile||(null)||Please refer to the log file for details about 8 Warning(s) , 7 Info(s)||hello_regs_compile_log.log;liberoaction://open_report/file/hello_regs_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:hello_regs
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||hello_regs_layout_log.log;liberoaction://open_report/file/hello_regs_layout_log.log||(null);(null)
Implementation;Generate BitStream;RootName:hello_regs
Implementation;Generate BitStream||(null)||Please refer to the log file for details||hello_regs_generateBitstream.log;liberoaction://open_report/file/hello_regs_generateBitstream.log||(null);(null)
