{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1732825330303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1732825330304 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de10nano_top 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"de10nano_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732825330311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732825330403 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732825330403 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732825331028 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732825331048 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732825331096 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "145 145 " "No exact pin location assignment(s) for 145 pins of 145 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1732825331349 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1732825349931 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_clk1_50~inputCLKENA0 31 global CLKCTRL_G15 " "fpga_clk1_50~inputCLKENA0 with 31 fanout uses global clock CLKCTRL_G15" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1732825350456 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1732825350456 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1732825350456 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_ROUTED_THROUGH_CORE_ROUTING_WARNING_WITH_NAME_LOC" "global clock driver fpga_clk1_50~inputCLKENA0 CLKCTRL_G15 " "Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver fpga_clk1_50~inputCLKENA0, placed at CLKCTRL_G15" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad fpga_clk1_50 PIN_W21 " "Refclk input I/O pad fpga_clk1_50 is placed onto PIN_W21" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1732825350456 ""}  } {  } 0 16469 "Source REFCLK I/O cannot be routed using dedicated clock routing for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1732825350456 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1732825350456 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732825350457 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732825350463 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732825350463 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732825350467 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1732825350468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1732825350468 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732825350469 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de10nano_top.sdc " "Synopsys Design Constraints File file not found: 'de10nano_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732825351887 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732825351888 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732825351892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1732825351893 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732825351894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732825351913 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1732825351914 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732825351914 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732825352014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732825360835 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1732825361542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732825362685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732825363464 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732825366301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732825366301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732825367603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1732825372205 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732825372205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1732825374064 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732825374064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732825374067 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.76 " "Total time spent on timing analysis during the Fitter is 0.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1732825375409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732825375452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732825375985 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732825375985 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732825377229 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732825380357 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "95 " "Following 95 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hdmi_i2c_scl a permanently disabled " "Pin hdmi_i2c_scl has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { hdmi_i2c_scl } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hdmi_i2c_sda a permanently disabled " "Pin hdmi_i2c_sda has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { hdmi_i2c_sda } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hdmi_i2s a permanently disabled " "Pin hdmi_i2s has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { hdmi_i2s } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hdmi_lrclk a permanently disabled " "Pin hdmi_lrclk has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { hdmi_lrclk } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hdmi_mclk a permanently disabled " "Pin hdmi_mclk has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { hdmi_mclk } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hdmi_sclk a permanently disabled " "Pin hdmi_sclk has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { hdmi_sclk } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[0\] a permanently disabled " "Pin gpio_0\[0\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[0] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[1\] a permanently disabled " "Pin gpio_0\[1\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[1] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[2\] a permanently disabled " "Pin gpio_0\[2\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[2] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[3\] a permanently disabled " "Pin gpio_0\[3\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[3] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[4\] a permanently disabled " "Pin gpio_0\[4\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[4] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[5\] a permanently disabled " "Pin gpio_0\[5\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[5] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[6\] a permanently disabled " "Pin gpio_0\[6\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[6] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[7\] a permanently disabled " "Pin gpio_0\[7\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[7] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[8\] a permanently disabled " "Pin gpio_0\[8\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[8] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[9\] a permanently disabled " "Pin gpio_0\[9\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[9] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[10\] a permanently disabled " "Pin gpio_0\[10\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[10] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[11\] a permanently disabled " "Pin gpio_0\[11\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[11] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[12\] a permanently disabled " "Pin gpio_0\[12\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[12] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[13\] a permanently disabled " "Pin gpio_0\[13\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[13] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[14\] a permanently disabled " "Pin gpio_0\[14\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[14] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[15\] a permanently disabled " "Pin gpio_0\[15\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[15] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[16\] a permanently disabled " "Pin gpio_0\[16\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[16] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[17\] a permanently disabled " "Pin gpio_0\[17\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[17] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[18\] a permanently disabled " "Pin gpio_0\[18\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[18] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[19\] a permanently disabled " "Pin gpio_0\[19\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[19] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[20\] a permanently disabled " "Pin gpio_0\[20\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[20] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[21\] a permanently disabled " "Pin gpio_0\[21\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[21] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[22\] a permanently disabled " "Pin gpio_0\[22\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[22] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[23\] a permanently disabled " "Pin gpio_0\[23\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[23] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[24\] a permanently disabled " "Pin gpio_0\[24\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[24] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[25\] a permanently disabled " "Pin gpio_0\[25\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[25] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[26\] a permanently disabled " "Pin gpio_0\[26\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[26] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[27\] a permanently disabled " "Pin gpio_0\[27\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[27] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[28\] a permanently disabled " "Pin gpio_0\[28\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[28] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[29\] a permanently disabled " "Pin gpio_0\[29\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[29] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[30\] a permanently disabled " "Pin gpio_0\[30\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[30] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[31\] a permanently disabled " "Pin gpio_0\[31\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[31] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[32\] a permanently disabled " "Pin gpio_0\[32\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[32] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[33\] a permanently disabled " "Pin gpio_0\[33\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[33] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[34\] a permanently disabled " "Pin gpio_0\[34\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[34] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_0\[35\] a permanently disabled " "Pin gpio_0\[35\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_0[35] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[0\] a permanently disabled " "Pin arduino_io\[0\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[0] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[1\] a permanently disabled " "Pin arduino_io\[1\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[1] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[2\] a permanently disabled " "Pin arduino_io\[2\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[2] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[3\] a permanently disabled " "Pin arduino_io\[3\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[3] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[4\] a permanently disabled " "Pin arduino_io\[4\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[4] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[5\] a permanently disabled " "Pin arduino_io\[5\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[5] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[6\] a permanently disabled " "Pin arduino_io\[6\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[6] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[7\] a permanently disabled " "Pin arduino_io\[7\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[7] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[8\] a permanently disabled " "Pin arduino_io\[8\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[8] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[9\] a permanently disabled " "Pin arduino_io\[9\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[9] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[10\] a permanently disabled " "Pin arduino_io\[10\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[10] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[11\] a permanently disabled " "Pin arduino_io\[11\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[11] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[12\] a permanently disabled " "Pin arduino_io\[12\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[12] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[13\] a permanently disabled " "Pin arduino_io\[13\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[13] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[14\] a permanently disabled " "Pin arduino_io\[14\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[14] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[15\] a permanently disabled " "Pin arduino_io\[15\] has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_io[15] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_reset_n a permanently disabled " "Pin arduino_reset_n has a permanently disabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { arduino_reset_n } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 185 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[0\] a permanently enabled " "Pin gpio_1\[0\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[0] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[1\] a permanently enabled " "Pin gpio_1\[1\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[1] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[2\] a permanently enabled " "Pin gpio_1\[2\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[2] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[3\] a permanently enabled " "Pin gpio_1\[3\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[3] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[4\] a permanently enabled " "Pin gpio_1\[4\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[4] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[5\] a permanently enabled " "Pin gpio_1\[5\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[5] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[6\] a permanently enabled " "Pin gpio_1\[6\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[6] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[7\] a permanently enabled " "Pin gpio_1\[7\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[7] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[8\] a permanently enabled " "Pin gpio_1\[8\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[8] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[9\] a permanently enabled " "Pin gpio_1\[9\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[9] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[10\] a permanently enabled " "Pin gpio_1\[10\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[10] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[11\] a permanently enabled " "Pin gpio_1\[11\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[11] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[12\] a permanently enabled " "Pin gpio_1\[12\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[12] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[13\] a permanently enabled " "Pin gpio_1\[13\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[13] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[14\] a permanently enabled " "Pin gpio_1\[14\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[14] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[15\] a permanently enabled " "Pin gpio_1\[15\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[15] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[16\] a permanently enabled " "Pin gpio_1\[16\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[16] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[17\] a permanently enabled " "Pin gpio_1\[17\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[17] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[18\] a permanently enabled " "Pin gpio_1\[18\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[18] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[19\] a permanently enabled " "Pin gpio_1\[19\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[19] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[20\] a permanently enabled " "Pin gpio_1\[20\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[20] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[21\] a permanently enabled " "Pin gpio_1\[21\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[21] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[22\] a permanently enabled " "Pin gpio_1\[22\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[22] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[23\] a permanently enabled " "Pin gpio_1\[23\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[23] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[24\] a permanently enabled " "Pin gpio_1\[24\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[24] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[25\] a permanently enabled " "Pin gpio_1\[25\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[25] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[26\] a permanently enabled " "Pin gpio_1\[26\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[26] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[27\] a permanently enabled " "Pin gpio_1\[27\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[27] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[28\] a permanently enabled " "Pin gpio_1\[28\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[28] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[29\] a permanently enabled " "Pin gpio_1\[29\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[29] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[30\] a permanently enabled " "Pin gpio_1\[30\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[30] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[31\] a permanently enabled " "Pin gpio_1\[31\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[31] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[32\] a permanently enabled " "Pin gpio_1\[32\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[32] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[33\] a permanently enabled " "Pin gpio_1\[33\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[33] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[34\] a permanently enabled " "Pin gpio_1\[34\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[34] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[35\] a permanently enabled " "Pin gpio_1\[35\] has a permanently enabled output enable" {  } { { "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rdupu/Desktop/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { gpio_1[35] } } } { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 178 0 0 } } { "temporary_test_loc" "" { Generic "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732825380641 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1732825380641 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/output_files/de10nano_top.fit.smsg " "Generated suppressed messages file /home/rdupu/documents/git-repos/final-project-ryan-noah/quartus/final-project/output_files/de10nano_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732825380704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1845 " "Peak virtual memory: 1845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732825381254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 13:23:01 2024 " "Processing ended: Thu Nov 28 13:23:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732825381254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732825381254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732825381254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732825381254 ""}
