#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14ee3b6e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14ee64d50 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x14ee78b00 .functor BUFZ 32, L_0x14ee78a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14ee14fd0_0 .net *"_ivl_0", 31 0, L_0x14ee78a60;  1 drivers
o0x150040040 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ee70610_0 .net "clk", 0 0, o0x150040040;  0 drivers
o0x150040070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14ee706b0_0 .net "data_address", 31 0, o0x150040070;  0 drivers
o0x1500400a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ee70750_0 .net "data_read", 0 0, o0x1500400a0;  0 drivers
v0x14ee707f0_0 .net "data_readdata", 31 0, L_0x14ee78b00;  1 drivers
o0x150040100 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ee708e0_0 .net "data_write", 0 0, o0x150040100;  0 drivers
o0x150040130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14ee70980_0 .net "data_writedata", 31 0, o0x150040130;  0 drivers
v0x14ee70a30_0 .var/i "i", 31 0;
v0x14ee70ae0 .array "ram", 0 65535, 31 0;
E_0x14ee66ea0 .event posedge, v0x14ee70610_0;
L_0x14ee78a60 .array/port v0x14ee70ae0, o0x150040070;
S_0x14ee5d5e0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x14ee4c820 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x14ee78d70 .functor BUFZ 32, L_0x14ee78bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14ee70ec0_0 .net *"_ivl_0", 31 0, L_0x14ee78bd0;  1 drivers
v0x14ee70f80_0 .net *"_ivl_3", 29 0, L_0x14ee78c90;  1 drivers
o0x150040340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14ee71020_0 .net "instr_address", 31 0, o0x150040340;  0 drivers
v0x14ee710c0_0 .net "instr_readdata", 31 0, L_0x14ee78d70;  1 drivers
v0x14ee71170 .array "memory1", 0 65535, 31 0;
L_0x14ee78bd0 .array/port v0x14ee71170, L_0x14ee78c90;
L_0x14ee78c90 .part o0x150040340, 0, 30;
S_0x14ee70c70 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x14ee5d5e0;
 .timescale 0 0;
v0x14ee70e30_0 .var/i "i", 31 0;
S_0x14ee4e130 .scope module, "lw_tb" "lw_tb" 5 1;
 .timescale 0 0;
v0x14ee78240_0 .net "active", 0 0, v0x14ee767a0_0;  1 drivers
v0x14ee782d0_0 .var "clk", 0 0;
v0x14ee78360_0 .var "clk_enable", 0 0;
v0x14ee783f0_0 .net "data_address", 31 0, L_0x14ee7b2a0;  1 drivers
v0x14ee78480_0 .net "data_read", 0 0, L_0x14ee79ee0;  1 drivers
v0x14ee78550_0 .var "data_readdata", 31 0;
v0x14ee785e0_0 .net "data_write", 0 0, L_0x14ee79e70;  1 drivers
v0x14ee78690_0 .net "data_writedata", 31 0, L_0x14ee7ac50;  1 drivers
v0x14ee78740_0 .net "instr_address", 31 0, L_0x14ee7c4c0;  1 drivers
v0x14ee78870_0 .var "instr_readdata", 31 0;
v0x14ee78900_0 .net "register_v0", 31 0, L_0x14ee7abe0;  1 drivers
v0x14ee789d0_0 .var "reset", 0 0;
S_0x14ee71280 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x14ee4e130;
 .timescale 0 0;
v0x14ee71470_0 .var "imm", 15 0;
v0x14ee71530_0 .var "imm_instr", 31 0;
v0x14ee715e0_0 .var "opcode", 5 0;
v0x14ee716a0_0 .var "rs", 4 0;
v0x14ee71750_0 .var "rt", 4 0;
E_0x14ee71440 .event posedge, v0x14ee73d90_0;
S_0x14ee71840 .scope module, "dut" "mips_cpu_harvard" 5 75, 6 1 0, S_0x14ee4e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14ee79e70 .functor BUFZ 1, L_0x14ee79a00, C4<0>, C4<0>, C4<0>;
L_0x14ee79ee0 .functor BUFZ 1, L_0x14ee79960, C4<0>, C4<0>, C4<0>;
L_0x14ee7a5d0 .functor BUFZ 1, L_0x14ee79830, C4<0>, C4<0>, C4<0>;
L_0x14ee7ac50 .functor BUFZ 32, L_0x14ee7aaf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14ee7ade0 .functor BUFZ 32, L_0x14ee7a840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14ee7b2a0 .functor BUFZ 32, v0x14ee721a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14ee7ba60 .functor OR 1, L_0x14ee7b700, L_0x14ee7b980, C4<0>, C4<0>;
L_0x14ee7c290 .functor OR 1, L_0x14ee7c020, L_0x14ee7be40, C4<0>, C4<0>;
L_0x14ee7c380 .functor AND 1, L_0x14ee7bd00, L_0x14ee7c290, C4<1>, C4<1>;
L_0x14ee7c4c0 .functor BUFZ 32, v0x14ee73e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14ee75580_0 .net *"_ivl_11", 4 0, L_0x14ee7a1d0;  1 drivers
v0x14ee75610_0 .net *"_ivl_13", 4 0, L_0x14ee7a270;  1 drivers
L_0x150078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ee756a0_0 .net/2u *"_ivl_26", 15 0, L_0x150078208;  1 drivers
v0x14ee75730_0 .net *"_ivl_29", 15 0, L_0x14ee7ae90;  1 drivers
L_0x150078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14ee757c0_0 .net/2u *"_ivl_36", 31 0, L_0x150078298;  1 drivers
v0x14ee75870_0 .net *"_ivl_40", 31 0, L_0x14ee7b5b0;  1 drivers
L_0x1500782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ee75920_0 .net *"_ivl_43", 25 0, L_0x1500782e0;  1 drivers
L_0x150078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14ee759d0_0 .net/2u *"_ivl_44", 31 0, L_0x150078328;  1 drivers
v0x14ee75a80_0 .net *"_ivl_46", 0 0, L_0x14ee7b700;  1 drivers
v0x14ee75b90_0 .net *"_ivl_48", 31 0, L_0x14ee7b7e0;  1 drivers
L_0x150078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ee75c30_0 .net *"_ivl_51", 25 0, L_0x150078370;  1 drivers
L_0x1500783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14ee75ce0_0 .net/2u *"_ivl_52", 31 0, L_0x1500783b8;  1 drivers
v0x14ee75d90_0 .net *"_ivl_54", 0 0, L_0x14ee7b980;  1 drivers
v0x14ee75e30_0 .net *"_ivl_58", 31 0, L_0x14ee7bb90;  1 drivers
L_0x150078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ee75ee0_0 .net *"_ivl_61", 25 0, L_0x150078400;  1 drivers
L_0x150078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ee75f90_0 .net/2u *"_ivl_62", 31 0, L_0x150078448;  1 drivers
v0x14ee76040_0 .net *"_ivl_64", 0 0, L_0x14ee7bd00;  1 drivers
v0x14ee761d0_0 .net *"_ivl_66", 31 0, L_0x14ee7bda0;  1 drivers
L_0x150078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ee76260_0 .net *"_ivl_69", 25 0, L_0x150078490;  1 drivers
L_0x1500784d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x14ee76300_0 .net/2u *"_ivl_70", 31 0, L_0x1500784d8;  1 drivers
v0x14ee763b0_0 .net *"_ivl_72", 0 0, L_0x14ee7c020;  1 drivers
v0x14ee76450_0 .net *"_ivl_74", 31 0, L_0x14ee7c0c0;  1 drivers
L_0x150078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ee76500_0 .net *"_ivl_77", 25 0, L_0x150078520;  1 drivers
L_0x150078568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x14ee765b0_0 .net/2u *"_ivl_78", 31 0, L_0x150078568;  1 drivers
v0x14ee76660_0 .net *"_ivl_80", 0 0, L_0x14ee7be40;  1 drivers
v0x14ee76700_0 .net *"_ivl_83", 0 0, L_0x14ee7c290;  1 drivers
v0x14ee767a0_0 .var "active", 0 0;
v0x14ee76840_0 .net "alu_control_out", 3 0, v0x14ee725f0_0;  1 drivers
v0x14ee76920_0 .net "alu_fcode", 5 0, L_0x14ee7ad00;  1 drivers
v0x14ee769b0_0 .net "alu_op", 1 0, L_0x14ee79cd0;  1 drivers
v0x14ee76a40_0 .net "alu_op1", 31 0, L_0x14ee7ade0;  1 drivers
v0x14ee76ad0_0 .net "alu_op2", 31 0, L_0x14ee7b120;  1 drivers
v0x14ee76b60_0 .net "alu_out", 31 0, v0x14ee721a0_0;  1 drivers
v0x14ee760f0_0 .net "alu_src", 0 0, L_0x14ee79650;  1 drivers
v0x14ee76df0_0 .net "alu_z_flag", 0 0, L_0x14ee7b390;  1 drivers
v0x14ee76e80_0 .net "branch", 0 0, L_0x14ee79ab0;  1 drivers
v0x14ee76f30_0 .net "clk", 0 0, v0x14ee782d0_0;  1 drivers
v0x14ee77000_0 .net "clk_enable", 0 0, v0x14ee78360_0;  1 drivers
v0x14ee77090_0 .net "curr_addr", 31 0, v0x14ee73e40_0;  1 drivers
v0x14ee77140_0 .net "curr_addr_p4", 31 0, L_0x14ee7b4b0;  1 drivers
v0x14ee771d0_0 .net "data_address", 31 0, L_0x14ee7b2a0;  alias, 1 drivers
v0x14ee77260_0 .net "data_read", 0 0, L_0x14ee79ee0;  alias, 1 drivers
v0x14ee772f0_0 .net "data_readdata", 31 0, v0x14ee78550_0;  1 drivers
v0x14ee77390_0 .net "data_write", 0 0, L_0x14ee79e70;  alias, 1 drivers
v0x14ee77430_0 .net "data_writedata", 31 0, L_0x14ee7ac50;  alias, 1 drivers
v0x14ee774e0_0 .net "instr_address", 31 0, L_0x14ee7c4c0;  alias, 1 drivers
v0x14ee77590_0 .net "instr_opcode", 5 0, L_0x14ee78e40;  1 drivers
v0x14ee77650_0 .net "instr_readdata", 31 0, v0x14ee78870_0;  1 drivers
v0x14ee776f0_0 .net "j_type", 0 0, L_0x14ee7ba60;  1 drivers
v0x14ee77790_0 .net "jr_type", 0 0, L_0x14ee7c380;  1 drivers
v0x14ee77830_0 .net "mem_read", 0 0, L_0x14ee79960;  1 drivers
v0x14ee778e0_0 .net "mem_to_reg", 0 0, L_0x14ee79780;  1 drivers
v0x14ee77990_0 .net "mem_write", 0 0, L_0x14ee79a00;  1 drivers
v0x14ee77a40_0 .var "next_instr_addr", 31 0;
v0x14ee77af0_0 .net "offset", 31 0, L_0x14ee7b080;  1 drivers
v0x14ee77b80_0 .net "reg_a_read_data", 31 0, L_0x14ee7a840;  1 drivers
v0x14ee77c30_0 .net "reg_a_read_index", 4 0, L_0x14ee79f90;  1 drivers
v0x14ee77ce0_0 .net "reg_b_read_data", 31 0, L_0x14ee7aaf0;  1 drivers
v0x14ee77d90_0 .net "reg_b_read_index", 4 0, L_0x14ee7a070;  1 drivers
v0x14ee77e40_0 .net "reg_dst", 0 0, L_0x14ee79560;  1 drivers
v0x14ee77ef0_0 .net "reg_write", 0 0, L_0x14ee79830;  1 drivers
v0x14ee77fa0_0 .net "reg_write_data", 31 0, L_0x14ee7a430;  1 drivers
v0x14ee78050_0 .net "reg_write_enable", 0 0, L_0x14ee7a5d0;  1 drivers
v0x14ee78100_0 .net "reg_write_index", 4 0, L_0x14ee7a310;  1 drivers
v0x14ee781b0_0 .net "register_v0", 31 0, L_0x14ee7abe0;  alias, 1 drivers
v0x14ee76c10_0 .net "reset", 0 0, v0x14ee789d0_0;  1 drivers
E_0x14ee71b90/0 .event edge, v0x14ee73380_0, v0x14ee72290_0, v0x14ee77140_0, v0x14ee77af0_0;
E_0x14ee71b90/1 .event edge, v0x14ee776f0_0, v0x14ee77650_0, v0x14ee77790_0, v0x14ee74980_0;
E_0x14ee71b90 .event/or E_0x14ee71b90/0, E_0x14ee71b90/1;
L_0x14ee78e40 .part v0x14ee78870_0, 26, 6;
L_0x14ee79f90 .part v0x14ee78870_0, 21, 5;
L_0x14ee7a070 .part v0x14ee78870_0, 16, 5;
L_0x14ee7a1d0 .part v0x14ee78870_0, 11, 5;
L_0x14ee7a270 .part v0x14ee78870_0, 16, 5;
L_0x14ee7a310 .functor MUXZ 5, L_0x14ee7a270, L_0x14ee7a1d0, L_0x14ee79560, C4<>;
L_0x14ee7a430 .functor MUXZ 32, v0x14ee721a0_0, v0x14ee78550_0, L_0x14ee79780, C4<>;
L_0x14ee7ad00 .part v0x14ee78870_0, 0, 6;
L_0x14ee7ae90 .part v0x14ee78870_0, 0, 16;
L_0x14ee7b080 .concat [ 16 16 0 0], L_0x14ee7ae90, L_0x150078208;
L_0x14ee7b120 .functor MUXZ 32, L_0x14ee7aaf0, L_0x14ee7b080, L_0x14ee79650, C4<>;
L_0x14ee7b4b0 .arith/sum 32, v0x14ee73e40_0, L_0x150078298;
L_0x14ee7b5b0 .concat [ 6 26 0 0], L_0x14ee78e40, L_0x1500782e0;
L_0x14ee7b700 .cmp/eq 32, L_0x14ee7b5b0, L_0x150078328;
L_0x14ee7b7e0 .concat [ 6 26 0 0], L_0x14ee78e40, L_0x150078370;
L_0x14ee7b980 .cmp/eq 32, L_0x14ee7b7e0, L_0x1500783b8;
L_0x14ee7bb90 .concat [ 6 26 0 0], L_0x14ee78e40, L_0x150078400;
L_0x14ee7bd00 .cmp/eq 32, L_0x14ee7bb90, L_0x150078448;
L_0x14ee7bda0 .concat [ 6 26 0 0], L_0x14ee7ad00, L_0x150078490;
L_0x14ee7c020 .cmp/eq 32, L_0x14ee7bda0, L_0x1500784d8;
L_0x14ee7c0c0 .concat [ 6 26 0 0], L_0x14ee7ad00, L_0x150078520;
L_0x14ee7be40 .cmp/eq 32, L_0x14ee7c0c0, L_0x150078568;
S_0x14ee71c00 .scope module, "cpu_alu" "alu" 6 112, 7 1 0, S_0x14ee71840;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x150078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ee71ec0_0 .net/2u *"_ivl_0", 31 0, L_0x150078250;  1 drivers
v0x14ee71f80_0 .net "control", 3 0, v0x14ee725f0_0;  alias, 1 drivers
v0x14ee72030_0 .net "op1", 31 0, L_0x14ee7ade0;  alias, 1 drivers
v0x14ee720f0_0 .net "op2", 31 0, L_0x14ee7b120;  alias, 1 drivers
v0x14ee721a0_0 .var "result", 31 0;
v0x14ee72290_0 .net "z_flag", 0 0, L_0x14ee7b390;  alias, 1 drivers
E_0x14ee71e70 .event edge, v0x14ee720f0_0, v0x14ee72030_0, v0x14ee71f80_0;
L_0x14ee7b390 .cmp/eq 32, v0x14ee721a0_0, L_0x150078250;
S_0x14ee723b0 .scope module, "cpu_alu_control" "alu_control" 6 97, 8 1 0, S_0x14ee71840;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x14ee725f0_0 .var "alu_control_out", 3 0;
v0x14ee726b0_0 .net "alu_fcode", 5 0, L_0x14ee7ad00;  alias, 1 drivers
v0x14ee72750_0 .net "alu_opcode", 1 0, L_0x14ee79cd0;  alias, 1 drivers
E_0x14ee725c0 .event edge, v0x14ee72750_0, v0x14ee726b0_0;
S_0x14ee72860 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x14ee71840;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x14ee79560 .functor BUFZ 1, L_0x14ee79090, C4<0>, C4<0>, C4<0>;
L_0x14ee79650 .functor OR 1, L_0x14ee791b0, L_0x14ee79310, C4<0>, C4<0>;
L_0x14ee79780 .functor BUFZ 1, L_0x14ee791b0, C4<0>, C4<0>, C4<0>;
L_0x14ee79830 .functor OR 1, L_0x14ee79090, L_0x14ee791b0, C4<0>, C4<0>;
L_0x14ee79960 .functor BUFZ 1, L_0x14ee791b0, C4<0>, C4<0>, C4<0>;
L_0x14ee79a00 .functor BUFZ 1, L_0x14ee79310, C4<0>, C4<0>, C4<0>;
L_0x14ee79ab0 .functor BUFZ 1, L_0x14ee79450, C4<0>, C4<0>, C4<0>;
L_0x14ee79be0 .functor BUFZ 1, L_0x14ee79090, C4<0>, C4<0>, C4<0>;
L_0x14ee79d70 .functor BUFZ 1, L_0x14ee79450, C4<0>, C4<0>, C4<0>;
v0x14ee72b60_0 .net *"_ivl_0", 31 0, L_0x14ee78f60;  1 drivers
L_0x1500780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14ee72c10_0 .net/2u *"_ivl_12", 5 0, L_0x1500780e8;  1 drivers
L_0x150078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x14ee72cc0_0 .net/2u *"_ivl_16", 5 0, L_0x150078130;  1 drivers
L_0x150078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ee72d80_0 .net *"_ivl_3", 25 0, L_0x150078010;  1 drivers
v0x14ee72e30_0 .net *"_ivl_37", 0 0, L_0x14ee79be0;  1 drivers
L_0x150078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ee72f20_0 .net/2u *"_ivl_4", 31 0, L_0x150078058;  1 drivers
v0x14ee72fd0_0 .net *"_ivl_42", 0 0, L_0x14ee79d70;  1 drivers
L_0x1500780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14ee73080_0 .net/2u *"_ivl_8", 5 0, L_0x1500780a0;  1 drivers
v0x14ee73130_0 .net "alu_op", 1 0, L_0x14ee79cd0;  alias, 1 drivers
v0x14ee73260_0 .net "alu_src", 0 0, L_0x14ee79650;  alias, 1 drivers
v0x14ee732f0_0 .net "beq", 0 0, L_0x14ee79450;  1 drivers
v0x14ee73380_0 .net "branch", 0 0, L_0x14ee79ab0;  alias, 1 drivers
v0x14ee73410_0 .net "instr_opcode", 5 0, L_0x14ee78e40;  alias, 1 drivers
v0x14ee734a0_0 .var "jump", 0 0;
v0x14ee73530_0 .net "lw", 0 0, L_0x14ee791b0;  1 drivers
v0x14ee735d0_0 .net "mem_read", 0 0, L_0x14ee79960;  alias, 1 drivers
v0x14ee73670_0 .net "mem_to_reg", 0 0, L_0x14ee79780;  alias, 1 drivers
v0x14ee73810_0 .net "mem_write", 0 0, L_0x14ee79a00;  alias, 1 drivers
v0x14ee738b0_0 .net "r_format", 0 0, L_0x14ee79090;  1 drivers
v0x14ee73950_0 .net "reg_dst", 0 0, L_0x14ee79560;  alias, 1 drivers
v0x14ee739f0_0 .net "reg_write", 0 0, L_0x14ee79830;  alias, 1 drivers
v0x14ee73a90_0 .net "sw", 0 0, L_0x14ee79310;  1 drivers
L_0x14ee78f60 .concat [ 6 26 0 0], L_0x14ee78e40, L_0x150078010;
L_0x14ee79090 .cmp/eq 32, L_0x14ee78f60, L_0x150078058;
L_0x14ee791b0 .cmp/eq 6, L_0x14ee78e40, L_0x1500780a0;
L_0x14ee79310 .cmp/eq 6, L_0x14ee78e40, L_0x1500780e8;
L_0x14ee79450 .cmp/eq 6, L_0x14ee78e40, L_0x150078130;
L_0x14ee79cd0 .concat8 [ 1 1 0 0], L_0x14ee79d70, L_0x14ee79be0;
S_0x14ee73c20 .scope module, "cpu_pc" "pc" 6 148, 10 1 0, S_0x14ee71840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x14ee73d90_0 .net "clk", 0 0, v0x14ee782d0_0;  alias, 1 drivers
v0x14ee73e40_0 .var "curr_addr", 31 0;
v0x14ee73ef0_0 .net "next_addr", 31 0, v0x14ee77a40_0;  1 drivers
v0x14ee73fb0_0 .net "reset", 0 0, v0x14ee789d0_0;  alias, 1 drivers
S_0x14ee740b0 .scope module, "register" "regfile" 6 69, 11 1 0, S_0x14ee71840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14ee7a840 .functor BUFZ 32, L_0x14ee7a680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14ee7aaf0 .functor BUFZ 32, L_0x14ee7a930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14ee74d70_2 .array/port v0x14ee74d70, 2;
L_0x14ee7abe0 .functor BUFZ 32, v0x14ee74d70_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14ee74420_0 .net *"_ivl_0", 31 0, L_0x14ee7a680;  1 drivers
v0x14ee744c0_0 .net *"_ivl_10", 6 0, L_0x14ee7a9d0;  1 drivers
L_0x1500781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14ee74560_0 .net *"_ivl_13", 1 0, L_0x1500781c0;  1 drivers
v0x14ee74610_0 .net *"_ivl_2", 6 0, L_0x14ee7a720;  1 drivers
L_0x150078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14ee746c0_0 .net *"_ivl_5", 1 0, L_0x150078178;  1 drivers
v0x14ee747b0_0 .net *"_ivl_8", 31 0, L_0x14ee7a930;  1 drivers
v0x14ee74860_0 .net "r_clk", 0 0, v0x14ee782d0_0;  alias, 1 drivers
v0x14ee748f0_0 .net "r_clk_enable", 0 0, v0x14ee78360_0;  alias, 1 drivers
v0x14ee74980_0 .net "read_data1", 31 0, L_0x14ee7a840;  alias, 1 drivers
v0x14ee74ab0_0 .net "read_data2", 31 0, L_0x14ee7aaf0;  alias, 1 drivers
v0x14ee74b60_0 .net "read_reg1", 4 0, L_0x14ee79f90;  alias, 1 drivers
v0x14ee74c10_0 .net "read_reg2", 4 0, L_0x14ee7a070;  alias, 1 drivers
v0x14ee74cc0_0 .net "register_v0", 31 0, L_0x14ee7abe0;  alias, 1 drivers
v0x14ee74d70 .array "registers", 0 31, 31 0;
v0x14ee75110_0 .net "reset", 0 0, v0x14ee789d0_0;  alias, 1 drivers
v0x14ee751c0_0 .net "write_control", 0 0, L_0x14ee7a5d0;  alias, 1 drivers
v0x14ee75250_0 .net "write_data", 31 0, L_0x14ee7a430;  alias, 1 drivers
v0x14ee753e0_0 .net "write_reg", 4 0, L_0x14ee7a310;  alias, 1 drivers
L_0x14ee7a680 .array/port v0x14ee74d70, L_0x14ee7a720;
L_0x14ee7a720 .concat [ 5 2 0 0], L_0x14ee79f90, L_0x150078178;
L_0x14ee7a930 .array/port v0x14ee74d70, L_0x14ee7a9d0;
L_0x14ee7a9d0 .concat [ 5 2 0 0], L_0x14ee7a070, L_0x1500781c0;
    .scope S_0x14ee64d50;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14ee70a30_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x14ee70a30_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x14ee70a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee70ae0, 0, 4;
    %load/vec4 v0x14ee70a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14ee70a30_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x14ee64d50;
T_1 ;
    %wait E_0x14ee66ea0;
    %load/vec4 v0x14ee708e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x14ee70980_0;
    %ix/getv 3, v0x14ee706b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee70ae0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14ee5d5e0;
T_2 ;
    %fork t_1, S_0x14ee70c70;
    %jmp t_0;
    .scope S_0x14ee70c70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14ee70e30_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x14ee70e30_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14ee70e30_0;
    %store/vec4a v0x14ee71170, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14ee70e30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14ee70e30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee71170, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee71170, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee71170, 4, 0;
    %end;
    .scope S_0x14ee5d5e0;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x14ee740b0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ee74d70, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x14ee740b0;
T_4 ;
    %wait E_0x14ee71440;
    %load/vec4 v0x14ee75110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14ee748f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14ee751c0_0;
    %load/vec4 v0x14ee753e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x14ee75250_0;
    %load/vec4 v0x14ee753e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ee74d70, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14ee723b0;
T_5 ;
    %wait E_0x14ee725c0;
    %load/vec4 v0x14ee72750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ee725f0_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14ee72750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14ee725f0_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x14ee72750_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x14ee726b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ee725f0_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14ee725f0_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14ee725f0_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14ee725f0_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14ee725f0_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14ee71c00;
T_6 ;
    %wait E_0x14ee71e70;
    %load/vec4 v0x14ee71f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14ee721a0_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x14ee72030_0;
    %load/vec4 v0x14ee720f0_0;
    %and;
    %assign/vec4 v0x14ee721a0_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x14ee72030_0;
    %load/vec4 v0x14ee720f0_0;
    %or;
    %assign/vec4 v0x14ee721a0_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x14ee72030_0;
    %load/vec4 v0x14ee720f0_0;
    %add;
    %assign/vec4 v0x14ee721a0_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x14ee72030_0;
    %load/vec4 v0x14ee720f0_0;
    %sub;
    %assign/vec4 v0x14ee721a0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x14ee72030_0;
    %load/vec4 v0x14ee720f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x14ee721a0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x14ee72030_0;
    %load/vec4 v0x14ee720f0_0;
    %or;
    %inv;
    %assign/vec4 v0x14ee721a0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14ee73c20;
T_7 ;
    %wait E_0x14ee71440;
    %load/vec4 v0x14ee73fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14ee73e40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14ee73ef0_0;
    %assign/vec4 v0x14ee73e40_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14ee71840;
T_8 ;
    %wait E_0x14ee71b90;
    %load/vec4 v0x14ee76e80_0;
    %load/vec4 v0x14ee76df0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14ee77140_0;
    %load/vec4 v0x14ee77af0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14ee77a40_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14ee776f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x14ee77140_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14ee77650_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14ee77a40_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x14ee77790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x14ee77b80_0;
    %store/vec4 v0x14ee77a40_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x14ee77140_0;
    %store/vec4 v0x14ee77a40_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14ee4e130;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ee782d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14ee782d0_0;
    %inv;
    %store/vec4 v0x14ee782d0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x14ee4e130;
T_10 ;
    %fork t_3, S_0x14ee71280;
    %jmp t_2;
    .scope S_0x14ee71280;
t_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ee789d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ee78360_0, 0, 1;
    %wait E_0x14ee71440;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ee789d0_0, 0, 1;
    %wait E_0x14ee71440;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x14ee715e0_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14ee71750_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x14ee716a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14ee71470_0, 0, 16;
    %load/vec4 v0x14ee715e0_0;
    %load/vec4 v0x14ee71750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14ee716a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14ee71470_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14ee71530_0, 0, 32;
    %load/vec4 v0x14ee71530_0;
    %store/vec4 v0x14ee78870_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x14ee78550_0, 0, 32;
    %delay 2, 0;
    %wait E_0x14ee71440;
    %delay 2, 0;
    %load/vec4 v0x14ee785e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 5 68 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.1 ;
    %load/vec4 v0x14ee78480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 69 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.3 ;
    %load/vec4 v0x14ee783f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 70 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_10.5 ;
    %load/vec4 v0x14ee78900_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 5 71 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.7 ;
    %end;
    .scope S_0x14ee4e130;
t_2 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
