
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.031708                       # Number of seconds simulated
sim_ticks                                 31707503000                       # Number of ticks simulated
final_tick                                31707503000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 180380                       # Simulator instruction rate (inst/s)
host_op_rate                                   439425                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              805435984                       # Simulator tick rate (ticks/s)
host_mem_usage                                 810528                       # Number of bytes of host memory used
host_seconds                                    39.37                       # Real time elapsed on the host
sim_insts                                     7100994                       # Number of instructions simulated
sim_ops                                      17298790                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  31707503000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            23936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           811392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              835328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        23936                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          23936                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks       548416                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           548416                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst               374                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             12678                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13052                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks           8569                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                8569                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              754900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            25589905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               26344806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         754900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            754900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks         17296096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              17296096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks         17296096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             754900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           25589905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              43640901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        13052                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        8569                       # Number of write requests accepted
system.mem_ctrl.readBursts                      13052                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      8569                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  835328                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   546944                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   835328                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                548416                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                865                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                822                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                941                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                784                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                790                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                800                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                789                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                779                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                827                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                804                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               773                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               768                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               774                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               844                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               791                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               901                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                524                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                540                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                620                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               514                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               565                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               532                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               643                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    31707464000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  13052                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  8569                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    12966                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       82                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     474                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     474                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     475                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     476                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     476                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     476                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     476                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     476                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     475                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     475                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     476                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     475                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     475                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     475                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     475                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     475                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     475                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     475                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         5524                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     249.859522                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    191.805050                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    241.715003                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           374      6.77%      6.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         3340     60.46%     67.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1274     23.06%     90.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           31      0.56%     90.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           27      0.49%     91.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           17      0.31%     91.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           29      0.52%     92.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           23      0.42%     92.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          409      7.40%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          5524                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          475                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       27.465263                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.421246                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     191.854365                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            474     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            475                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          475                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.991579                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.991075                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.129640                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 2      0.42%      0.42% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               473     99.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            475                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                     279817250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                524542250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    65260000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      21438.65                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 40188.65                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         26.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         17.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      26.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      17.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.34                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.21                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.13                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       16.41                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      8506                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     7559                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  65.17                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.21                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1466512.37                       # Average gap between requests
system.mem_ctrl.pageHitRate                     74.30                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  19749240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                  10474200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 46909800                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                22153680                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1561185600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             628573770                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              56919360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       5679493110                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       1559088480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3412298400                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             12996845640                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             409.898113                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           30180273750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      76896000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      661840000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   13665679000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   4059709500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      788428000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  12454950500                       # Time in different power states
system.mem_ctrl_1.actEnergy                  19756380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                  10489380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 46281480                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                22456440                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          1570405200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             645047340                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              57406560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       5681371260                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       1574351040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3395557200                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             13023122280                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             410.726833                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           30143739750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      78349000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      665770000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   13584412500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   4099783500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      819464500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  12459723500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  31707503000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      11                       # Number of BP lookups
system.cpu.branchPred.condPredicted                11                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 6                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    5                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               5                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                5                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31707503000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2604138                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1404267                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            43                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           202                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  31707503000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31707503000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3111466                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            34                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     31707503000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         31707503                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     7100994                       # Number of instructions committed
system.cpu.committedOps                      17298790                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                       2512025                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               4.465220                       # CPI: cycles per instruction
system.cpu.ipc                               0.223953                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass              100036      0.58%      0.58% # Class of committed instruction
system.cpu.op_class_0::IntAlu                12696891     73.40%     73.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                      5      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                  700007      4.05%     78.02% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   106      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.02% # Class of committed instruction
system.cpu.op_class_0::MemRead                2500717     14.46%     92.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1300852      7.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                24      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              152      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 17298790                       # Class of committed instruction
system.cpu.tickCycles                        31540907                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          166596                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 18                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31707503000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             11654                       # number of replacements
system.cpu.dcache.tags.tagsinuse           978.824603                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3678027                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12678                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            290.110980                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   978.824603                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.955883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7397884                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7397884                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31707503000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2391500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2391500                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1286527                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1286527                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       3678027                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3678027                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3678027                       # number of overall hits
system.cpu.dcache.overall_hits::total         3678027                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           98                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            98                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14478                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        14576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14576                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        14576                       # number of overall misses
system.cpu.dcache.overall_misses::total         14576                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     10878000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10878000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1610510000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1610510000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1621388000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1621388000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1621388000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1621388000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2391598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2391598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1301005                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1301005                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3692603                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3692603                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3692603                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3692603                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011128                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003947                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003947                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003947                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003947                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data       111000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total       111000                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 111238.430722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111238.430722                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 111236.827662                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 111236.827662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 111236.827662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 111236.827662                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11619                       # number of writebacks
system.cpu.dcache.writebacks::total             11619                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1885                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1885                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1898                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1898                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1898                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1898                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           85                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           85                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        12593                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12593                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        12678                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12678                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        12678                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12678                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9234000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9234000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1445246000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1445246000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1454480000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1454480000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1454480000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1454480000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003433                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003433                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003433                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003433                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 108635.294118                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 108635.294118                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 114765.822282                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 114765.822282                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 114724.719987                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 114724.719987                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 114724.719987                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 114724.719987                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31707503000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               186                       # number of replacements
system.cpu.icache.tags.tagsinuse           217.861515                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3111059                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               406                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7662.706897                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   217.861515                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.851022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.851022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6223338                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6223338                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31707503000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3111059                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3111059                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3111059                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3111059                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3111059                       # number of overall hits
system.cpu.icache.overall_hits::total         3111059                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          407                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           407                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          407                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            407                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          407                       # number of overall misses
system.cpu.icache.overall_misses::total           407                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     41898000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41898000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     41898000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41898000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     41898000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41898000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3111466                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3111466                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3111466                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3111466                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3111466                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3111466                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000131                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000131                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000131                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000131                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000131                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 102943.488943                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102943.488943                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 102943.488943                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102943.488943                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 102943.488943                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102943.488943                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          407                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          407                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          407                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          407                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          407                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     41086000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41086000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     41086000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41086000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     41086000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41086000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000131                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000131                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000131                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000131                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 100948.402948                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100948.402948                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 100948.402948                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100948.402948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 100948.402948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100948.402948                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          24925                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        11840                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              227                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  31707503000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 491                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         20188                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               615                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              12593                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             12593                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            492                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          999                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        37010                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   38009                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        25984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1555008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1580992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              8963                       # Total snoops (count)
system.l2bus.snoopTraffic                      548416                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              22048                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.010341                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.101166                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    21820     98.97%     98.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                      228      1.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                22048                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             48163000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1218000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            38034000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  31707503000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 8963                       # number of replacements
system.l2cache.tags.tagsinuse             3411.469409                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  11842                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                13059                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.906808                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                87000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     1.216185                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst   128.339309                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  3281.913915                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000297                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.031333                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.801249                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.832878                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          502                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3494                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               212451                       # Number of tag accesses
system.l2cache.tags.data_accesses              212451                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  31707503000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        11619                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11619                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::cpu.inst           32                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           32                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               32                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  32                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              32                       # number of overall hits
system.l2cache.overall_hits::total                 32                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        12593                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          12593                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          375                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data           85                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          460                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            375                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          12678                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13053                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           375                       # number of overall misses
system.l2cache.overall_misses::cpu.data         12678                       # number of overall misses
system.l2cache.overall_misses::total            13053                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   1407466000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1407466000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     39194000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data      8978000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     48172000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     39194000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   1416444000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1455638000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     39194000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   1416444000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1455638000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        11619                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11619                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        12593                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        12593                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          407                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data           85                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          492                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          407                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        12678                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           13085                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          407                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        12678                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          13085                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.921376                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.934959                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.921376                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.997554                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.921376                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.997554                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 111765.742873                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 111765.742873                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 104517.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 105623.529412                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 104721.739130                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 104517.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 111724.562234                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 111517.505554                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 104517.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 111724.562234                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 111517.505554                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks            8569                       # number of writebacks
system.l2cache.writebacks::total                 8569                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           22                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           22                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        12593                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        12593                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          375                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           85                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          460                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          375                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        12678                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13053                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          375                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        12678                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13053                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   1155606000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1155606000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     31714000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      7278000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     38992000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     31714000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   1162884000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   1194598000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     31714000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   1162884000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1194598000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.921376                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.934959                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.921376                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.997554                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.921376                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.997554                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 91765.742873                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 91765.742873                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 84570.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 85623.529412                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84765.217391                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 84570.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 91724.562234                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 91519.037769                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 84570.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 91724.562234                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 91519.037769                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         21809                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         8757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  31707503000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                459                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8569                       # Transaction distribution
system.membus.trans_dist::CleanEvict              188                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12593                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12593                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           459                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        34861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        34861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1383744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1383744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1383744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13052                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13052    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13052                       # Request fanout histogram
system.membus.reqLayer2.occupancy            56085000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           69660000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
