$date
  Mon Jan 15 03:59:18 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module env $end
$upscope $end
$scope module tb_jk_flip_flop $end
$var reg 1 ! j_tb_in $end
$var reg 1 " k_tb_in $end
$var reg 1 # rst_n_tb $end
$var reg 1 $ clk_tb $end
$var reg 1 % q_tb_out $end
$scope module uut $end
$var reg 1 & j_in $end
$var reg 1 ' k_in $end
$var reg 1 ( rst $end
$var reg 1 ) clk $end
$var reg 1 * q_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
0$
U%
1&
0'
0(
0)
U*
#5000000
1$
1%
1)
1*
#10000000
0$
0)
#15000000
1$
1)
#20000000
0!
0$
0&
0)
#25000000
1$
1)
#30000000
0$
0)
#35000000
1$
1)
#40000000
1"
0$
1'
0)
#45000000
1$
0%
1)
0*
#50000000
0$
0)
#55000000
1$
1)
#60000000
1!
0$
1&
0)
#65000000
1$
1%
1)
1*
#70000000
0$
0)
#75000000
1$
0%
1)
0*
#80000000
1#
0$
1(
0)
#85000000
1$
1)
#90000000
0$
0)
#95000000
1$
1)
